#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov  8 23:44:11 2025
# Process ID: 32785
# Current directory: /home/jack/driver_development_petalinux/project/project.runs/design_1_Blink_0_0_synth_1
# Command line: vivado -log design_1_Blink_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Blink_0_0.tcl
# Log file: /home/jack/driver_development_petalinux/project/project.runs/design_1_Blink_0_0_synth_1/design_1_Blink_0_0.vds
# Journal file: /home/jack/driver_development_petalinux/project/project.runs/design_1_Blink_0_0_synth_1/vivado.jou
# Running On        :jack-HP-ENVY-Laptop-17-cr0xxx
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency     :757.355 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16465 MB
# Swap memory       :2147 MB
# Total Virtual     :18613 MB
# Available Virtual :10488 MB
#-----------------------------------------------------------
source design_1_Blink_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.145 ; gain = 10.930 ; free physical = 242 ; free virtual = 8701
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jack/driver_development_petalinux/ip_repo/Blink_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jack/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Blink_0_0
Command: synth_design -top design_1_Blink_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32850
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2159.141 ; gain = 412.715 ; free physical = 176 ; free virtual = 4570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Blink_0_0' [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ip/design_1_Blink_0_0/synth/design_1_Blink_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Blink' [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ipshared/ca35/hdl/Blink.v:4]
INFO: [Synth 8-6157] synthesizing module 'Blink_slave_lite_v1_0_S00_AXI' [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ipshared/ca35/hdl/Blink_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ipshared/ca35/hdl/Blink_slave_lite_v1_0_S00_AXI.v:144]
INFO: [Synth 8-226] default block is never used [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ipshared/ca35/hdl/Blink_slave_lite_v1_0_S00_AXI.v:218]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ipshared/ca35/hdl/Blink_slave_lite_v1_0_S00_AXI.v:271]
INFO: [Synth 8-6155] done synthesizing module 'Blink_slave_lite_v1_0_S00_AXI' (0#1) [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ipshared/ca35/hdl/Blink_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Blink' (0#1) [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ipshared/ca35/hdl/Blink.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Blink_0_0' (0#1) [/home/jack/driver_development_petalinux/project/project.gen/sources_1/bd/design_1/ip/design_1_Blink_0_0/synth/design_1_Blink_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Blink_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Blink_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Blink_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Blink_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Blink_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Blink_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2249.109 ; gain = 502.684 ; free physical = 319 ; free virtual = 4112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.953 ; gain = 517.527 ; free physical = 316 ; free virtual = 4083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2263.953 ; gain = 517.527 ; free physical = 314 ; free virtual = 4083
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2263.953 ; gain = 0.000 ; free physical = 296 ; free virtual = 4071
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.703 ; gain = 0.000 ; free physical = 186 ; free virtual = 3923
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2407.703 ; gain = 0.000 ; free physical = 186 ; free virtual = 3924
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2407.703 ; gain = 661.277 ; free physical = 179 ; free virtual = 3708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 178 ; free virtual = 3707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 177 ; free virtual = 3703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'Blink_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'Blink_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'Blink_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'Blink_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 173 ; free virtual = 3700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_Blink_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_Blink_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_Blink_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_Blink_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_Blink_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_Blink_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 188 ; free virtual = 3704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 211 ; free virtual = 3703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 211 ; free virtual = 3703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 211 ; free virtual = 3703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 215 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 215 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 215 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 215 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 215 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 215 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |     3|
|5     |LUT5   |     5|
|6     |LUT6   |    61|
|7     |FDRE   |   169|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.707 ; gain = 669.281 ; free physical = 215 ; free virtual = 3593
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2415.707 ; gain = 525.531 ; free physical = 215 ; free virtual = 3592
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.715 ; gain = 669.281 ; free physical = 215 ; free virtual = 3592
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.715 ; gain = 0.000 ; free physical = 212 ; free virtual = 3592
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.734 ; gain = 0.000 ; free physical = 779 ; free virtual = 4159
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 474c5ba3
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2471.734 ; gain = 1079.809 ; free physical = 777 ; free virtual = 4158
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1737.347; main = 1418.335; forked = 327.923
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3451.953; main = 2471.738; forked = 1036.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.746 ; gain = 0.000 ; free physical = 776 ; free virtual = 4157
INFO: [Common 17-1381] The checkpoint '/home/jack/driver_development_petalinux/project/project.runs/design_1_Blink_0_0_synth_1/design_1_Blink_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Blink_0_0, cache-ID = 674038165395fbd9
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.746 ; gain = 0.000 ; free physical = 737 ; free virtual = 4122
INFO: [Common 17-1381] The checkpoint '/home/jack/driver_development_petalinux/project/project.runs/design_1_Blink_0_0_synth_1/design_1_Blink_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_Blink_0_0_utilization_synth.rpt -pb design_1_Blink_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 23:44:52 2025...
