
*** Running vivado
    with args -log ts_pt100_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ts_pt100_wrapper.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ts_pt100_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0_board.xdc] for cell 'ts_pt100_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0_board.xdc] for cell 'ts_pt100_i/clk_wiz_0/inst'
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc] for cell 'ts_pt100_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1777.859 ; gain = 513.461 ; free physical = 111 ; free virtual = 3641
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc] for cell 'ts_pt100_i/clk_wiz_0/inst'
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-100-Master.xdc]
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-100-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1777.859 ; gain = 839.203 ; free physical = 142 ; free virtual = 3628
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1841.891 ; gain = 64.031 ; free physical = 141 ; free virtual = 3627
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1600a63a8

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 906223c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1841.891 ; gain = 0.000 ; free physical = 120 ; free virtual = 3606

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 228 cells.
Phase 2 Constant Propagation | Checksum: 11e43152a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1841.891 ; gain = 0.000 ; free physical = 116 ; free virtual = 3603

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 25699 unconnected nets.
INFO: [Opt 31-11] Eliminated 15255 unconnected cells.
Phase 3 Sweep | Checksum: 462612fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.891 ; gain = 0.000 ; free physical = 122 ; free virtual = 3593

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.891 ; gain = 0.000 ; free physical = 122 ; free virtual = 3593
Ending Logic Optimization Task | Checksum: 462612fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.891 ; gain = 0.000 ; free physical = 122 ; free virtual = 3593

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 462612fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1841.891 ; gain = 0.000 ; free physical = 122 ; free virtual = 3593
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1841.891 ; gain = 64.031 ; free physical = 122 ; free virtual = 3593
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1841.891 ; gain = 0.000 ; free physical = 121 ; free virtual = 3593
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/ts_pt100_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1842.891 ; gain = 0.000 ; free physical = 128 ; free virtual = 3594
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.891 ; gain = 0.000 ; free physical = 127 ; free virtual = 3594

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 13f29ce1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1842.891 ; gain = 0.000 ; free physical = 127 ; free virtual = 3594
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 13f29ce1

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 119 ; free virtual = 3591

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 13f29ce1

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 119 ; free virtual = 3591

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 97313292

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 119 ; free virtual = 3591
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ed403f68

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 119 ; free virtual = 3591

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 17e4f0472

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 116 ; free virtual = 3590
Phase 1.2.1 Place Init Design | Checksum: 17859a7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 108 ; free virtual = 3584
Phase 1.2 Build Placer Netlist Model | Checksum: 17859a7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 108 ; free virtual = 3584

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 17859a7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 108 ; free virtual = 3584
Phase 1 Placer Initialization | Checksum: 17859a7d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1858.898 ; gain = 16.008 ; free physical = 108 ; free virtual = 3584

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19ea44d82

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 113 ; free virtual = 3569

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19ea44d82

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 113 ; free virtual = 3569

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e9361701

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 112 ; free virtual = 3569

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 129922852

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 112 ; free virtual = 3569

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 129922852

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 112 ; free virtual = 3569

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d64140bf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 112 ; free virtual = 3569

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d64140bf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 112 ; free virtual = 3569

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: b37bb680

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 110 ; free virtual = 3568

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 8724b3a9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 110 ; free virtual = 3568

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 8724b3a9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 110 ; free virtual = 3568

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 8724b3a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 110 ; free virtual = 3568
Phase 3 Detail Placement | Checksum: 8724b3a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 110 ; free virtual = 3568

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: dca2694a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.641. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 18fbe5e49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567
Phase 4.1 Post Commit Optimization | Checksum: 18fbe5e49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 18fbe5e49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 18fbe5e49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 18fbe5e49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1b8d85404

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8d85404

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567
Ending Placer Task | Checksum: f6da16de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.945 ; gain = 63.055 ; free physical = 109 ; free virtual = 3567
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 107 ; free virtual = 3568
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 120 ; free virtual = 3569
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 118 ; free virtual = 3567
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 112 ; free virtual = 3560
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 29bcb1ae ConstDB: 0 ShapeSum: cd1d6530 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16c7964e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 162 ; free virtual = 3580

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16c7964e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 163 ; free virtual = 3581

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16c7964e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 142 ; free virtual = 3561

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16c7964e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 142 ; free virtual = 3561
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18f445a78

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 130 ; free virtual = 3551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.720 | TNS=0.000  | WHS=-0.443 | THS=-111.647|

Phase 2 Router Initialization | Checksum: 10ec184e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 130 ; free virtual = 3550

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9956435c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c5ee27da

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.647 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12d5a2876

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550
Phase 4 Rip-up And Reroute | Checksum: 12d5a2876

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15b241331

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.726 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15b241331

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15b241331

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550
Phase 5 Delay and Skew Optimization | Checksum: 15b241331

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17058ea39

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.726 | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e1f90c90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550
Phase 6 Post Hold Fix | Checksum: e1f90c90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.232959 %
  Global Horizontal Routing Utilization  = 0.335372 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13ebe2550

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 129 ; free virtual = 3550

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13ebe2550

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 127 ; free virtual = 3548

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d967303f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 127 ; free virtual = 3548

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.726 | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d967303f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 127 ; free virtual = 3548
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 127 ; free virtual = 3548

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 122 ; free virtual = 3543
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1905.945 ; gain = 0.000 ; free physical = 120 ; free virtual = 3544
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/ts_pt100_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ts_pt100_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2192.043 ; gain = 199.387 ; free physical = 137 ; free virtual = 3244
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 20:15:31 2023...

*** Running vivado
    with args -log ts_pt100_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ts_pt100_wrapper.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ts_pt100_wrapper.tcl -notrace

*** Halting run - EA reset detected ***



    while executing
"start_step write_bitstream"
    (file "ts_pt100_wrapper.tcl" line 48)
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 20:17:42 2023...

*** Running vivado
    with args -log ts_pt100_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ts_pt100_wrapper.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ts_pt100_wrapper.tcl -notrace
Command: open_checkpoint ts_pt100_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 936.633 ; gain = 0.000 ; free physical = 1187 ; free virtual = 4365
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-8407-mzvic/dcp/ts_pt100_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.832 ; gain = 434.461 ; free physical = 588 ; free virtual = 3777
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-8407-mzvic/dcp/ts_pt100_wrapper_early.xdc]
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-8407-mzvic/dcp/ts_pt100_wrapper.xdc]
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-8407-mzvic/dcp/ts_pt100_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1612.832 ; gain = 2.000 ; free physical = 586 ; free virtual = 3775
Restored from archive | CPU: 0.070000 secs | Memory: 1.691765 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1612.832 ; gain = 2.000 ; free physical = 586 ; free virtual = 3775
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1612.832 ; gain = 676.199 ; free physical = 585 ; free virtual = 3771
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ts_pt100_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2029.770 ; gain = 416.938 ; free physical = 200 ; free virtual = 3403
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 20:18:19 2023...

*** Running vivado
    with args -log ts_pt100_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ts_pt100_wrapper.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ts_pt100_wrapper.tcl -notrace
Command: open_checkpoint ts_pt100_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 936.629 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4315
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-9120-mzvic/dcp/ts_pt100_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.828 ; gain = 434.461 ; free physical = 465 ; free virtual = 3674
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-9120-mzvic/dcp/ts_pt100_wrapper_early.xdc]
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-9120-mzvic/dcp/ts_pt100_wrapper.xdc]
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-9120-mzvic/dcp/ts_pt100_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1612.828 ; gain = 2.000 ; free physical = 463 ; free virtual = 3672
Restored from archive | CPU: 0.070000 secs | Memory: 1.691765 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1612.828 ; gain = 2.000 ; free physical = 463 ; free virtual = 3672
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1612.828 ; gain = 676.199 ; free physical = 462 ; free virtual = 3668
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ts_pt100_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2029.766 ; gain = 416.938 ; free physical = 141 ; free virtual = 3321
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 20:18:56 2023...

*** Running vivado
    with args -log ts_pt100_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ts_pt100_wrapper.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ts_pt100_wrapper.tcl -notrace
Command: open_checkpoint ts_pt100_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 936.629 ; gain = 0.000 ; free physical = 1704 ; free virtual = 5585
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-14208-mzvic/dcp/ts_pt100_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.srcs/sources_1/bd/ts_pt100/ip/ts_pt100_clk_wiz_0_0/ts_pt100_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.828 ; gain = 434.461 ; free physical = 1087 ; free virtual = 5031
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-14208-mzvic/dcp/ts_pt100_wrapper_early.xdc]
Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-14208-mzvic/dcp/ts_pt100_wrapper.xdc]
Finished Parsing XDC File [/home/mzvic/CARGAS/PT100/tempsensordriver/tempsensordriver.runs/impl_2/.Xil/Vivado-14208-mzvic/dcp/ts_pt100_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1612.828 ; gain = 2.000 ; free physical = 1084 ; free virtual = 5030
Restored from archive | CPU: 0.060000 secs | Memory: 1.691765 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1612.828 ; gain = 2.000 ; free physical = 1084 ; free virtual = 5030
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1612.828 ; gain = 676.199 ; free physical = 1083 ; free virtual = 5027
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__0 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 input ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 output ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1 multiplier stage ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult2/a0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ts_pt100_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2029.766 ; gain = 416.938 ; free physical = 713 ; free virtual = 4670
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 17:29:45 2023...
