#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 12 09:03:28 2020
# Process ID: 6476
# Current directory: E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10564 E:\Exercise\FPGA\v3edu\13_add_check_sum\vivado\gige_tx_frame.xpr
# Log file: E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/FPGA/v3edu/12_gen_heart_beat/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 819.309 ; gain = 114.352
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_wr8x4096 -dir e:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_wr8x4096} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_wr8x4096]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_wr8x4096' to 'blk_wr8x4096' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/blk_wr8x4096.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_wr8x4096'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/blk_wr8x4096.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/blk_wr8x4096.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_wr8x4096'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_wr8x4096'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_wr8x4096'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_wr8x4096'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_wr8x4096'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/blk_wr8x4096.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/blk_wr8x4096.xci] -directory E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gige' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_gige_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:11:05 on Feb 12,2020
# vlog -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/sim/blk_wr8x4096.v ../../../../gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/gen_frame_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/timer.v ../../../../gige_tx_frame.srcs/sources_1/new/top_gige.v ../../../../gige_tx_frame.srcs/sim_1/new/tb_gige.v 
# -- Compiling module blk_wr8x4096
# ** Error: ../../../../gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v(227): (vlog-2730) Undefined variable: 'clk'.
# -- Skipping module gen_frame_ctrl
# -- Skipping module timer
# -- Compiling module top_gige
# -- Skipping module tb_gige
# End time: 10:11:05 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./tb_gige_compile.do line 23
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:11:05 on Feb 12,2020
# vlog -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/sim/blk_wr8x4096.v ../../../../gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/gen_frame_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/timer.v ../../../../gige_tx_frame.srcs/sources_1/new/top_gige.v ../../../../gige_tx_frame.srcs/sim_1/new/tb_gige.v 
# -- Compiling module blk_wr8x4096
# ** Error: ../../../../gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v(227): (vlog-2730) Undefined variable: 'clk'.
# -- Skipping module gen_frame_ctrl
# -- Skipping module timer
# -- Compiling module top_gige
# -- Skipping module tb_gige
# End time: 10:11:05 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {D:\ProgramData\modeltech64_10.7\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/si..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\ProgramData\\modeltech64_10.7\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/sim/blk_wr8..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.738 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.738 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gige' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_gige_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:12:21 on Feb 12,2020
# vlog -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/sim/blk_wr8x4096.v ../../../../gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/gen_frame_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/timer.v ../../../../gige_tx_frame.srcs/sources_1/new/top_gige.v ../../../../gige_tx_frame.srcs/sim_1/new/tb_gige.v 
# -- Skipping module blk_wr8x4096
# -- Compiling module checksum_ctrl
# -- Skipping module gen_frame_ctrl
# -- Skipping module timer
# -- Skipping module top_gige
# -- Skipping module tb_gige
# 
# Top level modules:
# 	tb_gige
# End time: 10:12:21 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:12:21 on Feb 12,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:12:21 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Program launched (PID=4236)
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gige' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_gige_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:20:44 on Feb 12,2020
# vlog -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/sim/blk_wr8x4096.v ../../../../gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/gen_frame_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/timer.v ../../../../gige_tx_frame.srcs/sources_1/new/top_gige.v ../../../../gige_tx_frame.srcs/sim_1/new/tb_gige.v 
# -- Skipping module blk_wr8x4096
# -- Compiling module checksum_ctrl
# -- Skipping module gen_frame_ctrl
# -- Skipping module timer
# -- Skipping module top_gige
# -- Skipping module tb_gige
# 
# Top level modules:
# 	tb_gige
# End time: 10:20:44 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 10:20:44 on Feb 12,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:20:44 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Program launched (PID=9292)
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 10:27:43 2020...
