Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  5 19:32:04 2023
| Host         : DESKTOP-VE7PK9T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Master_Game_control_sets_placed.rpt
| Design       : Master_Game
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           24 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             619 |          180 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                   |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                                    | vgai/vga/CounterTo799/count_value_reg[5]_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |                                                    | vgai/vga/CounterTo520/count_value_reg[9]_1 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | s/reached_target                                   | dc/BTNC_D                                  |                3 |              4 |         1.33 |
|  CLK_IBUF_BUFG | s/moveSnake/FSM_sequential_state_snake_reg[0]_0[0] | dc/SR[0]                                   |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG | s/moveSnake/FSM_sequential_state_snake_reg[0][0]   | dc/SR[0]                                   |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | vgai/vga/CounterTo3/CounterTo4Trigger              |                                            |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG | vgai/vga/CounterTo799/TrigSecondCounter            |                                            |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG |                                                    | vgai/vga/CounterTo799/count_value_reg[9]_0 |                4 |             12 |         3.00 |
|  CLK_IBUF_BUFG |                                                    | vgai/vga/CounterTo799/SR[0]                |                4 |             15 |         3.75 |
|  CLK_IBUF_BUFG | tg/horizontal_shift_reg                            | tg/vertical_shift_reg[6]_i_1_n_0           |                4 |             15 |         3.75 |
|  CLK_IBUF_BUFG |                                                    | dc/c_reg_0                                 |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG |                                                    | dc/BTNC_D                                  |                9 |             30 |         3.33 |
|  CLK_IBUF_BUFG |                                                    |                                            |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG | s/moveSnake/E[0]                                   | dc/SR[0]                                   |              167 |            585 |         3.50 |
+----------------+----------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


