/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_34z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [40:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [22:0] celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [28:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_3z[5] | celloutsig_0_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_8z | celloutsig_0_3z[0]);
  assign celloutsig_0_21z = ~(celloutsig_0_13z[1] | celloutsig_0_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_10z | celloutsig_0_2z[1]) & (celloutsig_0_11z | celloutsig_0_1z));
  assign celloutsig_0_58z = ~(celloutsig_0_2z[3] ^ in_data[72]);
  assign celloutsig_0_24z = ~(celloutsig_0_20z ^ celloutsig_0_18z);
  assign celloutsig_0_28z = ~(celloutsig_0_19z ^ celloutsig_0_3z[3]);
  assign celloutsig_0_7z = { celloutsig_0_3z[5:4], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z } & { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_6z[27:22], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z } / { 1'h1, in_data[159:123], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_3z[21:14], celloutsig_1_13z, celloutsig_1_12z } == { celloutsig_1_11z[40:34], celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_3z[5:3], celloutsig_0_0z } == { celloutsig_0_7z[3:1], celloutsig_0_17z };
  assign celloutsig_0_29z = { celloutsig_0_23z[11:7], celloutsig_0_20z } == { celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } > in_data[69:63];
  assign celloutsig_1_4z = { celloutsig_1_2z[16], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } > in_data[168:161];
  assign celloutsig_1_5z = in_data[182:180] > celloutsig_1_3z[3:1];
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_9z } > { celloutsig_0_12z[1], celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_1_12z = ! celloutsig_1_6z[20:16];
  assign celloutsig_0_14z = ! { celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_43z = { celloutsig_0_23z[13:10], celloutsig_0_17z, celloutsig_0_10z } || { celloutsig_0_13z[1], celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_30z };
  assign celloutsig_1_9z = { celloutsig_1_2z[20:2], celloutsig_1_5z } || { celloutsig_1_6z[18:5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_3z[6:1], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_15z } || { celloutsig_1_3z[19:12], celloutsig_1_16z };
  assign celloutsig_0_1z = in_data[47:43] || { in_data[72:70], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[23:17] < { in_data[63:58], celloutsig_0_0z };
  assign celloutsig_1_13z = celloutsig_1_3z[7] & ~(celloutsig_1_5z);
  assign celloutsig_0_16z = celloutsig_0_1z & ~(celloutsig_0_5z);
  assign celloutsig_0_19z = celloutsig_0_4z & ~(celloutsig_0_1z);
  assign celloutsig_0_42z = { celloutsig_0_34z[4:3], celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_18z } != in_data[23:19];
  assign celloutsig_1_1z = { celloutsig_1_0z[2:1], celloutsig_1_0z } != in_data[169:165];
  assign celloutsig_0_18z = { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_9z } != { celloutsig_0_3z[4:1], celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_12z[0], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_8z } != { celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_1_7z = & { celloutsig_1_4z, in_data[182:180] };
  assign celloutsig_1_8z = & celloutsig_1_6z[18:12];
  assign celloutsig_0_10z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_0_0z = | in_data[75:51];
  assign celloutsig_0_65z = | { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_8z = | celloutsig_0_3z[3:0];
  assign celloutsig_1_18z = | celloutsig_1_6z[14:5];
  assign celloutsig_0_9z = | { celloutsig_0_5z, in_data[82:67] };
  assign celloutsig_1_6z = { celloutsig_1_3z[24:4], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z } << { celloutsig_1_3z[25:1], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_46z = { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_43z } >> in_data[11:7];
  assign celloutsig_0_13z = celloutsig_0_12z >> { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[161:159] >>> in_data[191:189];
  assign celloutsig_1_3z = in_data[149:124] >>> { in_data[187:167], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z } >>> { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_13z } - { celloutsig_0_3z[3:1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_0_34z = { celloutsig_0_7z[8:4], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_30z } ^ { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_21z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 23'h000000;
    else if (clkin_data[32]) celloutsig_1_2z = { in_data[135:117], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[83:80];
  assign celloutsig_0_61z = ~((celloutsig_0_10z & celloutsig_0_6z) | (celloutsig_0_29z & celloutsig_0_4z));
  assign celloutsig_0_66z = ~((celloutsig_0_46z[0] & celloutsig_0_61z) | (celloutsig_0_42z & celloutsig_0_58z));
  assign celloutsig_1_16z = ~((celloutsig_1_1z & celloutsig_1_8z) | (celloutsig_1_5z & celloutsig_1_7z));
  assign celloutsig_0_15z = ~((celloutsig_0_0z & celloutsig_0_5z) | (celloutsig_0_3z[5] & celloutsig_0_0z));
  assign celloutsig_0_30z = ~((celloutsig_0_5z & celloutsig_0_17z) | (celloutsig_0_2z[3] & celloutsig_0_14z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
