// -------------------------------------------------------------
// 
// File Name: hdlsrc\fft_new\For_Each_Subsystem.v
// Created: 2025-06-03 14:06:56
// 
// Generated by MATLAB 9.12 and HDL Coder 3.20
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: For_Each_Subsystem
// Source Path: fft_new/Subsystem2/For Each Subsystem
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module For_Each_Subsystem
          (clk,
           reset,
           enb,
           DATA_A_re,
           DATA_A_im,
           DELAY,
           DATA_B_re,
           DATA_B_im,
           COUNT,
           ENA,
           N,
           Out1_re,
           Out1_im,
           Out2_re,
           Out2_im);


  input   clk;
  input   reset;
  input   enb;
  input   signed [15:0] DATA_A_re;  // int16
  input   signed [15:0] DATA_A_im;  // int16
  input   [7:0] DELAY;  // uint8
  input   signed [15:0] DATA_B_re;  // int16
  input   signed [15:0] DATA_B_im;  // int16
  input   [6:0] COUNT;  // ufix7
  input   ENA;
  input   [7:0] N;  // uint8
  output  signed [15:0] Out1_re;  // int16
  output  signed [15:0] Out1_im;  // int16
  output  signed [15:0] Out2_re;  // int16
  output  signed [15:0] Out2_im;  // int16


  wire [7:0] ctrlSat;  // uint8
  wire [7:0] controlSigOut;  // uint8
  reg [7:0] delayWire;  // uint8
  wire [7:0] Constant_out1;  // uint8
  wire y;  // ufix1
  wire switch_compare_1;
  wire [7:0] ctrlSat_1;  // uint8
  wire [7:0] controlSigOut_1;  // uint8
  reg [7:0] delayWire_1;  // uint8
  reg signed [15:0] Delay1_bypass_re [0:127];  // sfix16 [128]
  reg signed [15:0] Delay1_bypass_im [0:127];  // sfix16 [128]
  reg signed [15:0] Delay1_reg_re [0:127];  // sfix16 [128]
  reg signed [15:0] Delay1_reg_im [0:127];  // sfix16 [128]
  wire signed [15:0] Delay1_bypass_next_re [0:127];  // sfix16 [128]
  wire signed [15:0] Delay1_bypass_next_im [0:127];  // sfix16 [128]
  wire signed [15:0] Delay1_reg_next_re [0:127];  // sfix16 [128]
  wire signed [15:0] Delay1_reg_next_im [0:127];  // sfix16 [128]
  wire signed [15:0] delayTapWire_re [0:128];  // int16 [129]
  wire signed [15:0] delayTapWire_im [0:128];  // int16 [129]
  wire signed [15:0] Delay1_out1_re;  // int16
  wire signed [15:0] Delay1_out1_im;  // int16
  wire signed [15:0] Switch1_out1_re;  // int16
  wire signed [15:0] Switch1_out1_im;  // int16
  reg signed [15:0] Delay3_bypass_re [0:127];  // sfix16 [128]
  reg signed [15:0] Delay3_bypass_im [0:127];  // sfix16 [128]
  reg signed [15:0] Delay3_reg_re [0:127];  // sfix16 [128]
  reg signed [15:0] Delay3_reg_im [0:127];  // sfix16 [128]
  wire signed [15:0] Delay3_bypass_next_re [0:127];  // sfix16 [128]
  wire signed [15:0] Delay3_bypass_next_im [0:127];  // sfix16 [128]
  wire signed [15:0] Delay3_reg_next_re [0:127];  // sfix16 [128]
  wire signed [15:0] Delay3_reg_next_im [0:127];  // sfix16 [128]
  wire signed [15:0] delayTapWire_re_1 [0:128];  // int16 [129]
  wire signed [15:0] delayTapWire_im_1 [0:128];  // int16 [129]
  wire signed [15:0] Delay3_out1_re;  // int16
  wire signed [15:0] Delay3_out1_im;  // int16
  wire switch_compare_1_1;
  wire signed [15:0] REGB_re;  // int16
  wire signed [15:0] REGB_im;  // int16


  assign ctrlSat = (DELAY > 8'b10000000 ? 8'b10000000 :
              DELAY);



  always @(posedge clk or posedge reset)
    begin : delayControlSig_process
      if (reset == 1'b1) begin
        delayWire <= 8'b00000000;
      end
      else begin
        if (enb) begin
          delayWire <= controlSigOut;
        end
      end
    end



  assign controlSigOut = (ENA == 1'b0 ? delayWire :
              ctrlSat);



  assign Constant_out1 = 8'b00000111;



  MATLAB_Bit_Slice u_MATLAB_Bit_Slice (.u(COUNT),  // ufix7
                                       .n(N),  // uint8
                                       .NFFT(Constant_out1),  // uint8
                                       .y(y)  // ufix1
                                       );

  assign switch_compare_1 = y > 1'b0;



  assign ctrlSat_1 = (DELAY > 8'b10000000 ? 8'b10000000 :
              DELAY);



  always @(posedge clk or posedge reset)
    begin : delayControlSig_1_process
      if (reset == 1'b1) begin
        delayWire_1 <= 8'b00000000;
      end
      else begin
        if (enb) begin
          delayWire_1 <= controlSigOut_1;
        end
      end
    end



  assign controlSigOut_1 = (ENA == 1'b0 ? delayWire_1 :
              ctrlSat_1);



  always @(posedge clk or posedge reset)
    begin : Delay1_process
      if (reset == 1'b1) begin
        Delay1_bypass_re[0] <= 16'sb0000000000000000;
        Delay1_bypass_im[0] <= 16'sb0000000000000000;
        Delay1_bypass_re[1] <= 16'sb0000000000000000;
        Delay1_bypass_im[1] <= 16'sb0000000000000000;
        Delay1_bypass_re[2] <= 16'sb0000000000000000;
        Delay1_bypass_im[2] <= 16'sb0000000000000000;
        Delay1_bypass_re[3] <= 16'sb0000000000000000;
        Delay1_bypass_im[3] <= 16'sb0000000000000000;
        Delay1_bypass_re[4] <= 16'sb0000000000000000;
        Delay1_bypass_im[4] <= 16'sb0000000000000000;
        Delay1_bypass_re[5] <= 16'sb0000000000000000;
        Delay1_bypass_im[5] <= 16'sb0000000000000000;
        Delay1_bypass_re[6] <= 16'sb0000000000000000;
        Delay1_bypass_im[6] <= 16'sb0000000000000000;
        Delay1_bypass_re[7] <= 16'sb0000000000000000;
        Delay1_bypass_im[7] <= 16'sb0000000000000000;
        Delay1_bypass_re[8] <= 16'sb0000000000000000;
        Delay1_bypass_im[8] <= 16'sb0000000000000000;
        Delay1_bypass_re[9] <= 16'sb0000000000000000;
        Delay1_bypass_im[9] <= 16'sb0000000000000000;
        Delay1_bypass_re[10] <= 16'sb0000000000000000;
        Delay1_bypass_im[10] <= 16'sb0000000000000000;
        Delay1_bypass_re[11] <= 16'sb0000000000000000;
        Delay1_bypass_im[11] <= 16'sb0000000000000000;
        Delay1_bypass_re[12] <= 16'sb0000000000000000;
        Delay1_bypass_im[12] <= 16'sb0000000000000000;
        Delay1_bypass_re[13] <= 16'sb0000000000000000;
        Delay1_bypass_im[13] <= 16'sb0000000000000000;
        Delay1_bypass_re[14] <= 16'sb0000000000000000;
        Delay1_bypass_im[14] <= 16'sb0000000000000000;
        Delay1_bypass_re[15] <= 16'sb0000000000000000;
        Delay1_bypass_im[15] <= 16'sb0000000000000000;
        Delay1_bypass_re[16] <= 16'sb0000000000000000;
        Delay1_bypass_im[16] <= 16'sb0000000000000000;
        Delay1_bypass_re[17] <= 16'sb0000000000000000;
        Delay1_bypass_im[17] <= 16'sb0000000000000000;
        Delay1_bypass_re[18] <= 16'sb0000000000000000;
        Delay1_bypass_im[18] <= 16'sb0000000000000000;
        Delay1_bypass_re[19] <= 16'sb0000000000000000;
        Delay1_bypass_im[19] <= 16'sb0000000000000000;
        Delay1_bypass_re[20] <= 16'sb0000000000000000;
        Delay1_bypass_im[20] <= 16'sb0000000000000000;
        Delay1_bypass_re[21] <= 16'sb0000000000000000;
        Delay1_bypass_im[21] <= 16'sb0000000000000000;
        Delay1_bypass_re[22] <= 16'sb0000000000000000;
        Delay1_bypass_im[22] <= 16'sb0000000000000000;
        Delay1_bypass_re[23] <= 16'sb0000000000000000;
        Delay1_bypass_im[23] <= 16'sb0000000000000000;
        Delay1_bypass_re[24] <= 16'sb0000000000000000;
        Delay1_bypass_im[24] <= 16'sb0000000000000000;
        Delay1_bypass_re[25] <= 16'sb0000000000000000;
        Delay1_bypass_im[25] <= 16'sb0000000000000000;
        Delay1_bypass_re[26] <= 16'sb0000000000000000;
        Delay1_bypass_im[26] <= 16'sb0000000000000000;
        Delay1_bypass_re[27] <= 16'sb0000000000000000;
        Delay1_bypass_im[27] <= 16'sb0000000000000000;
        Delay1_bypass_re[28] <= 16'sb0000000000000000;
        Delay1_bypass_im[28] <= 16'sb0000000000000000;
        Delay1_bypass_re[29] <= 16'sb0000000000000000;
        Delay1_bypass_im[29] <= 16'sb0000000000000000;
        Delay1_bypass_re[30] <= 16'sb0000000000000000;
        Delay1_bypass_im[30] <= 16'sb0000000000000000;
        Delay1_bypass_re[31] <= 16'sb0000000000000000;
        Delay1_bypass_im[31] <= 16'sb0000000000000000;
        Delay1_bypass_re[32] <= 16'sb0000000000000000;
        Delay1_bypass_im[32] <= 16'sb0000000000000000;
        Delay1_bypass_re[33] <= 16'sb0000000000000000;
        Delay1_bypass_im[33] <= 16'sb0000000000000000;
        Delay1_bypass_re[34] <= 16'sb0000000000000000;
        Delay1_bypass_im[34] <= 16'sb0000000000000000;
        Delay1_bypass_re[35] <= 16'sb0000000000000000;
        Delay1_bypass_im[35] <= 16'sb0000000000000000;
        Delay1_bypass_re[36] <= 16'sb0000000000000000;
        Delay1_bypass_im[36] <= 16'sb0000000000000000;
        Delay1_bypass_re[37] <= 16'sb0000000000000000;
        Delay1_bypass_im[37] <= 16'sb0000000000000000;
        Delay1_bypass_re[38] <= 16'sb0000000000000000;
        Delay1_bypass_im[38] <= 16'sb0000000000000000;
        Delay1_bypass_re[39] <= 16'sb0000000000000000;
        Delay1_bypass_im[39] <= 16'sb0000000000000000;
        Delay1_bypass_re[40] <= 16'sb0000000000000000;
        Delay1_bypass_im[40] <= 16'sb0000000000000000;
        Delay1_bypass_re[41] <= 16'sb0000000000000000;
        Delay1_bypass_im[41] <= 16'sb0000000000000000;
        Delay1_bypass_re[42] <= 16'sb0000000000000000;
        Delay1_bypass_im[42] <= 16'sb0000000000000000;
        Delay1_bypass_re[43] <= 16'sb0000000000000000;
        Delay1_bypass_im[43] <= 16'sb0000000000000000;
        Delay1_bypass_re[44] <= 16'sb0000000000000000;
        Delay1_bypass_im[44] <= 16'sb0000000000000000;
        Delay1_bypass_re[45] <= 16'sb0000000000000000;
        Delay1_bypass_im[45] <= 16'sb0000000000000000;
        Delay1_bypass_re[46] <= 16'sb0000000000000000;
        Delay1_bypass_im[46] <= 16'sb0000000000000000;
        Delay1_bypass_re[47] <= 16'sb0000000000000000;
        Delay1_bypass_im[47] <= 16'sb0000000000000000;
        Delay1_bypass_re[48] <= 16'sb0000000000000000;
        Delay1_bypass_im[48] <= 16'sb0000000000000000;
        Delay1_bypass_re[49] <= 16'sb0000000000000000;
        Delay1_bypass_im[49] <= 16'sb0000000000000000;
        Delay1_bypass_re[50] <= 16'sb0000000000000000;
        Delay1_bypass_im[50] <= 16'sb0000000000000000;
        Delay1_bypass_re[51] <= 16'sb0000000000000000;
        Delay1_bypass_im[51] <= 16'sb0000000000000000;
        Delay1_bypass_re[52] <= 16'sb0000000000000000;
        Delay1_bypass_im[52] <= 16'sb0000000000000000;
        Delay1_bypass_re[53] <= 16'sb0000000000000000;
        Delay1_bypass_im[53] <= 16'sb0000000000000000;
        Delay1_bypass_re[54] <= 16'sb0000000000000000;
        Delay1_bypass_im[54] <= 16'sb0000000000000000;
        Delay1_bypass_re[55] <= 16'sb0000000000000000;
        Delay1_bypass_im[55] <= 16'sb0000000000000000;
        Delay1_bypass_re[56] <= 16'sb0000000000000000;
        Delay1_bypass_im[56] <= 16'sb0000000000000000;
        Delay1_bypass_re[57] <= 16'sb0000000000000000;
        Delay1_bypass_im[57] <= 16'sb0000000000000000;
        Delay1_bypass_re[58] <= 16'sb0000000000000000;
        Delay1_bypass_im[58] <= 16'sb0000000000000000;
        Delay1_bypass_re[59] <= 16'sb0000000000000000;
        Delay1_bypass_im[59] <= 16'sb0000000000000000;
        Delay1_bypass_re[60] <= 16'sb0000000000000000;
        Delay1_bypass_im[60] <= 16'sb0000000000000000;
        Delay1_bypass_re[61] <= 16'sb0000000000000000;
        Delay1_bypass_im[61] <= 16'sb0000000000000000;
        Delay1_bypass_re[62] <= 16'sb0000000000000000;
        Delay1_bypass_im[62] <= 16'sb0000000000000000;
        Delay1_bypass_re[63] <= 16'sb0000000000000000;
        Delay1_bypass_im[63] <= 16'sb0000000000000000;
        Delay1_bypass_re[64] <= 16'sb0000000000000000;
        Delay1_bypass_im[64] <= 16'sb0000000000000000;
        Delay1_bypass_re[65] <= 16'sb0000000000000000;
        Delay1_bypass_im[65] <= 16'sb0000000000000000;
        Delay1_bypass_re[66] <= 16'sb0000000000000000;
        Delay1_bypass_im[66] <= 16'sb0000000000000000;
        Delay1_bypass_re[67] <= 16'sb0000000000000000;
        Delay1_bypass_im[67] <= 16'sb0000000000000000;
        Delay1_bypass_re[68] <= 16'sb0000000000000000;
        Delay1_bypass_im[68] <= 16'sb0000000000000000;
        Delay1_bypass_re[69] <= 16'sb0000000000000000;
        Delay1_bypass_im[69] <= 16'sb0000000000000000;
        Delay1_bypass_re[70] <= 16'sb0000000000000000;
        Delay1_bypass_im[70] <= 16'sb0000000000000000;
        Delay1_bypass_re[71] <= 16'sb0000000000000000;
        Delay1_bypass_im[71] <= 16'sb0000000000000000;
        Delay1_bypass_re[72] <= 16'sb0000000000000000;
        Delay1_bypass_im[72] <= 16'sb0000000000000000;
        Delay1_bypass_re[73] <= 16'sb0000000000000000;
        Delay1_bypass_im[73] <= 16'sb0000000000000000;
        Delay1_bypass_re[74] <= 16'sb0000000000000000;
        Delay1_bypass_im[74] <= 16'sb0000000000000000;
        Delay1_bypass_re[75] <= 16'sb0000000000000000;
        Delay1_bypass_im[75] <= 16'sb0000000000000000;
        Delay1_bypass_re[76] <= 16'sb0000000000000000;
        Delay1_bypass_im[76] <= 16'sb0000000000000000;
        Delay1_bypass_re[77] <= 16'sb0000000000000000;
        Delay1_bypass_im[77] <= 16'sb0000000000000000;
        Delay1_bypass_re[78] <= 16'sb0000000000000000;
        Delay1_bypass_im[78] <= 16'sb0000000000000000;
        Delay1_bypass_re[79] <= 16'sb0000000000000000;
        Delay1_bypass_im[79] <= 16'sb0000000000000000;
        Delay1_bypass_re[80] <= 16'sb0000000000000000;
        Delay1_bypass_im[80] <= 16'sb0000000000000000;
        Delay1_bypass_re[81] <= 16'sb0000000000000000;
        Delay1_bypass_im[81] <= 16'sb0000000000000000;
        Delay1_bypass_re[82] <= 16'sb0000000000000000;
        Delay1_bypass_im[82] <= 16'sb0000000000000000;
        Delay1_bypass_re[83] <= 16'sb0000000000000000;
        Delay1_bypass_im[83] <= 16'sb0000000000000000;
        Delay1_bypass_re[84] <= 16'sb0000000000000000;
        Delay1_bypass_im[84] <= 16'sb0000000000000000;
        Delay1_bypass_re[85] <= 16'sb0000000000000000;
        Delay1_bypass_im[85] <= 16'sb0000000000000000;
        Delay1_bypass_re[86] <= 16'sb0000000000000000;
        Delay1_bypass_im[86] <= 16'sb0000000000000000;
        Delay1_bypass_re[87] <= 16'sb0000000000000000;
        Delay1_bypass_im[87] <= 16'sb0000000000000000;
        Delay1_bypass_re[88] <= 16'sb0000000000000000;
        Delay1_bypass_im[88] <= 16'sb0000000000000000;
        Delay1_bypass_re[89] <= 16'sb0000000000000000;
        Delay1_bypass_im[89] <= 16'sb0000000000000000;
        Delay1_bypass_re[90] <= 16'sb0000000000000000;
        Delay1_bypass_im[90] <= 16'sb0000000000000000;
        Delay1_bypass_re[91] <= 16'sb0000000000000000;
        Delay1_bypass_im[91] <= 16'sb0000000000000000;
        Delay1_bypass_re[92] <= 16'sb0000000000000000;
        Delay1_bypass_im[92] <= 16'sb0000000000000000;
        Delay1_bypass_re[93] <= 16'sb0000000000000000;
        Delay1_bypass_im[93] <= 16'sb0000000000000000;
        Delay1_bypass_re[94] <= 16'sb0000000000000000;
        Delay1_bypass_im[94] <= 16'sb0000000000000000;
        Delay1_bypass_re[95] <= 16'sb0000000000000000;
        Delay1_bypass_im[95] <= 16'sb0000000000000000;
        Delay1_bypass_re[96] <= 16'sb0000000000000000;
        Delay1_bypass_im[96] <= 16'sb0000000000000000;
        Delay1_bypass_re[97] <= 16'sb0000000000000000;
        Delay1_bypass_im[97] <= 16'sb0000000000000000;
        Delay1_bypass_re[98] <= 16'sb0000000000000000;
        Delay1_bypass_im[98] <= 16'sb0000000000000000;
        Delay1_bypass_re[99] <= 16'sb0000000000000000;
        Delay1_bypass_im[99] <= 16'sb0000000000000000;
        Delay1_bypass_re[100] <= 16'sb0000000000000000;
        Delay1_bypass_im[100] <= 16'sb0000000000000000;
        Delay1_bypass_re[101] <= 16'sb0000000000000000;
        Delay1_bypass_im[101] <= 16'sb0000000000000000;
        Delay1_bypass_re[102] <= 16'sb0000000000000000;
        Delay1_bypass_im[102] <= 16'sb0000000000000000;
        Delay1_bypass_re[103] <= 16'sb0000000000000000;
        Delay1_bypass_im[103] <= 16'sb0000000000000000;
        Delay1_bypass_re[104] <= 16'sb0000000000000000;
        Delay1_bypass_im[104] <= 16'sb0000000000000000;
        Delay1_bypass_re[105] <= 16'sb0000000000000000;
        Delay1_bypass_im[105] <= 16'sb0000000000000000;
        Delay1_bypass_re[106] <= 16'sb0000000000000000;
        Delay1_bypass_im[106] <= 16'sb0000000000000000;
        Delay1_bypass_re[107] <= 16'sb0000000000000000;
        Delay1_bypass_im[107] <= 16'sb0000000000000000;
        Delay1_bypass_re[108] <= 16'sb0000000000000000;
        Delay1_bypass_im[108] <= 16'sb0000000000000000;
        Delay1_bypass_re[109] <= 16'sb0000000000000000;
        Delay1_bypass_im[109] <= 16'sb0000000000000000;
        Delay1_bypass_re[110] <= 16'sb0000000000000000;
        Delay1_bypass_im[110] <= 16'sb0000000000000000;
        Delay1_bypass_re[111] <= 16'sb0000000000000000;
        Delay1_bypass_im[111] <= 16'sb0000000000000000;
        Delay1_bypass_re[112] <= 16'sb0000000000000000;
        Delay1_bypass_im[112] <= 16'sb0000000000000000;
        Delay1_bypass_re[113] <= 16'sb0000000000000000;
        Delay1_bypass_im[113] <= 16'sb0000000000000000;
        Delay1_bypass_re[114] <= 16'sb0000000000000000;
        Delay1_bypass_im[114] <= 16'sb0000000000000000;
        Delay1_bypass_re[115] <= 16'sb0000000000000000;
        Delay1_bypass_im[115] <= 16'sb0000000000000000;
        Delay1_bypass_re[116] <= 16'sb0000000000000000;
        Delay1_bypass_im[116] <= 16'sb0000000000000000;
        Delay1_bypass_re[117] <= 16'sb0000000000000000;
        Delay1_bypass_im[117] <= 16'sb0000000000000000;
        Delay1_bypass_re[118] <= 16'sb0000000000000000;
        Delay1_bypass_im[118] <= 16'sb0000000000000000;
        Delay1_bypass_re[119] <= 16'sb0000000000000000;
        Delay1_bypass_im[119] <= 16'sb0000000000000000;
        Delay1_bypass_re[120] <= 16'sb0000000000000000;
        Delay1_bypass_im[120] <= 16'sb0000000000000000;
        Delay1_bypass_re[121] <= 16'sb0000000000000000;
        Delay1_bypass_im[121] <= 16'sb0000000000000000;
        Delay1_bypass_re[122] <= 16'sb0000000000000000;
        Delay1_bypass_im[122] <= 16'sb0000000000000000;
        Delay1_bypass_re[123] <= 16'sb0000000000000000;
        Delay1_bypass_im[123] <= 16'sb0000000000000000;
        Delay1_bypass_re[124] <= 16'sb0000000000000000;
        Delay1_bypass_im[124] <= 16'sb0000000000000000;
        Delay1_bypass_re[125] <= 16'sb0000000000000000;
        Delay1_bypass_im[125] <= 16'sb0000000000000000;
        Delay1_bypass_re[126] <= 16'sb0000000000000000;
        Delay1_bypass_im[126] <= 16'sb0000000000000000;
        Delay1_bypass_re[127] <= 16'sb0000000000000000;
        Delay1_bypass_im[127] <= 16'sb0000000000000000;
        Delay1_reg_re[0] <= 16'sb0000000000000000;
        Delay1_reg_im[0] <= 16'sb0000000000000000;
        Delay1_reg_re[1] <= 16'sb0000000000000000;
        Delay1_reg_im[1] <= 16'sb0000000000000000;
        Delay1_reg_re[2] <= 16'sb0000000000000000;
        Delay1_reg_im[2] <= 16'sb0000000000000000;
        Delay1_reg_re[3] <= 16'sb0000000000000000;
        Delay1_reg_im[3] <= 16'sb0000000000000000;
        Delay1_reg_re[4] <= 16'sb0000000000000000;
        Delay1_reg_im[4] <= 16'sb0000000000000000;
        Delay1_reg_re[5] <= 16'sb0000000000000000;
        Delay1_reg_im[5] <= 16'sb0000000000000000;
        Delay1_reg_re[6] <= 16'sb0000000000000000;
        Delay1_reg_im[6] <= 16'sb0000000000000000;
        Delay1_reg_re[7] <= 16'sb0000000000000000;
        Delay1_reg_im[7] <= 16'sb0000000000000000;
        Delay1_reg_re[8] <= 16'sb0000000000000000;
        Delay1_reg_im[8] <= 16'sb0000000000000000;
        Delay1_reg_re[9] <= 16'sb0000000000000000;
        Delay1_reg_im[9] <= 16'sb0000000000000000;
        Delay1_reg_re[10] <= 16'sb0000000000000000;
        Delay1_reg_im[10] <= 16'sb0000000000000000;
        Delay1_reg_re[11] <= 16'sb0000000000000000;
        Delay1_reg_im[11] <= 16'sb0000000000000000;
        Delay1_reg_re[12] <= 16'sb0000000000000000;
        Delay1_reg_im[12] <= 16'sb0000000000000000;
        Delay1_reg_re[13] <= 16'sb0000000000000000;
        Delay1_reg_im[13] <= 16'sb0000000000000000;
        Delay1_reg_re[14] <= 16'sb0000000000000000;
        Delay1_reg_im[14] <= 16'sb0000000000000000;
        Delay1_reg_re[15] <= 16'sb0000000000000000;
        Delay1_reg_im[15] <= 16'sb0000000000000000;
        Delay1_reg_re[16] <= 16'sb0000000000000000;
        Delay1_reg_im[16] <= 16'sb0000000000000000;
        Delay1_reg_re[17] <= 16'sb0000000000000000;
        Delay1_reg_im[17] <= 16'sb0000000000000000;
        Delay1_reg_re[18] <= 16'sb0000000000000000;
        Delay1_reg_im[18] <= 16'sb0000000000000000;
        Delay1_reg_re[19] <= 16'sb0000000000000000;
        Delay1_reg_im[19] <= 16'sb0000000000000000;
        Delay1_reg_re[20] <= 16'sb0000000000000000;
        Delay1_reg_im[20] <= 16'sb0000000000000000;
        Delay1_reg_re[21] <= 16'sb0000000000000000;
        Delay1_reg_im[21] <= 16'sb0000000000000000;
        Delay1_reg_re[22] <= 16'sb0000000000000000;
        Delay1_reg_im[22] <= 16'sb0000000000000000;
        Delay1_reg_re[23] <= 16'sb0000000000000000;
        Delay1_reg_im[23] <= 16'sb0000000000000000;
        Delay1_reg_re[24] <= 16'sb0000000000000000;
        Delay1_reg_im[24] <= 16'sb0000000000000000;
        Delay1_reg_re[25] <= 16'sb0000000000000000;
        Delay1_reg_im[25] <= 16'sb0000000000000000;
        Delay1_reg_re[26] <= 16'sb0000000000000000;
        Delay1_reg_im[26] <= 16'sb0000000000000000;
        Delay1_reg_re[27] <= 16'sb0000000000000000;
        Delay1_reg_im[27] <= 16'sb0000000000000000;
        Delay1_reg_re[28] <= 16'sb0000000000000000;
        Delay1_reg_im[28] <= 16'sb0000000000000000;
        Delay1_reg_re[29] <= 16'sb0000000000000000;
        Delay1_reg_im[29] <= 16'sb0000000000000000;
        Delay1_reg_re[30] <= 16'sb0000000000000000;
        Delay1_reg_im[30] <= 16'sb0000000000000000;
        Delay1_reg_re[31] <= 16'sb0000000000000000;
        Delay1_reg_im[31] <= 16'sb0000000000000000;
        Delay1_reg_re[32] <= 16'sb0000000000000000;
        Delay1_reg_im[32] <= 16'sb0000000000000000;
        Delay1_reg_re[33] <= 16'sb0000000000000000;
        Delay1_reg_im[33] <= 16'sb0000000000000000;
        Delay1_reg_re[34] <= 16'sb0000000000000000;
        Delay1_reg_im[34] <= 16'sb0000000000000000;
        Delay1_reg_re[35] <= 16'sb0000000000000000;
        Delay1_reg_im[35] <= 16'sb0000000000000000;
        Delay1_reg_re[36] <= 16'sb0000000000000000;
        Delay1_reg_im[36] <= 16'sb0000000000000000;
        Delay1_reg_re[37] <= 16'sb0000000000000000;
        Delay1_reg_im[37] <= 16'sb0000000000000000;
        Delay1_reg_re[38] <= 16'sb0000000000000000;
        Delay1_reg_im[38] <= 16'sb0000000000000000;
        Delay1_reg_re[39] <= 16'sb0000000000000000;
        Delay1_reg_im[39] <= 16'sb0000000000000000;
        Delay1_reg_re[40] <= 16'sb0000000000000000;
        Delay1_reg_im[40] <= 16'sb0000000000000000;
        Delay1_reg_re[41] <= 16'sb0000000000000000;
        Delay1_reg_im[41] <= 16'sb0000000000000000;
        Delay1_reg_re[42] <= 16'sb0000000000000000;
        Delay1_reg_im[42] <= 16'sb0000000000000000;
        Delay1_reg_re[43] <= 16'sb0000000000000000;
        Delay1_reg_im[43] <= 16'sb0000000000000000;
        Delay1_reg_re[44] <= 16'sb0000000000000000;
        Delay1_reg_im[44] <= 16'sb0000000000000000;
        Delay1_reg_re[45] <= 16'sb0000000000000000;
        Delay1_reg_im[45] <= 16'sb0000000000000000;
        Delay1_reg_re[46] <= 16'sb0000000000000000;
        Delay1_reg_im[46] <= 16'sb0000000000000000;
        Delay1_reg_re[47] <= 16'sb0000000000000000;
        Delay1_reg_im[47] <= 16'sb0000000000000000;
        Delay1_reg_re[48] <= 16'sb0000000000000000;
        Delay1_reg_im[48] <= 16'sb0000000000000000;
        Delay1_reg_re[49] <= 16'sb0000000000000000;
        Delay1_reg_im[49] <= 16'sb0000000000000000;
        Delay1_reg_re[50] <= 16'sb0000000000000000;
        Delay1_reg_im[50] <= 16'sb0000000000000000;
        Delay1_reg_re[51] <= 16'sb0000000000000000;
        Delay1_reg_im[51] <= 16'sb0000000000000000;
        Delay1_reg_re[52] <= 16'sb0000000000000000;
        Delay1_reg_im[52] <= 16'sb0000000000000000;
        Delay1_reg_re[53] <= 16'sb0000000000000000;
        Delay1_reg_im[53] <= 16'sb0000000000000000;
        Delay1_reg_re[54] <= 16'sb0000000000000000;
        Delay1_reg_im[54] <= 16'sb0000000000000000;
        Delay1_reg_re[55] <= 16'sb0000000000000000;
        Delay1_reg_im[55] <= 16'sb0000000000000000;
        Delay1_reg_re[56] <= 16'sb0000000000000000;
        Delay1_reg_im[56] <= 16'sb0000000000000000;
        Delay1_reg_re[57] <= 16'sb0000000000000000;
        Delay1_reg_im[57] <= 16'sb0000000000000000;
        Delay1_reg_re[58] <= 16'sb0000000000000000;
        Delay1_reg_im[58] <= 16'sb0000000000000000;
        Delay1_reg_re[59] <= 16'sb0000000000000000;
        Delay1_reg_im[59] <= 16'sb0000000000000000;
        Delay1_reg_re[60] <= 16'sb0000000000000000;
        Delay1_reg_im[60] <= 16'sb0000000000000000;
        Delay1_reg_re[61] <= 16'sb0000000000000000;
        Delay1_reg_im[61] <= 16'sb0000000000000000;
        Delay1_reg_re[62] <= 16'sb0000000000000000;
        Delay1_reg_im[62] <= 16'sb0000000000000000;
        Delay1_reg_re[63] <= 16'sb0000000000000000;
        Delay1_reg_im[63] <= 16'sb0000000000000000;
        Delay1_reg_re[64] <= 16'sb0000000000000000;
        Delay1_reg_im[64] <= 16'sb0000000000000000;
        Delay1_reg_re[65] <= 16'sb0000000000000000;
        Delay1_reg_im[65] <= 16'sb0000000000000000;
        Delay1_reg_re[66] <= 16'sb0000000000000000;
        Delay1_reg_im[66] <= 16'sb0000000000000000;
        Delay1_reg_re[67] <= 16'sb0000000000000000;
        Delay1_reg_im[67] <= 16'sb0000000000000000;
        Delay1_reg_re[68] <= 16'sb0000000000000000;
        Delay1_reg_im[68] <= 16'sb0000000000000000;
        Delay1_reg_re[69] <= 16'sb0000000000000000;
        Delay1_reg_im[69] <= 16'sb0000000000000000;
        Delay1_reg_re[70] <= 16'sb0000000000000000;
        Delay1_reg_im[70] <= 16'sb0000000000000000;
        Delay1_reg_re[71] <= 16'sb0000000000000000;
        Delay1_reg_im[71] <= 16'sb0000000000000000;
        Delay1_reg_re[72] <= 16'sb0000000000000000;
        Delay1_reg_im[72] <= 16'sb0000000000000000;
        Delay1_reg_re[73] <= 16'sb0000000000000000;
        Delay1_reg_im[73] <= 16'sb0000000000000000;
        Delay1_reg_re[74] <= 16'sb0000000000000000;
        Delay1_reg_im[74] <= 16'sb0000000000000000;
        Delay1_reg_re[75] <= 16'sb0000000000000000;
        Delay1_reg_im[75] <= 16'sb0000000000000000;
        Delay1_reg_re[76] <= 16'sb0000000000000000;
        Delay1_reg_im[76] <= 16'sb0000000000000000;
        Delay1_reg_re[77] <= 16'sb0000000000000000;
        Delay1_reg_im[77] <= 16'sb0000000000000000;
        Delay1_reg_re[78] <= 16'sb0000000000000000;
        Delay1_reg_im[78] <= 16'sb0000000000000000;
        Delay1_reg_re[79] <= 16'sb0000000000000000;
        Delay1_reg_im[79] <= 16'sb0000000000000000;
        Delay1_reg_re[80] <= 16'sb0000000000000000;
        Delay1_reg_im[80] <= 16'sb0000000000000000;
        Delay1_reg_re[81] <= 16'sb0000000000000000;
        Delay1_reg_im[81] <= 16'sb0000000000000000;
        Delay1_reg_re[82] <= 16'sb0000000000000000;
        Delay1_reg_im[82] <= 16'sb0000000000000000;
        Delay1_reg_re[83] <= 16'sb0000000000000000;
        Delay1_reg_im[83] <= 16'sb0000000000000000;
        Delay1_reg_re[84] <= 16'sb0000000000000000;
        Delay1_reg_im[84] <= 16'sb0000000000000000;
        Delay1_reg_re[85] <= 16'sb0000000000000000;
        Delay1_reg_im[85] <= 16'sb0000000000000000;
        Delay1_reg_re[86] <= 16'sb0000000000000000;
        Delay1_reg_im[86] <= 16'sb0000000000000000;
        Delay1_reg_re[87] <= 16'sb0000000000000000;
        Delay1_reg_im[87] <= 16'sb0000000000000000;
        Delay1_reg_re[88] <= 16'sb0000000000000000;
        Delay1_reg_im[88] <= 16'sb0000000000000000;
        Delay1_reg_re[89] <= 16'sb0000000000000000;
        Delay1_reg_im[89] <= 16'sb0000000000000000;
        Delay1_reg_re[90] <= 16'sb0000000000000000;
        Delay1_reg_im[90] <= 16'sb0000000000000000;
        Delay1_reg_re[91] <= 16'sb0000000000000000;
        Delay1_reg_im[91] <= 16'sb0000000000000000;
        Delay1_reg_re[92] <= 16'sb0000000000000000;
        Delay1_reg_im[92] <= 16'sb0000000000000000;
        Delay1_reg_re[93] <= 16'sb0000000000000000;
        Delay1_reg_im[93] <= 16'sb0000000000000000;
        Delay1_reg_re[94] <= 16'sb0000000000000000;
        Delay1_reg_im[94] <= 16'sb0000000000000000;
        Delay1_reg_re[95] <= 16'sb0000000000000000;
        Delay1_reg_im[95] <= 16'sb0000000000000000;
        Delay1_reg_re[96] <= 16'sb0000000000000000;
        Delay1_reg_im[96] <= 16'sb0000000000000000;
        Delay1_reg_re[97] <= 16'sb0000000000000000;
        Delay1_reg_im[97] <= 16'sb0000000000000000;
        Delay1_reg_re[98] <= 16'sb0000000000000000;
        Delay1_reg_im[98] <= 16'sb0000000000000000;
        Delay1_reg_re[99] <= 16'sb0000000000000000;
        Delay1_reg_im[99] <= 16'sb0000000000000000;
        Delay1_reg_re[100] <= 16'sb0000000000000000;
        Delay1_reg_im[100] <= 16'sb0000000000000000;
        Delay1_reg_re[101] <= 16'sb0000000000000000;
        Delay1_reg_im[101] <= 16'sb0000000000000000;
        Delay1_reg_re[102] <= 16'sb0000000000000000;
        Delay1_reg_im[102] <= 16'sb0000000000000000;
        Delay1_reg_re[103] <= 16'sb0000000000000000;
        Delay1_reg_im[103] <= 16'sb0000000000000000;
        Delay1_reg_re[104] <= 16'sb0000000000000000;
        Delay1_reg_im[104] <= 16'sb0000000000000000;
        Delay1_reg_re[105] <= 16'sb0000000000000000;
        Delay1_reg_im[105] <= 16'sb0000000000000000;
        Delay1_reg_re[106] <= 16'sb0000000000000000;
        Delay1_reg_im[106] <= 16'sb0000000000000000;
        Delay1_reg_re[107] <= 16'sb0000000000000000;
        Delay1_reg_im[107] <= 16'sb0000000000000000;
        Delay1_reg_re[108] <= 16'sb0000000000000000;
        Delay1_reg_im[108] <= 16'sb0000000000000000;
        Delay1_reg_re[109] <= 16'sb0000000000000000;
        Delay1_reg_im[109] <= 16'sb0000000000000000;
        Delay1_reg_re[110] <= 16'sb0000000000000000;
        Delay1_reg_im[110] <= 16'sb0000000000000000;
        Delay1_reg_re[111] <= 16'sb0000000000000000;
        Delay1_reg_im[111] <= 16'sb0000000000000000;
        Delay1_reg_re[112] <= 16'sb0000000000000000;
        Delay1_reg_im[112] <= 16'sb0000000000000000;
        Delay1_reg_re[113] <= 16'sb0000000000000000;
        Delay1_reg_im[113] <= 16'sb0000000000000000;
        Delay1_reg_re[114] <= 16'sb0000000000000000;
        Delay1_reg_im[114] <= 16'sb0000000000000000;
        Delay1_reg_re[115] <= 16'sb0000000000000000;
        Delay1_reg_im[115] <= 16'sb0000000000000000;
        Delay1_reg_re[116] <= 16'sb0000000000000000;
        Delay1_reg_im[116] <= 16'sb0000000000000000;
        Delay1_reg_re[117] <= 16'sb0000000000000000;
        Delay1_reg_im[117] <= 16'sb0000000000000000;
        Delay1_reg_re[118] <= 16'sb0000000000000000;
        Delay1_reg_im[118] <= 16'sb0000000000000000;
        Delay1_reg_re[119] <= 16'sb0000000000000000;
        Delay1_reg_im[119] <= 16'sb0000000000000000;
        Delay1_reg_re[120] <= 16'sb0000000000000000;
        Delay1_reg_im[120] <= 16'sb0000000000000000;
        Delay1_reg_re[121] <= 16'sb0000000000000000;
        Delay1_reg_im[121] <= 16'sb0000000000000000;
        Delay1_reg_re[122] <= 16'sb0000000000000000;
        Delay1_reg_im[122] <= 16'sb0000000000000000;
        Delay1_reg_re[123] <= 16'sb0000000000000000;
        Delay1_reg_im[123] <= 16'sb0000000000000000;
        Delay1_reg_re[124] <= 16'sb0000000000000000;
        Delay1_reg_im[124] <= 16'sb0000000000000000;
        Delay1_reg_re[125] <= 16'sb0000000000000000;
        Delay1_reg_im[125] <= 16'sb0000000000000000;
        Delay1_reg_re[126] <= 16'sb0000000000000000;
        Delay1_reg_im[126] <= 16'sb0000000000000000;
        Delay1_reg_re[127] <= 16'sb0000000000000000;
        Delay1_reg_im[127] <= 16'sb0000000000000000;
      end
      else begin
        if (enb && ENA) begin
          Delay1_bypass_re[0] <= Delay1_bypass_next_re[0];
          Delay1_bypass_im[0] <= Delay1_bypass_next_im[0];
          Delay1_bypass_re[1] <= Delay1_bypass_next_re[1];
          Delay1_bypass_im[1] <= Delay1_bypass_next_im[1];
          Delay1_bypass_re[2] <= Delay1_bypass_next_re[2];
          Delay1_bypass_im[2] <= Delay1_bypass_next_im[2];
          Delay1_bypass_re[3] <= Delay1_bypass_next_re[3];
          Delay1_bypass_im[3] <= Delay1_bypass_next_im[3];
          Delay1_bypass_re[4] <= Delay1_bypass_next_re[4];
          Delay1_bypass_im[4] <= Delay1_bypass_next_im[4];
          Delay1_bypass_re[5] <= Delay1_bypass_next_re[5];
          Delay1_bypass_im[5] <= Delay1_bypass_next_im[5];
          Delay1_bypass_re[6] <= Delay1_bypass_next_re[6];
          Delay1_bypass_im[6] <= Delay1_bypass_next_im[6];
          Delay1_bypass_re[7] <= Delay1_bypass_next_re[7];
          Delay1_bypass_im[7] <= Delay1_bypass_next_im[7];
          Delay1_bypass_re[8] <= Delay1_bypass_next_re[8];
          Delay1_bypass_im[8] <= Delay1_bypass_next_im[8];
          Delay1_bypass_re[9] <= Delay1_bypass_next_re[9];
          Delay1_bypass_im[9] <= Delay1_bypass_next_im[9];
          Delay1_bypass_re[10] <= Delay1_bypass_next_re[10];
          Delay1_bypass_im[10] <= Delay1_bypass_next_im[10];
          Delay1_bypass_re[11] <= Delay1_bypass_next_re[11];
          Delay1_bypass_im[11] <= Delay1_bypass_next_im[11];
          Delay1_bypass_re[12] <= Delay1_bypass_next_re[12];
          Delay1_bypass_im[12] <= Delay1_bypass_next_im[12];
          Delay1_bypass_re[13] <= Delay1_bypass_next_re[13];
          Delay1_bypass_im[13] <= Delay1_bypass_next_im[13];
          Delay1_bypass_re[14] <= Delay1_bypass_next_re[14];
          Delay1_bypass_im[14] <= Delay1_bypass_next_im[14];
          Delay1_bypass_re[15] <= Delay1_bypass_next_re[15];
          Delay1_bypass_im[15] <= Delay1_bypass_next_im[15];
          Delay1_bypass_re[16] <= Delay1_bypass_next_re[16];
          Delay1_bypass_im[16] <= Delay1_bypass_next_im[16];
          Delay1_bypass_re[17] <= Delay1_bypass_next_re[17];
          Delay1_bypass_im[17] <= Delay1_bypass_next_im[17];
          Delay1_bypass_re[18] <= Delay1_bypass_next_re[18];
          Delay1_bypass_im[18] <= Delay1_bypass_next_im[18];
          Delay1_bypass_re[19] <= Delay1_bypass_next_re[19];
          Delay1_bypass_im[19] <= Delay1_bypass_next_im[19];
          Delay1_bypass_re[20] <= Delay1_bypass_next_re[20];
          Delay1_bypass_im[20] <= Delay1_bypass_next_im[20];
          Delay1_bypass_re[21] <= Delay1_bypass_next_re[21];
          Delay1_bypass_im[21] <= Delay1_bypass_next_im[21];
          Delay1_bypass_re[22] <= Delay1_bypass_next_re[22];
          Delay1_bypass_im[22] <= Delay1_bypass_next_im[22];
          Delay1_bypass_re[23] <= Delay1_bypass_next_re[23];
          Delay1_bypass_im[23] <= Delay1_bypass_next_im[23];
          Delay1_bypass_re[24] <= Delay1_bypass_next_re[24];
          Delay1_bypass_im[24] <= Delay1_bypass_next_im[24];
          Delay1_bypass_re[25] <= Delay1_bypass_next_re[25];
          Delay1_bypass_im[25] <= Delay1_bypass_next_im[25];
          Delay1_bypass_re[26] <= Delay1_bypass_next_re[26];
          Delay1_bypass_im[26] <= Delay1_bypass_next_im[26];
          Delay1_bypass_re[27] <= Delay1_bypass_next_re[27];
          Delay1_bypass_im[27] <= Delay1_bypass_next_im[27];
          Delay1_bypass_re[28] <= Delay1_bypass_next_re[28];
          Delay1_bypass_im[28] <= Delay1_bypass_next_im[28];
          Delay1_bypass_re[29] <= Delay1_bypass_next_re[29];
          Delay1_bypass_im[29] <= Delay1_bypass_next_im[29];
          Delay1_bypass_re[30] <= Delay1_bypass_next_re[30];
          Delay1_bypass_im[30] <= Delay1_bypass_next_im[30];
          Delay1_bypass_re[31] <= Delay1_bypass_next_re[31];
          Delay1_bypass_im[31] <= Delay1_bypass_next_im[31];
          Delay1_bypass_re[32] <= Delay1_bypass_next_re[32];
          Delay1_bypass_im[32] <= Delay1_bypass_next_im[32];
          Delay1_bypass_re[33] <= Delay1_bypass_next_re[33];
          Delay1_bypass_im[33] <= Delay1_bypass_next_im[33];
          Delay1_bypass_re[34] <= Delay1_bypass_next_re[34];
          Delay1_bypass_im[34] <= Delay1_bypass_next_im[34];
          Delay1_bypass_re[35] <= Delay1_bypass_next_re[35];
          Delay1_bypass_im[35] <= Delay1_bypass_next_im[35];
          Delay1_bypass_re[36] <= Delay1_bypass_next_re[36];
          Delay1_bypass_im[36] <= Delay1_bypass_next_im[36];
          Delay1_bypass_re[37] <= Delay1_bypass_next_re[37];
          Delay1_bypass_im[37] <= Delay1_bypass_next_im[37];
          Delay1_bypass_re[38] <= Delay1_bypass_next_re[38];
          Delay1_bypass_im[38] <= Delay1_bypass_next_im[38];
          Delay1_bypass_re[39] <= Delay1_bypass_next_re[39];
          Delay1_bypass_im[39] <= Delay1_bypass_next_im[39];
          Delay1_bypass_re[40] <= Delay1_bypass_next_re[40];
          Delay1_bypass_im[40] <= Delay1_bypass_next_im[40];
          Delay1_bypass_re[41] <= Delay1_bypass_next_re[41];
          Delay1_bypass_im[41] <= Delay1_bypass_next_im[41];
          Delay1_bypass_re[42] <= Delay1_bypass_next_re[42];
          Delay1_bypass_im[42] <= Delay1_bypass_next_im[42];
          Delay1_bypass_re[43] <= Delay1_bypass_next_re[43];
          Delay1_bypass_im[43] <= Delay1_bypass_next_im[43];
          Delay1_bypass_re[44] <= Delay1_bypass_next_re[44];
          Delay1_bypass_im[44] <= Delay1_bypass_next_im[44];
          Delay1_bypass_re[45] <= Delay1_bypass_next_re[45];
          Delay1_bypass_im[45] <= Delay1_bypass_next_im[45];
          Delay1_bypass_re[46] <= Delay1_bypass_next_re[46];
          Delay1_bypass_im[46] <= Delay1_bypass_next_im[46];
          Delay1_bypass_re[47] <= Delay1_bypass_next_re[47];
          Delay1_bypass_im[47] <= Delay1_bypass_next_im[47];
          Delay1_bypass_re[48] <= Delay1_bypass_next_re[48];
          Delay1_bypass_im[48] <= Delay1_bypass_next_im[48];
          Delay1_bypass_re[49] <= Delay1_bypass_next_re[49];
          Delay1_bypass_im[49] <= Delay1_bypass_next_im[49];
          Delay1_bypass_re[50] <= Delay1_bypass_next_re[50];
          Delay1_bypass_im[50] <= Delay1_bypass_next_im[50];
          Delay1_bypass_re[51] <= Delay1_bypass_next_re[51];
          Delay1_bypass_im[51] <= Delay1_bypass_next_im[51];
          Delay1_bypass_re[52] <= Delay1_bypass_next_re[52];
          Delay1_bypass_im[52] <= Delay1_bypass_next_im[52];
          Delay1_bypass_re[53] <= Delay1_bypass_next_re[53];
          Delay1_bypass_im[53] <= Delay1_bypass_next_im[53];
          Delay1_bypass_re[54] <= Delay1_bypass_next_re[54];
          Delay1_bypass_im[54] <= Delay1_bypass_next_im[54];
          Delay1_bypass_re[55] <= Delay1_bypass_next_re[55];
          Delay1_bypass_im[55] <= Delay1_bypass_next_im[55];
          Delay1_bypass_re[56] <= Delay1_bypass_next_re[56];
          Delay1_bypass_im[56] <= Delay1_bypass_next_im[56];
          Delay1_bypass_re[57] <= Delay1_bypass_next_re[57];
          Delay1_bypass_im[57] <= Delay1_bypass_next_im[57];
          Delay1_bypass_re[58] <= Delay1_bypass_next_re[58];
          Delay1_bypass_im[58] <= Delay1_bypass_next_im[58];
          Delay1_bypass_re[59] <= Delay1_bypass_next_re[59];
          Delay1_bypass_im[59] <= Delay1_bypass_next_im[59];
          Delay1_bypass_re[60] <= Delay1_bypass_next_re[60];
          Delay1_bypass_im[60] <= Delay1_bypass_next_im[60];
          Delay1_bypass_re[61] <= Delay1_bypass_next_re[61];
          Delay1_bypass_im[61] <= Delay1_bypass_next_im[61];
          Delay1_bypass_re[62] <= Delay1_bypass_next_re[62];
          Delay1_bypass_im[62] <= Delay1_bypass_next_im[62];
          Delay1_bypass_re[63] <= Delay1_bypass_next_re[63];
          Delay1_bypass_im[63] <= Delay1_bypass_next_im[63];
          Delay1_bypass_re[64] <= Delay1_bypass_next_re[64];
          Delay1_bypass_im[64] <= Delay1_bypass_next_im[64];
          Delay1_bypass_re[65] <= Delay1_bypass_next_re[65];
          Delay1_bypass_im[65] <= Delay1_bypass_next_im[65];
          Delay1_bypass_re[66] <= Delay1_bypass_next_re[66];
          Delay1_bypass_im[66] <= Delay1_bypass_next_im[66];
          Delay1_bypass_re[67] <= Delay1_bypass_next_re[67];
          Delay1_bypass_im[67] <= Delay1_bypass_next_im[67];
          Delay1_bypass_re[68] <= Delay1_bypass_next_re[68];
          Delay1_bypass_im[68] <= Delay1_bypass_next_im[68];
          Delay1_bypass_re[69] <= Delay1_bypass_next_re[69];
          Delay1_bypass_im[69] <= Delay1_bypass_next_im[69];
          Delay1_bypass_re[70] <= Delay1_bypass_next_re[70];
          Delay1_bypass_im[70] <= Delay1_bypass_next_im[70];
          Delay1_bypass_re[71] <= Delay1_bypass_next_re[71];
          Delay1_bypass_im[71] <= Delay1_bypass_next_im[71];
          Delay1_bypass_re[72] <= Delay1_bypass_next_re[72];
          Delay1_bypass_im[72] <= Delay1_bypass_next_im[72];
          Delay1_bypass_re[73] <= Delay1_bypass_next_re[73];
          Delay1_bypass_im[73] <= Delay1_bypass_next_im[73];
          Delay1_bypass_re[74] <= Delay1_bypass_next_re[74];
          Delay1_bypass_im[74] <= Delay1_bypass_next_im[74];
          Delay1_bypass_re[75] <= Delay1_bypass_next_re[75];
          Delay1_bypass_im[75] <= Delay1_bypass_next_im[75];
          Delay1_bypass_re[76] <= Delay1_bypass_next_re[76];
          Delay1_bypass_im[76] <= Delay1_bypass_next_im[76];
          Delay1_bypass_re[77] <= Delay1_bypass_next_re[77];
          Delay1_bypass_im[77] <= Delay1_bypass_next_im[77];
          Delay1_bypass_re[78] <= Delay1_bypass_next_re[78];
          Delay1_bypass_im[78] <= Delay1_bypass_next_im[78];
          Delay1_bypass_re[79] <= Delay1_bypass_next_re[79];
          Delay1_bypass_im[79] <= Delay1_bypass_next_im[79];
          Delay1_bypass_re[80] <= Delay1_bypass_next_re[80];
          Delay1_bypass_im[80] <= Delay1_bypass_next_im[80];
          Delay1_bypass_re[81] <= Delay1_bypass_next_re[81];
          Delay1_bypass_im[81] <= Delay1_bypass_next_im[81];
          Delay1_bypass_re[82] <= Delay1_bypass_next_re[82];
          Delay1_bypass_im[82] <= Delay1_bypass_next_im[82];
          Delay1_bypass_re[83] <= Delay1_bypass_next_re[83];
          Delay1_bypass_im[83] <= Delay1_bypass_next_im[83];
          Delay1_bypass_re[84] <= Delay1_bypass_next_re[84];
          Delay1_bypass_im[84] <= Delay1_bypass_next_im[84];
          Delay1_bypass_re[85] <= Delay1_bypass_next_re[85];
          Delay1_bypass_im[85] <= Delay1_bypass_next_im[85];
          Delay1_bypass_re[86] <= Delay1_bypass_next_re[86];
          Delay1_bypass_im[86] <= Delay1_bypass_next_im[86];
          Delay1_bypass_re[87] <= Delay1_bypass_next_re[87];
          Delay1_bypass_im[87] <= Delay1_bypass_next_im[87];
          Delay1_bypass_re[88] <= Delay1_bypass_next_re[88];
          Delay1_bypass_im[88] <= Delay1_bypass_next_im[88];
          Delay1_bypass_re[89] <= Delay1_bypass_next_re[89];
          Delay1_bypass_im[89] <= Delay1_bypass_next_im[89];
          Delay1_bypass_re[90] <= Delay1_bypass_next_re[90];
          Delay1_bypass_im[90] <= Delay1_bypass_next_im[90];
          Delay1_bypass_re[91] <= Delay1_bypass_next_re[91];
          Delay1_bypass_im[91] <= Delay1_bypass_next_im[91];
          Delay1_bypass_re[92] <= Delay1_bypass_next_re[92];
          Delay1_bypass_im[92] <= Delay1_bypass_next_im[92];
          Delay1_bypass_re[93] <= Delay1_bypass_next_re[93];
          Delay1_bypass_im[93] <= Delay1_bypass_next_im[93];
          Delay1_bypass_re[94] <= Delay1_bypass_next_re[94];
          Delay1_bypass_im[94] <= Delay1_bypass_next_im[94];
          Delay1_bypass_re[95] <= Delay1_bypass_next_re[95];
          Delay1_bypass_im[95] <= Delay1_bypass_next_im[95];
          Delay1_bypass_re[96] <= Delay1_bypass_next_re[96];
          Delay1_bypass_im[96] <= Delay1_bypass_next_im[96];
          Delay1_bypass_re[97] <= Delay1_bypass_next_re[97];
          Delay1_bypass_im[97] <= Delay1_bypass_next_im[97];
          Delay1_bypass_re[98] <= Delay1_bypass_next_re[98];
          Delay1_bypass_im[98] <= Delay1_bypass_next_im[98];
          Delay1_bypass_re[99] <= Delay1_bypass_next_re[99];
          Delay1_bypass_im[99] <= Delay1_bypass_next_im[99];
          Delay1_bypass_re[100] <= Delay1_bypass_next_re[100];
          Delay1_bypass_im[100] <= Delay1_bypass_next_im[100];
          Delay1_bypass_re[101] <= Delay1_bypass_next_re[101];
          Delay1_bypass_im[101] <= Delay1_bypass_next_im[101];
          Delay1_bypass_re[102] <= Delay1_bypass_next_re[102];
          Delay1_bypass_im[102] <= Delay1_bypass_next_im[102];
          Delay1_bypass_re[103] <= Delay1_bypass_next_re[103];
          Delay1_bypass_im[103] <= Delay1_bypass_next_im[103];
          Delay1_bypass_re[104] <= Delay1_bypass_next_re[104];
          Delay1_bypass_im[104] <= Delay1_bypass_next_im[104];
          Delay1_bypass_re[105] <= Delay1_bypass_next_re[105];
          Delay1_bypass_im[105] <= Delay1_bypass_next_im[105];
          Delay1_bypass_re[106] <= Delay1_bypass_next_re[106];
          Delay1_bypass_im[106] <= Delay1_bypass_next_im[106];
          Delay1_bypass_re[107] <= Delay1_bypass_next_re[107];
          Delay1_bypass_im[107] <= Delay1_bypass_next_im[107];
          Delay1_bypass_re[108] <= Delay1_bypass_next_re[108];
          Delay1_bypass_im[108] <= Delay1_bypass_next_im[108];
          Delay1_bypass_re[109] <= Delay1_bypass_next_re[109];
          Delay1_bypass_im[109] <= Delay1_bypass_next_im[109];
          Delay1_bypass_re[110] <= Delay1_bypass_next_re[110];
          Delay1_bypass_im[110] <= Delay1_bypass_next_im[110];
          Delay1_bypass_re[111] <= Delay1_bypass_next_re[111];
          Delay1_bypass_im[111] <= Delay1_bypass_next_im[111];
          Delay1_bypass_re[112] <= Delay1_bypass_next_re[112];
          Delay1_bypass_im[112] <= Delay1_bypass_next_im[112];
          Delay1_bypass_re[113] <= Delay1_bypass_next_re[113];
          Delay1_bypass_im[113] <= Delay1_bypass_next_im[113];
          Delay1_bypass_re[114] <= Delay1_bypass_next_re[114];
          Delay1_bypass_im[114] <= Delay1_bypass_next_im[114];
          Delay1_bypass_re[115] <= Delay1_bypass_next_re[115];
          Delay1_bypass_im[115] <= Delay1_bypass_next_im[115];
          Delay1_bypass_re[116] <= Delay1_bypass_next_re[116];
          Delay1_bypass_im[116] <= Delay1_bypass_next_im[116];
          Delay1_bypass_re[117] <= Delay1_bypass_next_re[117];
          Delay1_bypass_im[117] <= Delay1_bypass_next_im[117];
          Delay1_bypass_re[118] <= Delay1_bypass_next_re[118];
          Delay1_bypass_im[118] <= Delay1_bypass_next_im[118];
          Delay1_bypass_re[119] <= Delay1_bypass_next_re[119];
          Delay1_bypass_im[119] <= Delay1_bypass_next_im[119];
          Delay1_bypass_re[120] <= Delay1_bypass_next_re[120];
          Delay1_bypass_im[120] <= Delay1_bypass_next_im[120];
          Delay1_bypass_re[121] <= Delay1_bypass_next_re[121];
          Delay1_bypass_im[121] <= Delay1_bypass_next_im[121];
          Delay1_bypass_re[122] <= Delay1_bypass_next_re[122];
          Delay1_bypass_im[122] <= Delay1_bypass_next_im[122];
          Delay1_bypass_re[123] <= Delay1_bypass_next_re[123];
          Delay1_bypass_im[123] <= Delay1_bypass_next_im[123];
          Delay1_bypass_re[124] <= Delay1_bypass_next_re[124];
          Delay1_bypass_im[124] <= Delay1_bypass_next_im[124];
          Delay1_bypass_re[125] <= Delay1_bypass_next_re[125];
          Delay1_bypass_im[125] <= Delay1_bypass_next_im[125];
          Delay1_bypass_re[126] <= Delay1_bypass_next_re[126];
          Delay1_bypass_im[126] <= Delay1_bypass_next_im[126];
          Delay1_bypass_re[127] <= Delay1_bypass_next_re[127];
          Delay1_bypass_im[127] <= Delay1_bypass_next_im[127];
          Delay1_reg_re[0] <= Delay1_reg_next_re[0];
          Delay1_reg_im[0] <= Delay1_reg_next_im[0];
          Delay1_reg_re[1] <= Delay1_reg_next_re[1];
          Delay1_reg_im[1] <= Delay1_reg_next_im[1];
          Delay1_reg_re[2] <= Delay1_reg_next_re[2];
          Delay1_reg_im[2] <= Delay1_reg_next_im[2];
          Delay1_reg_re[3] <= Delay1_reg_next_re[3];
          Delay1_reg_im[3] <= Delay1_reg_next_im[3];
          Delay1_reg_re[4] <= Delay1_reg_next_re[4];
          Delay1_reg_im[4] <= Delay1_reg_next_im[4];
          Delay1_reg_re[5] <= Delay1_reg_next_re[5];
          Delay1_reg_im[5] <= Delay1_reg_next_im[5];
          Delay1_reg_re[6] <= Delay1_reg_next_re[6];
          Delay1_reg_im[6] <= Delay1_reg_next_im[6];
          Delay1_reg_re[7] <= Delay1_reg_next_re[7];
          Delay1_reg_im[7] <= Delay1_reg_next_im[7];
          Delay1_reg_re[8] <= Delay1_reg_next_re[8];
          Delay1_reg_im[8] <= Delay1_reg_next_im[8];
          Delay1_reg_re[9] <= Delay1_reg_next_re[9];
          Delay1_reg_im[9] <= Delay1_reg_next_im[9];
          Delay1_reg_re[10] <= Delay1_reg_next_re[10];
          Delay1_reg_im[10] <= Delay1_reg_next_im[10];
          Delay1_reg_re[11] <= Delay1_reg_next_re[11];
          Delay1_reg_im[11] <= Delay1_reg_next_im[11];
          Delay1_reg_re[12] <= Delay1_reg_next_re[12];
          Delay1_reg_im[12] <= Delay1_reg_next_im[12];
          Delay1_reg_re[13] <= Delay1_reg_next_re[13];
          Delay1_reg_im[13] <= Delay1_reg_next_im[13];
          Delay1_reg_re[14] <= Delay1_reg_next_re[14];
          Delay1_reg_im[14] <= Delay1_reg_next_im[14];
          Delay1_reg_re[15] <= Delay1_reg_next_re[15];
          Delay1_reg_im[15] <= Delay1_reg_next_im[15];
          Delay1_reg_re[16] <= Delay1_reg_next_re[16];
          Delay1_reg_im[16] <= Delay1_reg_next_im[16];
          Delay1_reg_re[17] <= Delay1_reg_next_re[17];
          Delay1_reg_im[17] <= Delay1_reg_next_im[17];
          Delay1_reg_re[18] <= Delay1_reg_next_re[18];
          Delay1_reg_im[18] <= Delay1_reg_next_im[18];
          Delay1_reg_re[19] <= Delay1_reg_next_re[19];
          Delay1_reg_im[19] <= Delay1_reg_next_im[19];
          Delay1_reg_re[20] <= Delay1_reg_next_re[20];
          Delay1_reg_im[20] <= Delay1_reg_next_im[20];
          Delay1_reg_re[21] <= Delay1_reg_next_re[21];
          Delay1_reg_im[21] <= Delay1_reg_next_im[21];
          Delay1_reg_re[22] <= Delay1_reg_next_re[22];
          Delay1_reg_im[22] <= Delay1_reg_next_im[22];
          Delay1_reg_re[23] <= Delay1_reg_next_re[23];
          Delay1_reg_im[23] <= Delay1_reg_next_im[23];
          Delay1_reg_re[24] <= Delay1_reg_next_re[24];
          Delay1_reg_im[24] <= Delay1_reg_next_im[24];
          Delay1_reg_re[25] <= Delay1_reg_next_re[25];
          Delay1_reg_im[25] <= Delay1_reg_next_im[25];
          Delay1_reg_re[26] <= Delay1_reg_next_re[26];
          Delay1_reg_im[26] <= Delay1_reg_next_im[26];
          Delay1_reg_re[27] <= Delay1_reg_next_re[27];
          Delay1_reg_im[27] <= Delay1_reg_next_im[27];
          Delay1_reg_re[28] <= Delay1_reg_next_re[28];
          Delay1_reg_im[28] <= Delay1_reg_next_im[28];
          Delay1_reg_re[29] <= Delay1_reg_next_re[29];
          Delay1_reg_im[29] <= Delay1_reg_next_im[29];
          Delay1_reg_re[30] <= Delay1_reg_next_re[30];
          Delay1_reg_im[30] <= Delay1_reg_next_im[30];
          Delay1_reg_re[31] <= Delay1_reg_next_re[31];
          Delay1_reg_im[31] <= Delay1_reg_next_im[31];
          Delay1_reg_re[32] <= Delay1_reg_next_re[32];
          Delay1_reg_im[32] <= Delay1_reg_next_im[32];
          Delay1_reg_re[33] <= Delay1_reg_next_re[33];
          Delay1_reg_im[33] <= Delay1_reg_next_im[33];
          Delay1_reg_re[34] <= Delay1_reg_next_re[34];
          Delay1_reg_im[34] <= Delay1_reg_next_im[34];
          Delay1_reg_re[35] <= Delay1_reg_next_re[35];
          Delay1_reg_im[35] <= Delay1_reg_next_im[35];
          Delay1_reg_re[36] <= Delay1_reg_next_re[36];
          Delay1_reg_im[36] <= Delay1_reg_next_im[36];
          Delay1_reg_re[37] <= Delay1_reg_next_re[37];
          Delay1_reg_im[37] <= Delay1_reg_next_im[37];
          Delay1_reg_re[38] <= Delay1_reg_next_re[38];
          Delay1_reg_im[38] <= Delay1_reg_next_im[38];
          Delay1_reg_re[39] <= Delay1_reg_next_re[39];
          Delay1_reg_im[39] <= Delay1_reg_next_im[39];
          Delay1_reg_re[40] <= Delay1_reg_next_re[40];
          Delay1_reg_im[40] <= Delay1_reg_next_im[40];
          Delay1_reg_re[41] <= Delay1_reg_next_re[41];
          Delay1_reg_im[41] <= Delay1_reg_next_im[41];
          Delay1_reg_re[42] <= Delay1_reg_next_re[42];
          Delay1_reg_im[42] <= Delay1_reg_next_im[42];
          Delay1_reg_re[43] <= Delay1_reg_next_re[43];
          Delay1_reg_im[43] <= Delay1_reg_next_im[43];
          Delay1_reg_re[44] <= Delay1_reg_next_re[44];
          Delay1_reg_im[44] <= Delay1_reg_next_im[44];
          Delay1_reg_re[45] <= Delay1_reg_next_re[45];
          Delay1_reg_im[45] <= Delay1_reg_next_im[45];
          Delay1_reg_re[46] <= Delay1_reg_next_re[46];
          Delay1_reg_im[46] <= Delay1_reg_next_im[46];
          Delay1_reg_re[47] <= Delay1_reg_next_re[47];
          Delay1_reg_im[47] <= Delay1_reg_next_im[47];
          Delay1_reg_re[48] <= Delay1_reg_next_re[48];
          Delay1_reg_im[48] <= Delay1_reg_next_im[48];
          Delay1_reg_re[49] <= Delay1_reg_next_re[49];
          Delay1_reg_im[49] <= Delay1_reg_next_im[49];
          Delay1_reg_re[50] <= Delay1_reg_next_re[50];
          Delay1_reg_im[50] <= Delay1_reg_next_im[50];
          Delay1_reg_re[51] <= Delay1_reg_next_re[51];
          Delay1_reg_im[51] <= Delay1_reg_next_im[51];
          Delay1_reg_re[52] <= Delay1_reg_next_re[52];
          Delay1_reg_im[52] <= Delay1_reg_next_im[52];
          Delay1_reg_re[53] <= Delay1_reg_next_re[53];
          Delay1_reg_im[53] <= Delay1_reg_next_im[53];
          Delay1_reg_re[54] <= Delay1_reg_next_re[54];
          Delay1_reg_im[54] <= Delay1_reg_next_im[54];
          Delay1_reg_re[55] <= Delay1_reg_next_re[55];
          Delay1_reg_im[55] <= Delay1_reg_next_im[55];
          Delay1_reg_re[56] <= Delay1_reg_next_re[56];
          Delay1_reg_im[56] <= Delay1_reg_next_im[56];
          Delay1_reg_re[57] <= Delay1_reg_next_re[57];
          Delay1_reg_im[57] <= Delay1_reg_next_im[57];
          Delay1_reg_re[58] <= Delay1_reg_next_re[58];
          Delay1_reg_im[58] <= Delay1_reg_next_im[58];
          Delay1_reg_re[59] <= Delay1_reg_next_re[59];
          Delay1_reg_im[59] <= Delay1_reg_next_im[59];
          Delay1_reg_re[60] <= Delay1_reg_next_re[60];
          Delay1_reg_im[60] <= Delay1_reg_next_im[60];
          Delay1_reg_re[61] <= Delay1_reg_next_re[61];
          Delay1_reg_im[61] <= Delay1_reg_next_im[61];
          Delay1_reg_re[62] <= Delay1_reg_next_re[62];
          Delay1_reg_im[62] <= Delay1_reg_next_im[62];
          Delay1_reg_re[63] <= Delay1_reg_next_re[63];
          Delay1_reg_im[63] <= Delay1_reg_next_im[63];
          Delay1_reg_re[64] <= Delay1_reg_next_re[64];
          Delay1_reg_im[64] <= Delay1_reg_next_im[64];
          Delay1_reg_re[65] <= Delay1_reg_next_re[65];
          Delay1_reg_im[65] <= Delay1_reg_next_im[65];
          Delay1_reg_re[66] <= Delay1_reg_next_re[66];
          Delay1_reg_im[66] <= Delay1_reg_next_im[66];
          Delay1_reg_re[67] <= Delay1_reg_next_re[67];
          Delay1_reg_im[67] <= Delay1_reg_next_im[67];
          Delay1_reg_re[68] <= Delay1_reg_next_re[68];
          Delay1_reg_im[68] <= Delay1_reg_next_im[68];
          Delay1_reg_re[69] <= Delay1_reg_next_re[69];
          Delay1_reg_im[69] <= Delay1_reg_next_im[69];
          Delay1_reg_re[70] <= Delay1_reg_next_re[70];
          Delay1_reg_im[70] <= Delay1_reg_next_im[70];
          Delay1_reg_re[71] <= Delay1_reg_next_re[71];
          Delay1_reg_im[71] <= Delay1_reg_next_im[71];
          Delay1_reg_re[72] <= Delay1_reg_next_re[72];
          Delay1_reg_im[72] <= Delay1_reg_next_im[72];
          Delay1_reg_re[73] <= Delay1_reg_next_re[73];
          Delay1_reg_im[73] <= Delay1_reg_next_im[73];
          Delay1_reg_re[74] <= Delay1_reg_next_re[74];
          Delay1_reg_im[74] <= Delay1_reg_next_im[74];
          Delay1_reg_re[75] <= Delay1_reg_next_re[75];
          Delay1_reg_im[75] <= Delay1_reg_next_im[75];
          Delay1_reg_re[76] <= Delay1_reg_next_re[76];
          Delay1_reg_im[76] <= Delay1_reg_next_im[76];
          Delay1_reg_re[77] <= Delay1_reg_next_re[77];
          Delay1_reg_im[77] <= Delay1_reg_next_im[77];
          Delay1_reg_re[78] <= Delay1_reg_next_re[78];
          Delay1_reg_im[78] <= Delay1_reg_next_im[78];
          Delay1_reg_re[79] <= Delay1_reg_next_re[79];
          Delay1_reg_im[79] <= Delay1_reg_next_im[79];
          Delay1_reg_re[80] <= Delay1_reg_next_re[80];
          Delay1_reg_im[80] <= Delay1_reg_next_im[80];
          Delay1_reg_re[81] <= Delay1_reg_next_re[81];
          Delay1_reg_im[81] <= Delay1_reg_next_im[81];
          Delay1_reg_re[82] <= Delay1_reg_next_re[82];
          Delay1_reg_im[82] <= Delay1_reg_next_im[82];
          Delay1_reg_re[83] <= Delay1_reg_next_re[83];
          Delay1_reg_im[83] <= Delay1_reg_next_im[83];
          Delay1_reg_re[84] <= Delay1_reg_next_re[84];
          Delay1_reg_im[84] <= Delay1_reg_next_im[84];
          Delay1_reg_re[85] <= Delay1_reg_next_re[85];
          Delay1_reg_im[85] <= Delay1_reg_next_im[85];
          Delay1_reg_re[86] <= Delay1_reg_next_re[86];
          Delay1_reg_im[86] <= Delay1_reg_next_im[86];
          Delay1_reg_re[87] <= Delay1_reg_next_re[87];
          Delay1_reg_im[87] <= Delay1_reg_next_im[87];
          Delay1_reg_re[88] <= Delay1_reg_next_re[88];
          Delay1_reg_im[88] <= Delay1_reg_next_im[88];
          Delay1_reg_re[89] <= Delay1_reg_next_re[89];
          Delay1_reg_im[89] <= Delay1_reg_next_im[89];
          Delay1_reg_re[90] <= Delay1_reg_next_re[90];
          Delay1_reg_im[90] <= Delay1_reg_next_im[90];
          Delay1_reg_re[91] <= Delay1_reg_next_re[91];
          Delay1_reg_im[91] <= Delay1_reg_next_im[91];
          Delay1_reg_re[92] <= Delay1_reg_next_re[92];
          Delay1_reg_im[92] <= Delay1_reg_next_im[92];
          Delay1_reg_re[93] <= Delay1_reg_next_re[93];
          Delay1_reg_im[93] <= Delay1_reg_next_im[93];
          Delay1_reg_re[94] <= Delay1_reg_next_re[94];
          Delay1_reg_im[94] <= Delay1_reg_next_im[94];
          Delay1_reg_re[95] <= Delay1_reg_next_re[95];
          Delay1_reg_im[95] <= Delay1_reg_next_im[95];
          Delay1_reg_re[96] <= Delay1_reg_next_re[96];
          Delay1_reg_im[96] <= Delay1_reg_next_im[96];
          Delay1_reg_re[97] <= Delay1_reg_next_re[97];
          Delay1_reg_im[97] <= Delay1_reg_next_im[97];
          Delay1_reg_re[98] <= Delay1_reg_next_re[98];
          Delay1_reg_im[98] <= Delay1_reg_next_im[98];
          Delay1_reg_re[99] <= Delay1_reg_next_re[99];
          Delay1_reg_im[99] <= Delay1_reg_next_im[99];
          Delay1_reg_re[100] <= Delay1_reg_next_re[100];
          Delay1_reg_im[100] <= Delay1_reg_next_im[100];
          Delay1_reg_re[101] <= Delay1_reg_next_re[101];
          Delay1_reg_im[101] <= Delay1_reg_next_im[101];
          Delay1_reg_re[102] <= Delay1_reg_next_re[102];
          Delay1_reg_im[102] <= Delay1_reg_next_im[102];
          Delay1_reg_re[103] <= Delay1_reg_next_re[103];
          Delay1_reg_im[103] <= Delay1_reg_next_im[103];
          Delay1_reg_re[104] <= Delay1_reg_next_re[104];
          Delay1_reg_im[104] <= Delay1_reg_next_im[104];
          Delay1_reg_re[105] <= Delay1_reg_next_re[105];
          Delay1_reg_im[105] <= Delay1_reg_next_im[105];
          Delay1_reg_re[106] <= Delay1_reg_next_re[106];
          Delay1_reg_im[106] <= Delay1_reg_next_im[106];
          Delay1_reg_re[107] <= Delay1_reg_next_re[107];
          Delay1_reg_im[107] <= Delay1_reg_next_im[107];
          Delay1_reg_re[108] <= Delay1_reg_next_re[108];
          Delay1_reg_im[108] <= Delay1_reg_next_im[108];
          Delay1_reg_re[109] <= Delay1_reg_next_re[109];
          Delay1_reg_im[109] <= Delay1_reg_next_im[109];
          Delay1_reg_re[110] <= Delay1_reg_next_re[110];
          Delay1_reg_im[110] <= Delay1_reg_next_im[110];
          Delay1_reg_re[111] <= Delay1_reg_next_re[111];
          Delay1_reg_im[111] <= Delay1_reg_next_im[111];
          Delay1_reg_re[112] <= Delay1_reg_next_re[112];
          Delay1_reg_im[112] <= Delay1_reg_next_im[112];
          Delay1_reg_re[113] <= Delay1_reg_next_re[113];
          Delay1_reg_im[113] <= Delay1_reg_next_im[113];
          Delay1_reg_re[114] <= Delay1_reg_next_re[114];
          Delay1_reg_im[114] <= Delay1_reg_next_im[114];
          Delay1_reg_re[115] <= Delay1_reg_next_re[115];
          Delay1_reg_im[115] <= Delay1_reg_next_im[115];
          Delay1_reg_re[116] <= Delay1_reg_next_re[116];
          Delay1_reg_im[116] <= Delay1_reg_next_im[116];
          Delay1_reg_re[117] <= Delay1_reg_next_re[117];
          Delay1_reg_im[117] <= Delay1_reg_next_im[117];
          Delay1_reg_re[118] <= Delay1_reg_next_re[118];
          Delay1_reg_im[118] <= Delay1_reg_next_im[118];
          Delay1_reg_re[119] <= Delay1_reg_next_re[119];
          Delay1_reg_im[119] <= Delay1_reg_next_im[119];
          Delay1_reg_re[120] <= Delay1_reg_next_re[120];
          Delay1_reg_im[120] <= Delay1_reg_next_im[120];
          Delay1_reg_re[121] <= Delay1_reg_next_re[121];
          Delay1_reg_im[121] <= Delay1_reg_next_im[121];
          Delay1_reg_re[122] <= Delay1_reg_next_re[122];
          Delay1_reg_im[122] <= Delay1_reg_next_im[122];
          Delay1_reg_re[123] <= Delay1_reg_next_re[123];
          Delay1_reg_im[123] <= Delay1_reg_next_im[123];
          Delay1_reg_re[124] <= Delay1_reg_next_re[124];
          Delay1_reg_im[124] <= Delay1_reg_next_im[124];
          Delay1_reg_re[125] <= Delay1_reg_next_re[125];
          Delay1_reg_im[125] <= Delay1_reg_next_im[125];
          Delay1_reg_re[126] <= Delay1_reg_next_re[126];
          Delay1_reg_im[126] <= Delay1_reg_next_im[126];
          Delay1_reg_re[127] <= Delay1_reg_next_re[127];
          Delay1_reg_im[127] <= Delay1_reg_next_im[127];
        end
      end
    end

  assign delayTapWire_re[0] = (ENA == 1'b1 ? DATA_B_re :
              Delay1_reg_re[0]);
  assign delayTapWire_re[1] = (ENA == 1'b1 ? Delay1_reg_re[0] :
              Delay1_bypass_re[0]);
  assign delayTapWire_re[2] = (ENA == 1'b1 ? Delay1_reg_re[1] :
              Delay1_bypass_re[1]);
  assign delayTapWire_re[3] = (ENA == 1'b1 ? Delay1_reg_re[2] :
              Delay1_bypass_re[2]);
  assign delayTapWire_re[4] = (ENA == 1'b1 ? Delay1_reg_re[3] :
              Delay1_bypass_re[3]);
  assign delayTapWire_re[5] = (ENA == 1'b1 ? Delay1_reg_re[4] :
              Delay1_bypass_re[4]);
  assign delayTapWire_re[6] = (ENA == 1'b1 ? Delay1_reg_re[5] :
              Delay1_bypass_re[5]);
  assign delayTapWire_re[7] = (ENA == 1'b1 ? Delay1_reg_re[6] :
              Delay1_bypass_re[6]);
  assign delayTapWire_re[8] = (ENA == 1'b1 ? Delay1_reg_re[7] :
              Delay1_bypass_re[7]);
  assign delayTapWire_re[9] = (ENA == 1'b1 ? Delay1_reg_re[8] :
              Delay1_bypass_re[8]);
  assign delayTapWire_re[10] = (ENA == 1'b1 ? Delay1_reg_re[9] :
              Delay1_bypass_re[9]);
  assign delayTapWire_re[11] = (ENA == 1'b1 ? Delay1_reg_re[10] :
              Delay1_bypass_re[10]);
  assign delayTapWire_re[12] = (ENA == 1'b1 ? Delay1_reg_re[11] :
              Delay1_bypass_re[11]);
  assign delayTapWire_re[13] = (ENA == 1'b1 ? Delay1_reg_re[12] :
              Delay1_bypass_re[12]);
  assign delayTapWire_re[14] = (ENA == 1'b1 ? Delay1_reg_re[13] :
              Delay1_bypass_re[13]);
  assign delayTapWire_re[15] = (ENA == 1'b1 ? Delay1_reg_re[14] :
              Delay1_bypass_re[14]);
  assign delayTapWire_re[16] = (ENA == 1'b1 ? Delay1_reg_re[15] :
              Delay1_bypass_re[15]);
  assign delayTapWire_re[17] = (ENA == 1'b1 ? Delay1_reg_re[16] :
              Delay1_bypass_re[16]);
  assign delayTapWire_re[18] = (ENA == 1'b1 ? Delay1_reg_re[17] :
              Delay1_bypass_re[17]);
  assign delayTapWire_re[19] = (ENA == 1'b1 ? Delay1_reg_re[18] :
              Delay1_bypass_re[18]);
  assign delayTapWire_re[20] = (ENA == 1'b1 ? Delay1_reg_re[19] :
              Delay1_bypass_re[19]);
  assign delayTapWire_re[21] = (ENA == 1'b1 ? Delay1_reg_re[20] :
              Delay1_bypass_re[20]);
  assign delayTapWire_re[22] = (ENA == 1'b1 ? Delay1_reg_re[21] :
              Delay1_bypass_re[21]);
  assign delayTapWire_re[23] = (ENA == 1'b1 ? Delay1_reg_re[22] :
              Delay1_bypass_re[22]);
  assign delayTapWire_re[24] = (ENA == 1'b1 ? Delay1_reg_re[23] :
              Delay1_bypass_re[23]);
  assign delayTapWire_re[25] = (ENA == 1'b1 ? Delay1_reg_re[24] :
              Delay1_bypass_re[24]);
  assign delayTapWire_re[26] = (ENA == 1'b1 ? Delay1_reg_re[25] :
              Delay1_bypass_re[25]);
  assign delayTapWire_re[27] = (ENA == 1'b1 ? Delay1_reg_re[26] :
              Delay1_bypass_re[26]);
  assign delayTapWire_re[28] = (ENA == 1'b1 ? Delay1_reg_re[27] :
              Delay1_bypass_re[27]);
  assign delayTapWire_re[29] = (ENA == 1'b1 ? Delay1_reg_re[28] :
              Delay1_bypass_re[28]);
  assign delayTapWire_re[30] = (ENA == 1'b1 ? Delay1_reg_re[29] :
              Delay1_bypass_re[29]);
  assign delayTapWire_re[31] = (ENA == 1'b1 ? Delay1_reg_re[30] :
              Delay1_bypass_re[30]);
  assign delayTapWire_re[32] = (ENA == 1'b1 ? Delay1_reg_re[31] :
              Delay1_bypass_re[31]);
  assign delayTapWire_re[33] = (ENA == 1'b1 ? Delay1_reg_re[32] :
              Delay1_bypass_re[32]);
  assign delayTapWire_re[34] = (ENA == 1'b1 ? Delay1_reg_re[33] :
              Delay1_bypass_re[33]);
  assign delayTapWire_re[35] = (ENA == 1'b1 ? Delay1_reg_re[34] :
              Delay1_bypass_re[34]);
  assign delayTapWire_re[36] = (ENA == 1'b1 ? Delay1_reg_re[35] :
              Delay1_bypass_re[35]);
  assign delayTapWire_re[37] = (ENA == 1'b1 ? Delay1_reg_re[36] :
              Delay1_bypass_re[36]);
  assign delayTapWire_re[38] = (ENA == 1'b1 ? Delay1_reg_re[37] :
              Delay1_bypass_re[37]);
  assign delayTapWire_re[39] = (ENA == 1'b1 ? Delay1_reg_re[38] :
              Delay1_bypass_re[38]);
  assign delayTapWire_re[40] = (ENA == 1'b1 ? Delay1_reg_re[39] :
              Delay1_bypass_re[39]);
  assign delayTapWire_re[41] = (ENA == 1'b1 ? Delay1_reg_re[40] :
              Delay1_bypass_re[40]);
  assign delayTapWire_re[42] = (ENA == 1'b1 ? Delay1_reg_re[41] :
              Delay1_bypass_re[41]);
  assign delayTapWire_re[43] = (ENA == 1'b1 ? Delay1_reg_re[42] :
              Delay1_bypass_re[42]);
  assign delayTapWire_re[44] = (ENA == 1'b1 ? Delay1_reg_re[43] :
              Delay1_bypass_re[43]);
  assign delayTapWire_re[45] = (ENA == 1'b1 ? Delay1_reg_re[44] :
              Delay1_bypass_re[44]);
  assign delayTapWire_re[46] = (ENA == 1'b1 ? Delay1_reg_re[45] :
              Delay1_bypass_re[45]);
  assign delayTapWire_re[47] = (ENA == 1'b1 ? Delay1_reg_re[46] :
              Delay1_bypass_re[46]);
  assign delayTapWire_re[48] = (ENA == 1'b1 ? Delay1_reg_re[47] :
              Delay1_bypass_re[47]);
  assign delayTapWire_re[49] = (ENA == 1'b1 ? Delay1_reg_re[48] :
              Delay1_bypass_re[48]);
  assign delayTapWire_re[50] = (ENA == 1'b1 ? Delay1_reg_re[49] :
              Delay1_bypass_re[49]);
  assign delayTapWire_re[51] = (ENA == 1'b1 ? Delay1_reg_re[50] :
              Delay1_bypass_re[50]);
  assign delayTapWire_re[52] = (ENA == 1'b1 ? Delay1_reg_re[51] :
              Delay1_bypass_re[51]);
  assign delayTapWire_re[53] = (ENA == 1'b1 ? Delay1_reg_re[52] :
              Delay1_bypass_re[52]);
  assign delayTapWire_re[54] = (ENA == 1'b1 ? Delay1_reg_re[53] :
              Delay1_bypass_re[53]);
  assign delayTapWire_re[55] = (ENA == 1'b1 ? Delay1_reg_re[54] :
              Delay1_bypass_re[54]);
  assign delayTapWire_re[56] = (ENA == 1'b1 ? Delay1_reg_re[55] :
              Delay1_bypass_re[55]);
  assign delayTapWire_re[57] = (ENA == 1'b1 ? Delay1_reg_re[56] :
              Delay1_bypass_re[56]);
  assign delayTapWire_re[58] = (ENA == 1'b1 ? Delay1_reg_re[57] :
              Delay1_bypass_re[57]);
  assign delayTapWire_re[59] = (ENA == 1'b1 ? Delay1_reg_re[58] :
              Delay1_bypass_re[58]);
  assign delayTapWire_re[60] = (ENA == 1'b1 ? Delay1_reg_re[59] :
              Delay1_bypass_re[59]);
  assign delayTapWire_re[61] = (ENA == 1'b1 ? Delay1_reg_re[60] :
              Delay1_bypass_re[60]);
  assign delayTapWire_re[62] = (ENA == 1'b1 ? Delay1_reg_re[61] :
              Delay1_bypass_re[61]);
  assign delayTapWire_re[63] = (ENA == 1'b1 ? Delay1_reg_re[62] :
              Delay1_bypass_re[62]);
  assign delayTapWire_re[64] = (ENA == 1'b1 ? Delay1_reg_re[63] :
              Delay1_bypass_re[63]);
  assign delayTapWire_re[65] = (ENA == 1'b1 ? Delay1_reg_re[64] :
              Delay1_bypass_re[64]);
  assign delayTapWire_re[66] = (ENA == 1'b1 ? Delay1_reg_re[65] :
              Delay1_bypass_re[65]);
  assign delayTapWire_re[67] = (ENA == 1'b1 ? Delay1_reg_re[66] :
              Delay1_bypass_re[66]);
  assign delayTapWire_re[68] = (ENA == 1'b1 ? Delay1_reg_re[67] :
              Delay1_bypass_re[67]);
  assign delayTapWire_re[69] = (ENA == 1'b1 ? Delay1_reg_re[68] :
              Delay1_bypass_re[68]);
  assign delayTapWire_re[70] = (ENA == 1'b1 ? Delay1_reg_re[69] :
              Delay1_bypass_re[69]);
  assign delayTapWire_re[71] = (ENA == 1'b1 ? Delay1_reg_re[70] :
              Delay1_bypass_re[70]);
  assign delayTapWire_re[72] = (ENA == 1'b1 ? Delay1_reg_re[71] :
              Delay1_bypass_re[71]);
  assign delayTapWire_re[73] = (ENA == 1'b1 ? Delay1_reg_re[72] :
              Delay1_bypass_re[72]);
  assign delayTapWire_re[74] = (ENA == 1'b1 ? Delay1_reg_re[73] :
              Delay1_bypass_re[73]);
  assign delayTapWire_re[75] = (ENA == 1'b1 ? Delay1_reg_re[74] :
              Delay1_bypass_re[74]);
  assign delayTapWire_re[76] = (ENA == 1'b1 ? Delay1_reg_re[75] :
              Delay1_bypass_re[75]);
  assign delayTapWire_re[77] = (ENA == 1'b1 ? Delay1_reg_re[76] :
              Delay1_bypass_re[76]);
  assign delayTapWire_re[78] = (ENA == 1'b1 ? Delay1_reg_re[77] :
              Delay1_bypass_re[77]);
  assign delayTapWire_re[79] = (ENA == 1'b1 ? Delay1_reg_re[78] :
              Delay1_bypass_re[78]);
  assign delayTapWire_re[80] = (ENA == 1'b1 ? Delay1_reg_re[79] :
              Delay1_bypass_re[79]);
  assign delayTapWire_re[81] = (ENA == 1'b1 ? Delay1_reg_re[80] :
              Delay1_bypass_re[80]);
  assign delayTapWire_re[82] = (ENA == 1'b1 ? Delay1_reg_re[81] :
              Delay1_bypass_re[81]);
  assign delayTapWire_re[83] = (ENA == 1'b1 ? Delay1_reg_re[82] :
              Delay1_bypass_re[82]);
  assign delayTapWire_re[84] = (ENA == 1'b1 ? Delay1_reg_re[83] :
              Delay1_bypass_re[83]);
  assign delayTapWire_re[85] = (ENA == 1'b1 ? Delay1_reg_re[84] :
              Delay1_bypass_re[84]);
  assign delayTapWire_re[86] = (ENA == 1'b1 ? Delay1_reg_re[85] :
              Delay1_bypass_re[85]);
  assign delayTapWire_re[87] = (ENA == 1'b1 ? Delay1_reg_re[86] :
              Delay1_bypass_re[86]);
  assign delayTapWire_re[88] = (ENA == 1'b1 ? Delay1_reg_re[87] :
              Delay1_bypass_re[87]);
  assign delayTapWire_re[89] = (ENA == 1'b1 ? Delay1_reg_re[88] :
              Delay1_bypass_re[88]);
  assign delayTapWire_re[90] = (ENA == 1'b1 ? Delay1_reg_re[89] :
              Delay1_bypass_re[89]);
  assign delayTapWire_re[91] = (ENA == 1'b1 ? Delay1_reg_re[90] :
              Delay1_bypass_re[90]);
  assign delayTapWire_re[92] = (ENA == 1'b1 ? Delay1_reg_re[91] :
              Delay1_bypass_re[91]);
  assign delayTapWire_re[93] = (ENA == 1'b1 ? Delay1_reg_re[92] :
              Delay1_bypass_re[92]);
  assign delayTapWire_re[94] = (ENA == 1'b1 ? Delay1_reg_re[93] :
              Delay1_bypass_re[93]);
  assign delayTapWire_re[95] = (ENA == 1'b1 ? Delay1_reg_re[94] :
              Delay1_bypass_re[94]);
  assign delayTapWire_re[96] = (ENA == 1'b1 ? Delay1_reg_re[95] :
              Delay1_bypass_re[95]);
  assign delayTapWire_re[97] = (ENA == 1'b1 ? Delay1_reg_re[96] :
              Delay1_bypass_re[96]);
  assign delayTapWire_re[98] = (ENA == 1'b1 ? Delay1_reg_re[97] :
              Delay1_bypass_re[97]);
  assign delayTapWire_re[99] = (ENA == 1'b1 ? Delay1_reg_re[98] :
              Delay1_bypass_re[98]);
  assign delayTapWire_re[100] = (ENA == 1'b1 ? Delay1_reg_re[99] :
              Delay1_bypass_re[99]);
  assign delayTapWire_re[101] = (ENA == 1'b1 ? Delay1_reg_re[100] :
              Delay1_bypass_re[100]);
  assign delayTapWire_re[102] = (ENA == 1'b1 ? Delay1_reg_re[101] :
              Delay1_bypass_re[101]);
  assign delayTapWire_re[103] = (ENA == 1'b1 ? Delay1_reg_re[102] :
              Delay1_bypass_re[102]);
  assign delayTapWire_re[104] = (ENA == 1'b1 ? Delay1_reg_re[103] :
              Delay1_bypass_re[103]);
  assign delayTapWire_re[105] = (ENA == 1'b1 ? Delay1_reg_re[104] :
              Delay1_bypass_re[104]);
  assign delayTapWire_re[106] = (ENA == 1'b1 ? Delay1_reg_re[105] :
              Delay1_bypass_re[105]);
  assign delayTapWire_re[107] = (ENA == 1'b1 ? Delay1_reg_re[106] :
              Delay1_bypass_re[106]);
  assign delayTapWire_re[108] = (ENA == 1'b1 ? Delay1_reg_re[107] :
              Delay1_bypass_re[107]);
  assign delayTapWire_re[109] = (ENA == 1'b1 ? Delay1_reg_re[108] :
              Delay1_bypass_re[108]);
  assign delayTapWire_re[110] = (ENA == 1'b1 ? Delay1_reg_re[109] :
              Delay1_bypass_re[109]);
  assign delayTapWire_re[111] = (ENA == 1'b1 ? Delay1_reg_re[110] :
              Delay1_bypass_re[110]);
  assign delayTapWire_re[112] = (ENA == 1'b1 ? Delay1_reg_re[111] :
              Delay1_bypass_re[111]);
  assign delayTapWire_re[113] = (ENA == 1'b1 ? Delay1_reg_re[112] :
              Delay1_bypass_re[112]);
  assign delayTapWire_re[114] = (ENA == 1'b1 ? Delay1_reg_re[113] :
              Delay1_bypass_re[113]);
  assign delayTapWire_re[115] = (ENA == 1'b1 ? Delay1_reg_re[114] :
              Delay1_bypass_re[114]);
  assign delayTapWire_re[116] = (ENA == 1'b1 ? Delay1_reg_re[115] :
              Delay1_bypass_re[115]);
  assign delayTapWire_re[117] = (ENA == 1'b1 ? Delay1_reg_re[116] :
              Delay1_bypass_re[116]);
  assign delayTapWire_re[118] = (ENA == 1'b1 ? Delay1_reg_re[117] :
              Delay1_bypass_re[117]);
  assign delayTapWire_re[119] = (ENA == 1'b1 ? Delay1_reg_re[118] :
              Delay1_bypass_re[118]);
  assign delayTapWire_re[120] = (ENA == 1'b1 ? Delay1_reg_re[119] :
              Delay1_bypass_re[119]);
  assign delayTapWire_re[121] = (ENA == 1'b1 ? Delay1_reg_re[120] :
              Delay1_bypass_re[120]);
  assign delayTapWire_re[122] = (ENA == 1'b1 ? Delay1_reg_re[121] :
              Delay1_bypass_re[121]);
  assign delayTapWire_re[123] = (ENA == 1'b1 ? Delay1_reg_re[122] :
              Delay1_bypass_re[122]);
  assign delayTapWire_re[124] = (ENA == 1'b1 ? Delay1_reg_re[123] :
              Delay1_bypass_re[123]);
  assign delayTapWire_re[125] = (ENA == 1'b1 ? Delay1_reg_re[124] :
              Delay1_bypass_re[124]);
  assign delayTapWire_re[126] = (ENA == 1'b1 ? Delay1_reg_re[125] :
              Delay1_bypass_re[125]);
  assign delayTapWire_re[127] = (ENA == 1'b1 ? Delay1_reg_re[126] :
              Delay1_bypass_re[126]);
  assign delayTapWire_re[128] = (ENA == 1'b1 ? Delay1_reg_re[127] :
              Delay1_bypass_re[127]);
  assign delayTapWire_im[0] = (ENA == 1'b1 ? DATA_B_im :
              Delay1_reg_im[0]);
  assign delayTapWire_im[1] = (ENA == 1'b1 ? Delay1_reg_im[0] :
              Delay1_bypass_im[0]);
  assign delayTapWire_im[2] = (ENA == 1'b1 ? Delay1_reg_im[1] :
              Delay1_bypass_im[1]);
  assign delayTapWire_im[3] = (ENA == 1'b1 ? Delay1_reg_im[2] :
              Delay1_bypass_im[2]);
  assign delayTapWire_im[4] = (ENA == 1'b1 ? Delay1_reg_im[3] :
              Delay1_bypass_im[3]);
  assign delayTapWire_im[5] = (ENA == 1'b1 ? Delay1_reg_im[4] :
              Delay1_bypass_im[4]);
  assign delayTapWire_im[6] = (ENA == 1'b1 ? Delay1_reg_im[5] :
              Delay1_bypass_im[5]);
  assign delayTapWire_im[7] = (ENA == 1'b1 ? Delay1_reg_im[6] :
              Delay1_bypass_im[6]);
  assign delayTapWire_im[8] = (ENA == 1'b1 ? Delay1_reg_im[7] :
              Delay1_bypass_im[7]);
  assign delayTapWire_im[9] = (ENA == 1'b1 ? Delay1_reg_im[8] :
              Delay1_bypass_im[8]);
  assign delayTapWire_im[10] = (ENA == 1'b1 ? Delay1_reg_im[9] :
              Delay1_bypass_im[9]);
  assign delayTapWire_im[11] = (ENA == 1'b1 ? Delay1_reg_im[10] :
              Delay1_bypass_im[10]);
  assign delayTapWire_im[12] = (ENA == 1'b1 ? Delay1_reg_im[11] :
              Delay1_bypass_im[11]);
  assign delayTapWire_im[13] = (ENA == 1'b1 ? Delay1_reg_im[12] :
              Delay1_bypass_im[12]);
  assign delayTapWire_im[14] = (ENA == 1'b1 ? Delay1_reg_im[13] :
              Delay1_bypass_im[13]);
  assign delayTapWire_im[15] = (ENA == 1'b1 ? Delay1_reg_im[14] :
              Delay1_bypass_im[14]);
  assign delayTapWire_im[16] = (ENA == 1'b1 ? Delay1_reg_im[15] :
              Delay1_bypass_im[15]);
  assign delayTapWire_im[17] = (ENA == 1'b1 ? Delay1_reg_im[16] :
              Delay1_bypass_im[16]);
  assign delayTapWire_im[18] = (ENA == 1'b1 ? Delay1_reg_im[17] :
              Delay1_bypass_im[17]);
  assign delayTapWire_im[19] = (ENA == 1'b1 ? Delay1_reg_im[18] :
              Delay1_bypass_im[18]);
  assign delayTapWire_im[20] = (ENA == 1'b1 ? Delay1_reg_im[19] :
              Delay1_bypass_im[19]);
  assign delayTapWire_im[21] = (ENA == 1'b1 ? Delay1_reg_im[20] :
              Delay1_bypass_im[20]);
  assign delayTapWire_im[22] = (ENA == 1'b1 ? Delay1_reg_im[21] :
              Delay1_bypass_im[21]);
  assign delayTapWire_im[23] = (ENA == 1'b1 ? Delay1_reg_im[22] :
              Delay1_bypass_im[22]);
  assign delayTapWire_im[24] = (ENA == 1'b1 ? Delay1_reg_im[23] :
              Delay1_bypass_im[23]);
  assign delayTapWire_im[25] = (ENA == 1'b1 ? Delay1_reg_im[24] :
              Delay1_bypass_im[24]);
  assign delayTapWire_im[26] = (ENA == 1'b1 ? Delay1_reg_im[25] :
              Delay1_bypass_im[25]);
  assign delayTapWire_im[27] = (ENA == 1'b1 ? Delay1_reg_im[26] :
              Delay1_bypass_im[26]);
  assign delayTapWire_im[28] = (ENA == 1'b1 ? Delay1_reg_im[27] :
              Delay1_bypass_im[27]);
  assign delayTapWire_im[29] = (ENA == 1'b1 ? Delay1_reg_im[28] :
              Delay1_bypass_im[28]);
  assign delayTapWire_im[30] = (ENA == 1'b1 ? Delay1_reg_im[29] :
              Delay1_bypass_im[29]);
  assign delayTapWire_im[31] = (ENA == 1'b1 ? Delay1_reg_im[30] :
              Delay1_bypass_im[30]);
  assign delayTapWire_im[32] = (ENA == 1'b1 ? Delay1_reg_im[31] :
              Delay1_bypass_im[31]);
  assign delayTapWire_im[33] = (ENA == 1'b1 ? Delay1_reg_im[32] :
              Delay1_bypass_im[32]);
  assign delayTapWire_im[34] = (ENA == 1'b1 ? Delay1_reg_im[33] :
              Delay1_bypass_im[33]);
  assign delayTapWire_im[35] = (ENA == 1'b1 ? Delay1_reg_im[34] :
              Delay1_bypass_im[34]);
  assign delayTapWire_im[36] = (ENA == 1'b1 ? Delay1_reg_im[35] :
              Delay1_bypass_im[35]);
  assign delayTapWire_im[37] = (ENA == 1'b1 ? Delay1_reg_im[36] :
              Delay1_bypass_im[36]);
  assign delayTapWire_im[38] = (ENA == 1'b1 ? Delay1_reg_im[37] :
              Delay1_bypass_im[37]);
  assign delayTapWire_im[39] = (ENA == 1'b1 ? Delay1_reg_im[38] :
              Delay1_bypass_im[38]);
  assign delayTapWire_im[40] = (ENA == 1'b1 ? Delay1_reg_im[39] :
              Delay1_bypass_im[39]);
  assign delayTapWire_im[41] = (ENA == 1'b1 ? Delay1_reg_im[40] :
              Delay1_bypass_im[40]);
  assign delayTapWire_im[42] = (ENA == 1'b1 ? Delay1_reg_im[41] :
              Delay1_bypass_im[41]);
  assign delayTapWire_im[43] = (ENA == 1'b1 ? Delay1_reg_im[42] :
              Delay1_bypass_im[42]);
  assign delayTapWire_im[44] = (ENA == 1'b1 ? Delay1_reg_im[43] :
              Delay1_bypass_im[43]);
  assign delayTapWire_im[45] = (ENA == 1'b1 ? Delay1_reg_im[44] :
              Delay1_bypass_im[44]);
  assign delayTapWire_im[46] = (ENA == 1'b1 ? Delay1_reg_im[45] :
              Delay1_bypass_im[45]);
  assign delayTapWire_im[47] = (ENA == 1'b1 ? Delay1_reg_im[46] :
              Delay1_bypass_im[46]);
  assign delayTapWire_im[48] = (ENA == 1'b1 ? Delay1_reg_im[47] :
              Delay1_bypass_im[47]);
  assign delayTapWire_im[49] = (ENA == 1'b1 ? Delay1_reg_im[48] :
              Delay1_bypass_im[48]);
  assign delayTapWire_im[50] = (ENA == 1'b1 ? Delay1_reg_im[49] :
              Delay1_bypass_im[49]);
  assign delayTapWire_im[51] = (ENA == 1'b1 ? Delay1_reg_im[50] :
              Delay1_bypass_im[50]);
  assign delayTapWire_im[52] = (ENA == 1'b1 ? Delay1_reg_im[51] :
              Delay1_bypass_im[51]);
  assign delayTapWire_im[53] = (ENA == 1'b1 ? Delay1_reg_im[52] :
              Delay1_bypass_im[52]);
  assign delayTapWire_im[54] = (ENA == 1'b1 ? Delay1_reg_im[53] :
              Delay1_bypass_im[53]);
  assign delayTapWire_im[55] = (ENA == 1'b1 ? Delay1_reg_im[54] :
              Delay1_bypass_im[54]);
  assign delayTapWire_im[56] = (ENA == 1'b1 ? Delay1_reg_im[55] :
              Delay1_bypass_im[55]);
  assign delayTapWire_im[57] = (ENA == 1'b1 ? Delay1_reg_im[56] :
              Delay1_bypass_im[56]);
  assign delayTapWire_im[58] = (ENA == 1'b1 ? Delay1_reg_im[57] :
              Delay1_bypass_im[57]);
  assign delayTapWire_im[59] = (ENA == 1'b1 ? Delay1_reg_im[58] :
              Delay1_bypass_im[58]);
  assign delayTapWire_im[60] = (ENA == 1'b1 ? Delay1_reg_im[59] :
              Delay1_bypass_im[59]);
  assign delayTapWire_im[61] = (ENA == 1'b1 ? Delay1_reg_im[60] :
              Delay1_bypass_im[60]);
  assign delayTapWire_im[62] = (ENA == 1'b1 ? Delay1_reg_im[61] :
              Delay1_bypass_im[61]);
  assign delayTapWire_im[63] = (ENA == 1'b1 ? Delay1_reg_im[62] :
              Delay1_bypass_im[62]);
  assign delayTapWire_im[64] = (ENA == 1'b1 ? Delay1_reg_im[63] :
              Delay1_bypass_im[63]);
  assign delayTapWire_im[65] = (ENA == 1'b1 ? Delay1_reg_im[64] :
              Delay1_bypass_im[64]);
  assign delayTapWire_im[66] = (ENA == 1'b1 ? Delay1_reg_im[65] :
              Delay1_bypass_im[65]);
  assign delayTapWire_im[67] = (ENA == 1'b1 ? Delay1_reg_im[66] :
              Delay1_bypass_im[66]);
  assign delayTapWire_im[68] = (ENA == 1'b1 ? Delay1_reg_im[67] :
              Delay1_bypass_im[67]);
  assign delayTapWire_im[69] = (ENA == 1'b1 ? Delay1_reg_im[68] :
              Delay1_bypass_im[68]);
  assign delayTapWire_im[70] = (ENA == 1'b1 ? Delay1_reg_im[69] :
              Delay1_bypass_im[69]);
  assign delayTapWire_im[71] = (ENA == 1'b1 ? Delay1_reg_im[70] :
              Delay1_bypass_im[70]);
  assign delayTapWire_im[72] = (ENA == 1'b1 ? Delay1_reg_im[71] :
              Delay1_bypass_im[71]);
  assign delayTapWire_im[73] = (ENA == 1'b1 ? Delay1_reg_im[72] :
              Delay1_bypass_im[72]);
  assign delayTapWire_im[74] = (ENA == 1'b1 ? Delay1_reg_im[73] :
              Delay1_bypass_im[73]);
  assign delayTapWire_im[75] = (ENA == 1'b1 ? Delay1_reg_im[74] :
              Delay1_bypass_im[74]);
  assign delayTapWire_im[76] = (ENA == 1'b1 ? Delay1_reg_im[75] :
              Delay1_bypass_im[75]);
  assign delayTapWire_im[77] = (ENA == 1'b1 ? Delay1_reg_im[76] :
              Delay1_bypass_im[76]);
  assign delayTapWire_im[78] = (ENA == 1'b1 ? Delay1_reg_im[77] :
              Delay1_bypass_im[77]);
  assign delayTapWire_im[79] = (ENA == 1'b1 ? Delay1_reg_im[78] :
              Delay1_bypass_im[78]);
  assign delayTapWire_im[80] = (ENA == 1'b1 ? Delay1_reg_im[79] :
              Delay1_bypass_im[79]);
  assign delayTapWire_im[81] = (ENA == 1'b1 ? Delay1_reg_im[80] :
              Delay1_bypass_im[80]);
  assign delayTapWire_im[82] = (ENA == 1'b1 ? Delay1_reg_im[81] :
              Delay1_bypass_im[81]);
  assign delayTapWire_im[83] = (ENA == 1'b1 ? Delay1_reg_im[82] :
              Delay1_bypass_im[82]);
  assign delayTapWire_im[84] = (ENA == 1'b1 ? Delay1_reg_im[83] :
              Delay1_bypass_im[83]);
  assign delayTapWire_im[85] = (ENA == 1'b1 ? Delay1_reg_im[84] :
              Delay1_bypass_im[84]);
  assign delayTapWire_im[86] = (ENA == 1'b1 ? Delay1_reg_im[85] :
              Delay1_bypass_im[85]);
  assign delayTapWire_im[87] = (ENA == 1'b1 ? Delay1_reg_im[86] :
              Delay1_bypass_im[86]);
  assign delayTapWire_im[88] = (ENA == 1'b1 ? Delay1_reg_im[87] :
              Delay1_bypass_im[87]);
  assign delayTapWire_im[89] = (ENA == 1'b1 ? Delay1_reg_im[88] :
              Delay1_bypass_im[88]);
  assign delayTapWire_im[90] = (ENA == 1'b1 ? Delay1_reg_im[89] :
              Delay1_bypass_im[89]);
  assign delayTapWire_im[91] = (ENA == 1'b1 ? Delay1_reg_im[90] :
              Delay1_bypass_im[90]);
  assign delayTapWire_im[92] = (ENA == 1'b1 ? Delay1_reg_im[91] :
              Delay1_bypass_im[91]);
  assign delayTapWire_im[93] = (ENA == 1'b1 ? Delay1_reg_im[92] :
              Delay1_bypass_im[92]);
  assign delayTapWire_im[94] = (ENA == 1'b1 ? Delay1_reg_im[93] :
              Delay1_bypass_im[93]);
  assign delayTapWire_im[95] = (ENA == 1'b1 ? Delay1_reg_im[94] :
              Delay1_bypass_im[94]);
  assign delayTapWire_im[96] = (ENA == 1'b1 ? Delay1_reg_im[95] :
              Delay1_bypass_im[95]);
  assign delayTapWire_im[97] = (ENA == 1'b1 ? Delay1_reg_im[96] :
              Delay1_bypass_im[96]);
  assign delayTapWire_im[98] = (ENA == 1'b1 ? Delay1_reg_im[97] :
              Delay1_bypass_im[97]);
  assign delayTapWire_im[99] = (ENA == 1'b1 ? Delay1_reg_im[98] :
              Delay1_bypass_im[98]);
  assign delayTapWire_im[100] = (ENA == 1'b1 ? Delay1_reg_im[99] :
              Delay1_bypass_im[99]);
  assign delayTapWire_im[101] = (ENA == 1'b1 ? Delay1_reg_im[100] :
              Delay1_bypass_im[100]);
  assign delayTapWire_im[102] = (ENA == 1'b1 ? Delay1_reg_im[101] :
              Delay1_bypass_im[101]);
  assign delayTapWire_im[103] = (ENA == 1'b1 ? Delay1_reg_im[102] :
              Delay1_bypass_im[102]);
  assign delayTapWire_im[104] = (ENA == 1'b1 ? Delay1_reg_im[103] :
              Delay1_bypass_im[103]);
  assign delayTapWire_im[105] = (ENA == 1'b1 ? Delay1_reg_im[104] :
              Delay1_bypass_im[104]);
  assign delayTapWire_im[106] = (ENA == 1'b1 ? Delay1_reg_im[105] :
              Delay1_bypass_im[105]);
  assign delayTapWire_im[107] = (ENA == 1'b1 ? Delay1_reg_im[106] :
              Delay1_bypass_im[106]);
  assign delayTapWire_im[108] = (ENA == 1'b1 ? Delay1_reg_im[107] :
              Delay1_bypass_im[107]);
  assign delayTapWire_im[109] = (ENA == 1'b1 ? Delay1_reg_im[108] :
              Delay1_bypass_im[108]);
  assign delayTapWire_im[110] = (ENA == 1'b1 ? Delay1_reg_im[109] :
              Delay1_bypass_im[109]);
  assign delayTapWire_im[111] = (ENA == 1'b1 ? Delay1_reg_im[110] :
              Delay1_bypass_im[110]);
  assign delayTapWire_im[112] = (ENA == 1'b1 ? Delay1_reg_im[111] :
              Delay1_bypass_im[111]);
  assign delayTapWire_im[113] = (ENA == 1'b1 ? Delay1_reg_im[112] :
              Delay1_bypass_im[112]);
  assign delayTapWire_im[114] = (ENA == 1'b1 ? Delay1_reg_im[113] :
              Delay1_bypass_im[113]);
  assign delayTapWire_im[115] = (ENA == 1'b1 ? Delay1_reg_im[114] :
              Delay1_bypass_im[114]);
  assign delayTapWire_im[116] = (ENA == 1'b1 ? Delay1_reg_im[115] :
              Delay1_bypass_im[115]);
  assign delayTapWire_im[117] = (ENA == 1'b1 ? Delay1_reg_im[116] :
              Delay1_bypass_im[116]);
  assign delayTapWire_im[118] = (ENA == 1'b1 ? Delay1_reg_im[117] :
              Delay1_bypass_im[117]);
  assign delayTapWire_im[119] = (ENA == 1'b1 ? Delay1_reg_im[118] :
              Delay1_bypass_im[118]);
  assign delayTapWire_im[120] = (ENA == 1'b1 ? Delay1_reg_im[119] :
              Delay1_bypass_im[119]);
  assign delayTapWire_im[121] = (ENA == 1'b1 ? Delay1_reg_im[120] :
              Delay1_bypass_im[120]);
  assign delayTapWire_im[122] = (ENA == 1'b1 ? Delay1_reg_im[121] :
              Delay1_bypass_im[121]);
  assign delayTapWire_im[123] = (ENA == 1'b1 ? Delay1_reg_im[122] :
              Delay1_bypass_im[122]);
  assign delayTapWire_im[124] = (ENA == 1'b1 ? Delay1_reg_im[123] :
              Delay1_bypass_im[123]);
  assign delayTapWire_im[125] = (ENA == 1'b1 ? Delay1_reg_im[124] :
              Delay1_bypass_im[124]);
  assign delayTapWire_im[126] = (ENA == 1'b1 ? Delay1_reg_im[125] :
              Delay1_bypass_im[125]);
  assign delayTapWire_im[127] = (ENA == 1'b1 ? Delay1_reg_im[126] :
              Delay1_bypass_im[126]);
  assign delayTapWire_im[128] = (ENA == 1'b1 ? Delay1_reg_im[127] :
              Delay1_bypass_im[127]);
  assign Delay1_bypass_next_re[0] = Delay1_reg_re[0];
  assign Delay1_bypass_next_im[0] = Delay1_reg_im[0];
  assign Delay1_bypass_next_re[1] = Delay1_reg_re[1];
  assign Delay1_bypass_next_im[1] = Delay1_reg_im[1];
  assign Delay1_bypass_next_re[2] = Delay1_reg_re[2];
  assign Delay1_bypass_next_im[2] = Delay1_reg_im[2];
  assign Delay1_bypass_next_re[3] = Delay1_reg_re[3];
  assign Delay1_bypass_next_im[3] = Delay1_reg_im[3];
  assign Delay1_bypass_next_re[4] = Delay1_reg_re[4];
  assign Delay1_bypass_next_im[4] = Delay1_reg_im[4];
  assign Delay1_bypass_next_re[5] = Delay1_reg_re[5];
  assign Delay1_bypass_next_im[5] = Delay1_reg_im[5];
  assign Delay1_bypass_next_re[6] = Delay1_reg_re[6];
  assign Delay1_bypass_next_im[6] = Delay1_reg_im[6];
  assign Delay1_bypass_next_re[7] = Delay1_reg_re[7];
  assign Delay1_bypass_next_im[7] = Delay1_reg_im[7];
  assign Delay1_bypass_next_re[8] = Delay1_reg_re[8];
  assign Delay1_bypass_next_im[8] = Delay1_reg_im[8];
  assign Delay1_bypass_next_re[9] = Delay1_reg_re[9];
  assign Delay1_bypass_next_im[9] = Delay1_reg_im[9];
  assign Delay1_bypass_next_re[10] = Delay1_reg_re[10];
  assign Delay1_bypass_next_im[10] = Delay1_reg_im[10];
  assign Delay1_bypass_next_re[11] = Delay1_reg_re[11];
  assign Delay1_bypass_next_im[11] = Delay1_reg_im[11];
  assign Delay1_bypass_next_re[12] = Delay1_reg_re[12];
  assign Delay1_bypass_next_im[12] = Delay1_reg_im[12];
  assign Delay1_bypass_next_re[13] = Delay1_reg_re[13];
  assign Delay1_bypass_next_im[13] = Delay1_reg_im[13];
  assign Delay1_bypass_next_re[14] = Delay1_reg_re[14];
  assign Delay1_bypass_next_im[14] = Delay1_reg_im[14];
  assign Delay1_bypass_next_re[15] = Delay1_reg_re[15];
  assign Delay1_bypass_next_im[15] = Delay1_reg_im[15];
  assign Delay1_bypass_next_re[16] = Delay1_reg_re[16];
  assign Delay1_bypass_next_im[16] = Delay1_reg_im[16];
  assign Delay1_bypass_next_re[17] = Delay1_reg_re[17];
  assign Delay1_bypass_next_im[17] = Delay1_reg_im[17];
  assign Delay1_bypass_next_re[18] = Delay1_reg_re[18];
  assign Delay1_bypass_next_im[18] = Delay1_reg_im[18];
  assign Delay1_bypass_next_re[19] = Delay1_reg_re[19];
  assign Delay1_bypass_next_im[19] = Delay1_reg_im[19];
  assign Delay1_bypass_next_re[20] = Delay1_reg_re[20];
  assign Delay1_bypass_next_im[20] = Delay1_reg_im[20];
  assign Delay1_bypass_next_re[21] = Delay1_reg_re[21];
  assign Delay1_bypass_next_im[21] = Delay1_reg_im[21];
  assign Delay1_bypass_next_re[22] = Delay1_reg_re[22];
  assign Delay1_bypass_next_im[22] = Delay1_reg_im[22];
  assign Delay1_bypass_next_re[23] = Delay1_reg_re[23];
  assign Delay1_bypass_next_im[23] = Delay1_reg_im[23];
  assign Delay1_bypass_next_re[24] = Delay1_reg_re[24];
  assign Delay1_bypass_next_im[24] = Delay1_reg_im[24];
  assign Delay1_bypass_next_re[25] = Delay1_reg_re[25];
  assign Delay1_bypass_next_im[25] = Delay1_reg_im[25];
  assign Delay1_bypass_next_re[26] = Delay1_reg_re[26];
  assign Delay1_bypass_next_im[26] = Delay1_reg_im[26];
  assign Delay1_bypass_next_re[27] = Delay1_reg_re[27];
  assign Delay1_bypass_next_im[27] = Delay1_reg_im[27];
  assign Delay1_bypass_next_re[28] = Delay1_reg_re[28];
  assign Delay1_bypass_next_im[28] = Delay1_reg_im[28];
  assign Delay1_bypass_next_re[29] = Delay1_reg_re[29];
  assign Delay1_bypass_next_im[29] = Delay1_reg_im[29];
  assign Delay1_bypass_next_re[30] = Delay1_reg_re[30];
  assign Delay1_bypass_next_im[30] = Delay1_reg_im[30];
  assign Delay1_bypass_next_re[31] = Delay1_reg_re[31];
  assign Delay1_bypass_next_im[31] = Delay1_reg_im[31];
  assign Delay1_bypass_next_re[32] = Delay1_reg_re[32];
  assign Delay1_bypass_next_im[32] = Delay1_reg_im[32];
  assign Delay1_bypass_next_re[33] = Delay1_reg_re[33];
  assign Delay1_bypass_next_im[33] = Delay1_reg_im[33];
  assign Delay1_bypass_next_re[34] = Delay1_reg_re[34];
  assign Delay1_bypass_next_im[34] = Delay1_reg_im[34];
  assign Delay1_bypass_next_re[35] = Delay1_reg_re[35];
  assign Delay1_bypass_next_im[35] = Delay1_reg_im[35];
  assign Delay1_bypass_next_re[36] = Delay1_reg_re[36];
  assign Delay1_bypass_next_im[36] = Delay1_reg_im[36];
  assign Delay1_bypass_next_re[37] = Delay1_reg_re[37];
  assign Delay1_bypass_next_im[37] = Delay1_reg_im[37];
  assign Delay1_bypass_next_re[38] = Delay1_reg_re[38];
  assign Delay1_bypass_next_im[38] = Delay1_reg_im[38];
  assign Delay1_bypass_next_re[39] = Delay1_reg_re[39];
  assign Delay1_bypass_next_im[39] = Delay1_reg_im[39];
  assign Delay1_bypass_next_re[40] = Delay1_reg_re[40];
  assign Delay1_bypass_next_im[40] = Delay1_reg_im[40];
  assign Delay1_bypass_next_re[41] = Delay1_reg_re[41];
  assign Delay1_bypass_next_im[41] = Delay1_reg_im[41];
  assign Delay1_bypass_next_re[42] = Delay1_reg_re[42];
  assign Delay1_bypass_next_im[42] = Delay1_reg_im[42];
  assign Delay1_bypass_next_re[43] = Delay1_reg_re[43];
  assign Delay1_bypass_next_im[43] = Delay1_reg_im[43];
  assign Delay1_bypass_next_re[44] = Delay1_reg_re[44];
  assign Delay1_bypass_next_im[44] = Delay1_reg_im[44];
  assign Delay1_bypass_next_re[45] = Delay1_reg_re[45];
  assign Delay1_bypass_next_im[45] = Delay1_reg_im[45];
  assign Delay1_bypass_next_re[46] = Delay1_reg_re[46];
  assign Delay1_bypass_next_im[46] = Delay1_reg_im[46];
  assign Delay1_bypass_next_re[47] = Delay1_reg_re[47];
  assign Delay1_bypass_next_im[47] = Delay1_reg_im[47];
  assign Delay1_bypass_next_re[48] = Delay1_reg_re[48];
  assign Delay1_bypass_next_im[48] = Delay1_reg_im[48];
  assign Delay1_bypass_next_re[49] = Delay1_reg_re[49];
  assign Delay1_bypass_next_im[49] = Delay1_reg_im[49];
  assign Delay1_bypass_next_re[50] = Delay1_reg_re[50];
  assign Delay1_bypass_next_im[50] = Delay1_reg_im[50];
  assign Delay1_bypass_next_re[51] = Delay1_reg_re[51];
  assign Delay1_bypass_next_im[51] = Delay1_reg_im[51];
  assign Delay1_bypass_next_re[52] = Delay1_reg_re[52];
  assign Delay1_bypass_next_im[52] = Delay1_reg_im[52];
  assign Delay1_bypass_next_re[53] = Delay1_reg_re[53];
  assign Delay1_bypass_next_im[53] = Delay1_reg_im[53];
  assign Delay1_bypass_next_re[54] = Delay1_reg_re[54];
  assign Delay1_bypass_next_im[54] = Delay1_reg_im[54];
  assign Delay1_bypass_next_re[55] = Delay1_reg_re[55];
  assign Delay1_bypass_next_im[55] = Delay1_reg_im[55];
  assign Delay1_bypass_next_re[56] = Delay1_reg_re[56];
  assign Delay1_bypass_next_im[56] = Delay1_reg_im[56];
  assign Delay1_bypass_next_re[57] = Delay1_reg_re[57];
  assign Delay1_bypass_next_im[57] = Delay1_reg_im[57];
  assign Delay1_bypass_next_re[58] = Delay1_reg_re[58];
  assign Delay1_bypass_next_im[58] = Delay1_reg_im[58];
  assign Delay1_bypass_next_re[59] = Delay1_reg_re[59];
  assign Delay1_bypass_next_im[59] = Delay1_reg_im[59];
  assign Delay1_bypass_next_re[60] = Delay1_reg_re[60];
  assign Delay1_bypass_next_im[60] = Delay1_reg_im[60];
  assign Delay1_bypass_next_re[61] = Delay1_reg_re[61];
  assign Delay1_bypass_next_im[61] = Delay1_reg_im[61];
  assign Delay1_bypass_next_re[62] = Delay1_reg_re[62];
  assign Delay1_bypass_next_im[62] = Delay1_reg_im[62];
  assign Delay1_bypass_next_re[63] = Delay1_reg_re[63];
  assign Delay1_bypass_next_im[63] = Delay1_reg_im[63];
  assign Delay1_bypass_next_re[64] = Delay1_reg_re[64];
  assign Delay1_bypass_next_im[64] = Delay1_reg_im[64];
  assign Delay1_bypass_next_re[65] = Delay1_reg_re[65];
  assign Delay1_bypass_next_im[65] = Delay1_reg_im[65];
  assign Delay1_bypass_next_re[66] = Delay1_reg_re[66];
  assign Delay1_bypass_next_im[66] = Delay1_reg_im[66];
  assign Delay1_bypass_next_re[67] = Delay1_reg_re[67];
  assign Delay1_bypass_next_im[67] = Delay1_reg_im[67];
  assign Delay1_bypass_next_re[68] = Delay1_reg_re[68];
  assign Delay1_bypass_next_im[68] = Delay1_reg_im[68];
  assign Delay1_bypass_next_re[69] = Delay1_reg_re[69];
  assign Delay1_bypass_next_im[69] = Delay1_reg_im[69];
  assign Delay1_bypass_next_re[70] = Delay1_reg_re[70];
  assign Delay1_bypass_next_im[70] = Delay1_reg_im[70];
  assign Delay1_bypass_next_re[71] = Delay1_reg_re[71];
  assign Delay1_bypass_next_im[71] = Delay1_reg_im[71];
  assign Delay1_bypass_next_re[72] = Delay1_reg_re[72];
  assign Delay1_bypass_next_im[72] = Delay1_reg_im[72];
  assign Delay1_bypass_next_re[73] = Delay1_reg_re[73];
  assign Delay1_bypass_next_im[73] = Delay1_reg_im[73];
  assign Delay1_bypass_next_re[74] = Delay1_reg_re[74];
  assign Delay1_bypass_next_im[74] = Delay1_reg_im[74];
  assign Delay1_bypass_next_re[75] = Delay1_reg_re[75];
  assign Delay1_bypass_next_im[75] = Delay1_reg_im[75];
  assign Delay1_bypass_next_re[76] = Delay1_reg_re[76];
  assign Delay1_bypass_next_im[76] = Delay1_reg_im[76];
  assign Delay1_bypass_next_re[77] = Delay1_reg_re[77];
  assign Delay1_bypass_next_im[77] = Delay1_reg_im[77];
  assign Delay1_bypass_next_re[78] = Delay1_reg_re[78];
  assign Delay1_bypass_next_im[78] = Delay1_reg_im[78];
  assign Delay1_bypass_next_re[79] = Delay1_reg_re[79];
  assign Delay1_bypass_next_im[79] = Delay1_reg_im[79];
  assign Delay1_bypass_next_re[80] = Delay1_reg_re[80];
  assign Delay1_bypass_next_im[80] = Delay1_reg_im[80];
  assign Delay1_bypass_next_re[81] = Delay1_reg_re[81];
  assign Delay1_bypass_next_im[81] = Delay1_reg_im[81];
  assign Delay1_bypass_next_re[82] = Delay1_reg_re[82];
  assign Delay1_bypass_next_im[82] = Delay1_reg_im[82];
  assign Delay1_bypass_next_re[83] = Delay1_reg_re[83];
  assign Delay1_bypass_next_im[83] = Delay1_reg_im[83];
  assign Delay1_bypass_next_re[84] = Delay1_reg_re[84];
  assign Delay1_bypass_next_im[84] = Delay1_reg_im[84];
  assign Delay1_bypass_next_re[85] = Delay1_reg_re[85];
  assign Delay1_bypass_next_im[85] = Delay1_reg_im[85];
  assign Delay1_bypass_next_re[86] = Delay1_reg_re[86];
  assign Delay1_bypass_next_im[86] = Delay1_reg_im[86];
  assign Delay1_bypass_next_re[87] = Delay1_reg_re[87];
  assign Delay1_bypass_next_im[87] = Delay1_reg_im[87];
  assign Delay1_bypass_next_re[88] = Delay1_reg_re[88];
  assign Delay1_bypass_next_im[88] = Delay1_reg_im[88];
  assign Delay1_bypass_next_re[89] = Delay1_reg_re[89];
  assign Delay1_bypass_next_im[89] = Delay1_reg_im[89];
  assign Delay1_bypass_next_re[90] = Delay1_reg_re[90];
  assign Delay1_bypass_next_im[90] = Delay1_reg_im[90];
  assign Delay1_bypass_next_re[91] = Delay1_reg_re[91];
  assign Delay1_bypass_next_im[91] = Delay1_reg_im[91];
  assign Delay1_bypass_next_re[92] = Delay1_reg_re[92];
  assign Delay1_bypass_next_im[92] = Delay1_reg_im[92];
  assign Delay1_bypass_next_re[93] = Delay1_reg_re[93];
  assign Delay1_bypass_next_im[93] = Delay1_reg_im[93];
  assign Delay1_bypass_next_re[94] = Delay1_reg_re[94];
  assign Delay1_bypass_next_im[94] = Delay1_reg_im[94];
  assign Delay1_bypass_next_re[95] = Delay1_reg_re[95];
  assign Delay1_bypass_next_im[95] = Delay1_reg_im[95];
  assign Delay1_bypass_next_re[96] = Delay1_reg_re[96];
  assign Delay1_bypass_next_im[96] = Delay1_reg_im[96];
  assign Delay1_bypass_next_re[97] = Delay1_reg_re[97];
  assign Delay1_bypass_next_im[97] = Delay1_reg_im[97];
  assign Delay1_bypass_next_re[98] = Delay1_reg_re[98];
  assign Delay1_bypass_next_im[98] = Delay1_reg_im[98];
  assign Delay1_bypass_next_re[99] = Delay1_reg_re[99];
  assign Delay1_bypass_next_im[99] = Delay1_reg_im[99];
  assign Delay1_bypass_next_re[100] = Delay1_reg_re[100];
  assign Delay1_bypass_next_im[100] = Delay1_reg_im[100];
  assign Delay1_bypass_next_re[101] = Delay1_reg_re[101];
  assign Delay1_bypass_next_im[101] = Delay1_reg_im[101];
  assign Delay1_bypass_next_re[102] = Delay1_reg_re[102];
  assign Delay1_bypass_next_im[102] = Delay1_reg_im[102];
  assign Delay1_bypass_next_re[103] = Delay1_reg_re[103];
  assign Delay1_bypass_next_im[103] = Delay1_reg_im[103];
  assign Delay1_bypass_next_re[104] = Delay1_reg_re[104];
  assign Delay1_bypass_next_im[104] = Delay1_reg_im[104];
  assign Delay1_bypass_next_re[105] = Delay1_reg_re[105];
  assign Delay1_bypass_next_im[105] = Delay1_reg_im[105];
  assign Delay1_bypass_next_re[106] = Delay1_reg_re[106];
  assign Delay1_bypass_next_im[106] = Delay1_reg_im[106];
  assign Delay1_bypass_next_re[107] = Delay1_reg_re[107];
  assign Delay1_bypass_next_im[107] = Delay1_reg_im[107];
  assign Delay1_bypass_next_re[108] = Delay1_reg_re[108];
  assign Delay1_bypass_next_im[108] = Delay1_reg_im[108];
  assign Delay1_bypass_next_re[109] = Delay1_reg_re[109];
  assign Delay1_bypass_next_im[109] = Delay1_reg_im[109];
  assign Delay1_bypass_next_re[110] = Delay1_reg_re[110];
  assign Delay1_bypass_next_im[110] = Delay1_reg_im[110];
  assign Delay1_bypass_next_re[111] = Delay1_reg_re[111];
  assign Delay1_bypass_next_im[111] = Delay1_reg_im[111];
  assign Delay1_bypass_next_re[112] = Delay1_reg_re[112];
  assign Delay1_bypass_next_im[112] = Delay1_reg_im[112];
  assign Delay1_bypass_next_re[113] = Delay1_reg_re[113];
  assign Delay1_bypass_next_im[113] = Delay1_reg_im[113];
  assign Delay1_bypass_next_re[114] = Delay1_reg_re[114];
  assign Delay1_bypass_next_im[114] = Delay1_reg_im[114];
  assign Delay1_bypass_next_re[115] = Delay1_reg_re[115];
  assign Delay1_bypass_next_im[115] = Delay1_reg_im[115];
  assign Delay1_bypass_next_re[116] = Delay1_reg_re[116];
  assign Delay1_bypass_next_im[116] = Delay1_reg_im[116];
  assign Delay1_bypass_next_re[117] = Delay1_reg_re[117];
  assign Delay1_bypass_next_im[117] = Delay1_reg_im[117];
  assign Delay1_bypass_next_re[118] = Delay1_reg_re[118];
  assign Delay1_bypass_next_im[118] = Delay1_reg_im[118];
  assign Delay1_bypass_next_re[119] = Delay1_reg_re[119];
  assign Delay1_bypass_next_im[119] = Delay1_reg_im[119];
  assign Delay1_bypass_next_re[120] = Delay1_reg_re[120];
  assign Delay1_bypass_next_im[120] = Delay1_reg_im[120];
  assign Delay1_bypass_next_re[121] = Delay1_reg_re[121];
  assign Delay1_bypass_next_im[121] = Delay1_reg_im[121];
  assign Delay1_bypass_next_re[122] = Delay1_reg_re[122];
  assign Delay1_bypass_next_im[122] = Delay1_reg_im[122];
  assign Delay1_bypass_next_re[123] = Delay1_reg_re[123];
  assign Delay1_bypass_next_im[123] = Delay1_reg_im[123];
  assign Delay1_bypass_next_re[124] = Delay1_reg_re[124];
  assign Delay1_bypass_next_im[124] = Delay1_reg_im[124];
  assign Delay1_bypass_next_re[125] = Delay1_reg_re[125];
  assign Delay1_bypass_next_im[125] = Delay1_reg_im[125];
  assign Delay1_bypass_next_re[126] = Delay1_reg_re[126];
  assign Delay1_bypass_next_im[126] = Delay1_reg_im[126];
  assign Delay1_bypass_next_re[127] = Delay1_reg_re[127];
  assign Delay1_bypass_next_im[127] = Delay1_reg_im[127];
  assign Delay1_reg_next_re[0] = DATA_B_re;
  assign Delay1_reg_next_im[0] = DATA_B_im;
  assign Delay1_reg_next_re[1] = Delay1_reg_re[0];
  assign Delay1_reg_next_im[1] = Delay1_reg_im[0];
  assign Delay1_reg_next_re[2] = Delay1_reg_re[1];
  assign Delay1_reg_next_im[2] = Delay1_reg_im[1];
  assign Delay1_reg_next_re[3] = Delay1_reg_re[2];
  assign Delay1_reg_next_im[3] = Delay1_reg_im[2];
  assign Delay1_reg_next_re[4] = Delay1_reg_re[3];
  assign Delay1_reg_next_im[4] = Delay1_reg_im[3];
  assign Delay1_reg_next_re[5] = Delay1_reg_re[4];
  assign Delay1_reg_next_im[5] = Delay1_reg_im[4];
  assign Delay1_reg_next_re[6] = Delay1_reg_re[5];
  assign Delay1_reg_next_im[6] = Delay1_reg_im[5];
  assign Delay1_reg_next_re[7] = Delay1_reg_re[6];
  assign Delay1_reg_next_im[7] = Delay1_reg_im[6];
  assign Delay1_reg_next_re[8] = Delay1_reg_re[7];
  assign Delay1_reg_next_im[8] = Delay1_reg_im[7];
  assign Delay1_reg_next_re[9] = Delay1_reg_re[8];
  assign Delay1_reg_next_im[9] = Delay1_reg_im[8];
  assign Delay1_reg_next_re[10] = Delay1_reg_re[9];
  assign Delay1_reg_next_im[10] = Delay1_reg_im[9];
  assign Delay1_reg_next_re[11] = Delay1_reg_re[10];
  assign Delay1_reg_next_im[11] = Delay1_reg_im[10];
  assign Delay1_reg_next_re[12] = Delay1_reg_re[11];
  assign Delay1_reg_next_im[12] = Delay1_reg_im[11];
  assign Delay1_reg_next_re[13] = Delay1_reg_re[12];
  assign Delay1_reg_next_im[13] = Delay1_reg_im[12];
  assign Delay1_reg_next_re[14] = Delay1_reg_re[13];
  assign Delay1_reg_next_im[14] = Delay1_reg_im[13];
  assign Delay1_reg_next_re[15] = Delay1_reg_re[14];
  assign Delay1_reg_next_im[15] = Delay1_reg_im[14];
  assign Delay1_reg_next_re[16] = Delay1_reg_re[15];
  assign Delay1_reg_next_im[16] = Delay1_reg_im[15];
  assign Delay1_reg_next_re[17] = Delay1_reg_re[16];
  assign Delay1_reg_next_im[17] = Delay1_reg_im[16];
  assign Delay1_reg_next_re[18] = Delay1_reg_re[17];
  assign Delay1_reg_next_im[18] = Delay1_reg_im[17];
  assign Delay1_reg_next_re[19] = Delay1_reg_re[18];
  assign Delay1_reg_next_im[19] = Delay1_reg_im[18];
  assign Delay1_reg_next_re[20] = Delay1_reg_re[19];
  assign Delay1_reg_next_im[20] = Delay1_reg_im[19];
  assign Delay1_reg_next_re[21] = Delay1_reg_re[20];
  assign Delay1_reg_next_im[21] = Delay1_reg_im[20];
  assign Delay1_reg_next_re[22] = Delay1_reg_re[21];
  assign Delay1_reg_next_im[22] = Delay1_reg_im[21];
  assign Delay1_reg_next_re[23] = Delay1_reg_re[22];
  assign Delay1_reg_next_im[23] = Delay1_reg_im[22];
  assign Delay1_reg_next_re[24] = Delay1_reg_re[23];
  assign Delay1_reg_next_im[24] = Delay1_reg_im[23];
  assign Delay1_reg_next_re[25] = Delay1_reg_re[24];
  assign Delay1_reg_next_im[25] = Delay1_reg_im[24];
  assign Delay1_reg_next_re[26] = Delay1_reg_re[25];
  assign Delay1_reg_next_im[26] = Delay1_reg_im[25];
  assign Delay1_reg_next_re[27] = Delay1_reg_re[26];
  assign Delay1_reg_next_im[27] = Delay1_reg_im[26];
  assign Delay1_reg_next_re[28] = Delay1_reg_re[27];
  assign Delay1_reg_next_im[28] = Delay1_reg_im[27];
  assign Delay1_reg_next_re[29] = Delay1_reg_re[28];
  assign Delay1_reg_next_im[29] = Delay1_reg_im[28];
  assign Delay1_reg_next_re[30] = Delay1_reg_re[29];
  assign Delay1_reg_next_im[30] = Delay1_reg_im[29];
  assign Delay1_reg_next_re[31] = Delay1_reg_re[30];
  assign Delay1_reg_next_im[31] = Delay1_reg_im[30];
  assign Delay1_reg_next_re[32] = Delay1_reg_re[31];
  assign Delay1_reg_next_im[32] = Delay1_reg_im[31];
  assign Delay1_reg_next_re[33] = Delay1_reg_re[32];
  assign Delay1_reg_next_im[33] = Delay1_reg_im[32];
  assign Delay1_reg_next_re[34] = Delay1_reg_re[33];
  assign Delay1_reg_next_im[34] = Delay1_reg_im[33];
  assign Delay1_reg_next_re[35] = Delay1_reg_re[34];
  assign Delay1_reg_next_im[35] = Delay1_reg_im[34];
  assign Delay1_reg_next_re[36] = Delay1_reg_re[35];
  assign Delay1_reg_next_im[36] = Delay1_reg_im[35];
  assign Delay1_reg_next_re[37] = Delay1_reg_re[36];
  assign Delay1_reg_next_im[37] = Delay1_reg_im[36];
  assign Delay1_reg_next_re[38] = Delay1_reg_re[37];
  assign Delay1_reg_next_im[38] = Delay1_reg_im[37];
  assign Delay1_reg_next_re[39] = Delay1_reg_re[38];
  assign Delay1_reg_next_im[39] = Delay1_reg_im[38];
  assign Delay1_reg_next_re[40] = Delay1_reg_re[39];
  assign Delay1_reg_next_im[40] = Delay1_reg_im[39];
  assign Delay1_reg_next_re[41] = Delay1_reg_re[40];
  assign Delay1_reg_next_im[41] = Delay1_reg_im[40];
  assign Delay1_reg_next_re[42] = Delay1_reg_re[41];
  assign Delay1_reg_next_im[42] = Delay1_reg_im[41];
  assign Delay1_reg_next_re[43] = Delay1_reg_re[42];
  assign Delay1_reg_next_im[43] = Delay1_reg_im[42];
  assign Delay1_reg_next_re[44] = Delay1_reg_re[43];
  assign Delay1_reg_next_im[44] = Delay1_reg_im[43];
  assign Delay1_reg_next_re[45] = Delay1_reg_re[44];
  assign Delay1_reg_next_im[45] = Delay1_reg_im[44];
  assign Delay1_reg_next_re[46] = Delay1_reg_re[45];
  assign Delay1_reg_next_im[46] = Delay1_reg_im[45];
  assign Delay1_reg_next_re[47] = Delay1_reg_re[46];
  assign Delay1_reg_next_im[47] = Delay1_reg_im[46];
  assign Delay1_reg_next_re[48] = Delay1_reg_re[47];
  assign Delay1_reg_next_im[48] = Delay1_reg_im[47];
  assign Delay1_reg_next_re[49] = Delay1_reg_re[48];
  assign Delay1_reg_next_im[49] = Delay1_reg_im[48];
  assign Delay1_reg_next_re[50] = Delay1_reg_re[49];
  assign Delay1_reg_next_im[50] = Delay1_reg_im[49];
  assign Delay1_reg_next_re[51] = Delay1_reg_re[50];
  assign Delay1_reg_next_im[51] = Delay1_reg_im[50];
  assign Delay1_reg_next_re[52] = Delay1_reg_re[51];
  assign Delay1_reg_next_im[52] = Delay1_reg_im[51];
  assign Delay1_reg_next_re[53] = Delay1_reg_re[52];
  assign Delay1_reg_next_im[53] = Delay1_reg_im[52];
  assign Delay1_reg_next_re[54] = Delay1_reg_re[53];
  assign Delay1_reg_next_im[54] = Delay1_reg_im[53];
  assign Delay1_reg_next_re[55] = Delay1_reg_re[54];
  assign Delay1_reg_next_im[55] = Delay1_reg_im[54];
  assign Delay1_reg_next_re[56] = Delay1_reg_re[55];
  assign Delay1_reg_next_im[56] = Delay1_reg_im[55];
  assign Delay1_reg_next_re[57] = Delay1_reg_re[56];
  assign Delay1_reg_next_im[57] = Delay1_reg_im[56];
  assign Delay1_reg_next_re[58] = Delay1_reg_re[57];
  assign Delay1_reg_next_im[58] = Delay1_reg_im[57];
  assign Delay1_reg_next_re[59] = Delay1_reg_re[58];
  assign Delay1_reg_next_im[59] = Delay1_reg_im[58];
  assign Delay1_reg_next_re[60] = Delay1_reg_re[59];
  assign Delay1_reg_next_im[60] = Delay1_reg_im[59];
  assign Delay1_reg_next_re[61] = Delay1_reg_re[60];
  assign Delay1_reg_next_im[61] = Delay1_reg_im[60];
  assign Delay1_reg_next_re[62] = Delay1_reg_re[61];
  assign Delay1_reg_next_im[62] = Delay1_reg_im[61];
  assign Delay1_reg_next_re[63] = Delay1_reg_re[62];
  assign Delay1_reg_next_im[63] = Delay1_reg_im[62];
  assign Delay1_reg_next_re[64] = Delay1_reg_re[63];
  assign Delay1_reg_next_im[64] = Delay1_reg_im[63];
  assign Delay1_reg_next_re[65] = Delay1_reg_re[64];
  assign Delay1_reg_next_im[65] = Delay1_reg_im[64];
  assign Delay1_reg_next_re[66] = Delay1_reg_re[65];
  assign Delay1_reg_next_im[66] = Delay1_reg_im[65];
  assign Delay1_reg_next_re[67] = Delay1_reg_re[66];
  assign Delay1_reg_next_im[67] = Delay1_reg_im[66];
  assign Delay1_reg_next_re[68] = Delay1_reg_re[67];
  assign Delay1_reg_next_im[68] = Delay1_reg_im[67];
  assign Delay1_reg_next_re[69] = Delay1_reg_re[68];
  assign Delay1_reg_next_im[69] = Delay1_reg_im[68];
  assign Delay1_reg_next_re[70] = Delay1_reg_re[69];
  assign Delay1_reg_next_im[70] = Delay1_reg_im[69];
  assign Delay1_reg_next_re[71] = Delay1_reg_re[70];
  assign Delay1_reg_next_im[71] = Delay1_reg_im[70];
  assign Delay1_reg_next_re[72] = Delay1_reg_re[71];
  assign Delay1_reg_next_im[72] = Delay1_reg_im[71];
  assign Delay1_reg_next_re[73] = Delay1_reg_re[72];
  assign Delay1_reg_next_im[73] = Delay1_reg_im[72];
  assign Delay1_reg_next_re[74] = Delay1_reg_re[73];
  assign Delay1_reg_next_im[74] = Delay1_reg_im[73];
  assign Delay1_reg_next_re[75] = Delay1_reg_re[74];
  assign Delay1_reg_next_im[75] = Delay1_reg_im[74];
  assign Delay1_reg_next_re[76] = Delay1_reg_re[75];
  assign Delay1_reg_next_im[76] = Delay1_reg_im[75];
  assign Delay1_reg_next_re[77] = Delay1_reg_re[76];
  assign Delay1_reg_next_im[77] = Delay1_reg_im[76];
  assign Delay1_reg_next_re[78] = Delay1_reg_re[77];
  assign Delay1_reg_next_im[78] = Delay1_reg_im[77];
  assign Delay1_reg_next_re[79] = Delay1_reg_re[78];
  assign Delay1_reg_next_im[79] = Delay1_reg_im[78];
  assign Delay1_reg_next_re[80] = Delay1_reg_re[79];
  assign Delay1_reg_next_im[80] = Delay1_reg_im[79];
  assign Delay1_reg_next_re[81] = Delay1_reg_re[80];
  assign Delay1_reg_next_im[81] = Delay1_reg_im[80];
  assign Delay1_reg_next_re[82] = Delay1_reg_re[81];
  assign Delay1_reg_next_im[82] = Delay1_reg_im[81];
  assign Delay1_reg_next_re[83] = Delay1_reg_re[82];
  assign Delay1_reg_next_im[83] = Delay1_reg_im[82];
  assign Delay1_reg_next_re[84] = Delay1_reg_re[83];
  assign Delay1_reg_next_im[84] = Delay1_reg_im[83];
  assign Delay1_reg_next_re[85] = Delay1_reg_re[84];
  assign Delay1_reg_next_im[85] = Delay1_reg_im[84];
  assign Delay1_reg_next_re[86] = Delay1_reg_re[85];
  assign Delay1_reg_next_im[86] = Delay1_reg_im[85];
  assign Delay1_reg_next_re[87] = Delay1_reg_re[86];
  assign Delay1_reg_next_im[87] = Delay1_reg_im[86];
  assign Delay1_reg_next_re[88] = Delay1_reg_re[87];
  assign Delay1_reg_next_im[88] = Delay1_reg_im[87];
  assign Delay1_reg_next_re[89] = Delay1_reg_re[88];
  assign Delay1_reg_next_im[89] = Delay1_reg_im[88];
  assign Delay1_reg_next_re[90] = Delay1_reg_re[89];
  assign Delay1_reg_next_im[90] = Delay1_reg_im[89];
  assign Delay1_reg_next_re[91] = Delay1_reg_re[90];
  assign Delay1_reg_next_im[91] = Delay1_reg_im[90];
  assign Delay1_reg_next_re[92] = Delay1_reg_re[91];
  assign Delay1_reg_next_im[92] = Delay1_reg_im[91];
  assign Delay1_reg_next_re[93] = Delay1_reg_re[92];
  assign Delay1_reg_next_im[93] = Delay1_reg_im[92];
  assign Delay1_reg_next_re[94] = Delay1_reg_re[93];
  assign Delay1_reg_next_im[94] = Delay1_reg_im[93];
  assign Delay1_reg_next_re[95] = Delay1_reg_re[94];
  assign Delay1_reg_next_im[95] = Delay1_reg_im[94];
  assign Delay1_reg_next_re[96] = Delay1_reg_re[95];
  assign Delay1_reg_next_im[96] = Delay1_reg_im[95];
  assign Delay1_reg_next_re[97] = Delay1_reg_re[96];
  assign Delay1_reg_next_im[97] = Delay1_reg_im[96];
  assign Delay1_reg_next_re[98] = Delay1_reg_re[97];
  assign Delay1_reg_next_im[98] = Delay1_reg_im[97];
  assign Delay1_reg_next_re[99] = Delay1_reg_re[98];
  assign Delay1_reg_next_im[99] = Delay1_reg_im[98];
  assign Delay1_reg_next_re[100] = Delay1_reg_re[99];
  assign Delay1_reg_next_im[100] = Delay1_reg_im[99];
  assign Delay1_reg_next_re[101] = Delay1_reg_re[100];
  assign Delay1_reg_next_im[101] = Delay1_reg_im[100];
  assign Delay1_reg_next_re[102] = Delay1_reg_re[101];
  assign Delay1_reg_next_im[102] = Delay1_reg_im[101];
  assign Delay1_reg_next_re[103] = Delay1_reg_re[102];
  assign Delay1_reg_next_im[103] = Delay1_reg_im[102];
  assign Delay1_reg_next_re[104] = Delay1_reg_re[103];
  assign Delay1_reg_next_im[104] = Delay1_reg_im[103];
  assign Delay1_reg_next_re[105] = Delay1_reg_re[104];
  assign Delay1_reg_next_im[105] = Delay1_reg_im[104];
  assign Delay1_reg_next_re[106] = Delay1_reg_re[105];
  assign Delay1_reg_next_im[106] = Delay1_reg_im[105];
  assign Delay1_reg_next_re[107] = Delay1_reg_re[106];
  assign Delay1_reg_next_im[107] = Delay1_reg_im[106];
  assign Delay1_reg_next_re[108] = Delay1_reg_re[107];
  assign Delay1_reg_next_im[108] = Delay1_reg_im[107];
  assign Delay1_reg_next_re[109] = Delay1_reg_re[108];
  assign Delay1_reg_next_im[109] = Delay1_reg_im[108];
  assign Delay1_reg_next_re[110] = Delay1_reg_re[109];
  assign Delay1_reg_next_im[110] = Delay1_reg_im[109];
  assign Delay1_reg_next_re[111] = Delay1_reg_re[110];
  assign Delay1_reg_next_im[111] = Delay1_reg_im[110];
  assign Delay1_reg_next_re[112] = Delay1_reg_re[111];
  assign Delay1_reg_next_im[112] = Delay1_reg_im[111];
  assign Delay1_reg_next_re[113] = Delay1_reg_re[112];
  assign Delay1_reg_next_im[113] = Delay1_reg_im[112];
  assign Delay1_reg_next_re[114] = Delay1_reg_re[113];
  assign Delay1_reg_next_im[114] = Delay1_reg_im[113];
  assign Delay1_reg_next_re[115] = Delay1_reg_re[114];
  assign Delay1_reg_next_im[115] = Delay1_reg_im[114];
  assign Delay1_reg_next_re[116] = Delay1_reg_re[115];
  assign Delay1_reg_next_im[116] = Delay1_reg_im[115];
  assign Delay1_reg_next_re[117] = Delay1_reg_re[116];
  assign Delay1_reg_next_im[117] = Delay1_reg_im[116];
  assign Delay1_reg_next_re[118] = Delay1_reg_re[117];
  assign Delay1_reg_next_im[118] = Delay1_reg_im[117];
  assign Delay1_reg_next_re[119] = Delay1_reg_re[118];
  assign Delay1_reg_next_im[119] = Delay1_reg_im[118];
  assign Delay1_reg_next_re[120] = Delay1_reg_re[119];
  assign Delay1_reg_next_im[120] = Delay1_reg_im[119];
  assign Delay1_reg_next_re[121] = Delay1_reg_re[120];
  assign Delay1_reg_next_im[121] = Delay1_reg_im[120];
  assign Delay1_reg_next_re[122] = Delay1_reg_re[121];
  assign Delay1_reg_next_im[122] = Delay1_reg_im[121];
  assign Delay1_reg_next_re[123] = Delay1_reg_re[122];
  assign Delay1_reg_next_im[123] = Delay1_reg_im[122];
  assign Delay1_reg_next_re[124] = Delay1_reg_re[123];
  assign Delay1_reg_next_im[124] = Delay1_reg_im[123];
  assign Delay1_reg_next_re[125] = Delay1_reg_re[124];
  assign Delay1_reg_next_im[125] = Delay1_reg_im[124];
  assign Delay1_reg_next_re[126] = Delay1_reg_re[125];
  assign Delay1_reg_next_im[126] = Delay1_reg_im[125];
  assign Delay1_reg_next_re[127] = Delay1_reg_re[126];
  assign Delay1_reg_next_im[127] = Delay1_reg_im[126];



  assign Delay1_out1_re = (controlSigOut_1 == 8'b00000000 ? delayTapWire_re[0] :
              (controlSigOut_1 == 8'b00000001 ? delayTapWire_re[1] :
              (controlSigOut_1 == 8'b00000010 ? delayTapWire_re[2] :
              (controlSigOut_1 == 8'b00000011 ? delayTapWire_re[3] :
              (controlSigOut_1 == 8'b00000100 ? delayTapWire_re[4] :
              (controlSigOut_1 == 8'b00000101 ? delayTapWire_re[5] :
              (controlSigOut_1 == 8'b00000110 ? delayTapWire_re[6] :
              (controlSigOut_1 == 8'b00000111 ? delayTapWire_re[7] :
              (controlSigOut_1 == 8'b00001000 ? delayTapWire_re[8] :
              (controlSigOut_1 == 8'b00001001 ? delayTapWire_re[9] :
              (controlSigOut_1 == 8'b00001010 ? delayTapWire_re[10] :
              (controlSigOut_1 == 8'b00001011 ? delayTapWire_re[11] :
              (controlSigOut_1 == 8'b00001100 ? delayTapWire_re[12] :
              (controlSigOut_1 == 8'b00001101 ? delayTapWire_re[13] :
              (controlSigOut_1 == 8'b00001110 ? delayTapWire_re[14] :
              (controlSigOut_1 == 8'b00001111 ? delayTapWire_re[15] :
              (controlSigOut_1 == 8'b00010000 ? delayTapWire_re[16] :
              (controlSigOut_1 == 8'b00010001 ? delayTapWire_re[17] :
              (controlSigOut_1 == 8'b00010010 ? delayTapWire_re[18] :
              (controlSigOut_1 == 8'b00010011 ? delayTapWire_re[19] :
              (controlSigOut_1 == 8'b00010100 ? delayTapWire_re[20] :
              (controlSigOut_1 == 8'b00010101 ? delayTapWire_re[21] :
              (controlSigOut_1 == 8'b00010110 ? delayTapWire_re[22] :
              (controlSigOut_1 == 8'b00010111 ? delayTapWire_re[23] :
              (controlSigOut_1 == 8'b00011000 ? delayTapWire_re[24] :
              (controlSigOut_1 == 8'b00011001 ? delayTapWire_re[25] :
              (controlSigOut_1 == 8'b00011010 ? delayTapWire_re[26] :
              (controlSigOut_1 == 8'b00011011 ? delayTapWire_re[27] :
              (controlSigOut_1 == 8'b00011100 ? delayTapWire_re[28] :
              (controlSigOut_1 == 8'b00011101 ? delayTapWire_re[29] :
              (controlSigOut_1 == 8'b00011110 ? delayTapWire_re[30] :
              (controlSigOut_1 == 8'b00011111 ? delayTapWire_re[31] :
              (controlSigOut_1 == 8'b00100000 ? delayTapWire_re[32] :
              (controlSigOut_1 == 8'b00100001 ? delayTapWire_re[33] :
              (controlSigOut_1 == 8'b00100010 ? delayTapWire_re[34] :
              (controlSigOut_1 == 8'b00100011 ? delayTapWire_re[35] :
              (controlSigOut_1 == 8'b00100100 ? delayTapWire_re[36] :
              (controlSigOut_1 == 8'b00100101 ? delayTapWire_re[37] :
              (controlSigOut_1 == 8'b00100110 ? delayTapWire_re[38] :
              (controlSigOut_1 == 8'b00100111 ? delayTapWire_re[39] :
              (controlSigOut_1 == 8'b00101000 ? delayTapWire_re[40] :
              (controlSigOut_1 == 8'b00101001 ? delayTapWire_re[41] :
              (controlSigOut_1 == 8'b00101010 ? delayTapWire_re[42] :
              (controlSigOut_1 == 8'b00101011 ? delayTapWire_re[43] :
              (controlSigOut_1 == 8'b00101100 ? delayTapWire_re[44] :
              (controlSigOut_1 == 8'b00101101 ? delayTapWire_re[45] :
              (controlSigOut_1 == 8'b00101110 ? delayTapWire_re[46] :
              (controlSigOut_1 == 8'b00101111 ? delayTapWire_re[47] :
              (controlSigOut_1 == 8'b00110000 ? delayTapWire_re[48] :
              (controlSigOut_1 == 8'b00110001 ? delayTapWire_re[49] :
              (controlSigOut_1 == 8'b00110010 ? delayTapWire_re[50] :
              (controlSigOut_1 == 8'b00110011 ? delayTapWire_re[51] :
              (controlSigOut_1 == 8'b00110100 ? delayTapWire_re[52] :
              (controlSigOut_1 == 8'b00110101 ? delayTapWire_re[53] :
              (controlSigOut_1 == 8'b00110110 ? delayTapWire_re[54] :
              (controlSigOut_1 == 8'b00110111 ? delayTapWire_re[55] :
              (controlSigOut_1 == 8'b00111000 ? delayTapWire_re[56] :
              (controlSigOut_1 == 8'b00111001 ? delayTapWire_re[57] :
              (controlSigOut_1 == 8'b00111010 ? delayTapWire_re[58] :
              (controlSigOut_1 == 8'b00111011 ? delayTapWire_re[59] :
              (controlSigOut_1 == 8'b00111100 ? delayTapWire_re[60] :
              (controlSigOut_1 == 8'b00111101 ? delayTapWire_re[61] :
              (controlSigOut_1 == 8'b00111110 ? delayTapWire_re[62] :
              (controlSigOut_1 == 8'b00111111 ? delayTapWire_re[63] :
              (controlSigOut_1 == 8'b01000000 ? delayTapWire_re[64] :
              (controlSigOut_1 == 8'b01000001 ? delayTapWire_re[65] :
              (controlSigOut_1 == 8'b01000010 ? delayTapWire_re[66] :
              (controlSigOut_1 == 8'b01000011 ? delayTapWire_re[67] :
              (controlSigOut_1 == 8'b01000100 ? delayTapWire_re[68] :
              (controlSigOut_1 == 8'b01000101 ? delayTapWire_re[69] :
              (controlSigOut_1 == 8'b01000110 ? delayTapWire_re[70] :
              (controlSigOut_1 == 8'b01000111 ? delayTapWire_re[71] :
              (controlSigOut_1 == 8'b01001000 ? delayTapWire_re[72] :
              (controlSigOut_1 == 8'b01001001 ? delayTapWire_re[73] :
              (controlSigOut_1 == 8'b01001010 ? delayTapWire_re[74] :
              (controlSigOut_1 == 8'b01001011 ? delayTapWire_re[75] :
              (controlSigOut_1 == 8'b01001100 ? delayTapWire_re[76] :
              (controlSigOut_1 == 8'b01001101 ? delayTapWire_re[77] :
              (controlSigOut_1 == 8'b01001110 ? delayTapWire_re[78] :
              (controlSigOut_1 == 8'b01001111 ? delayTapWire_re[79] :
              (controlSigOut_1 == 8'b01010000 ? delayTapWire_re[80] :
              (controlSigOut_1 == 8'b01010001 ? delayTapWire_re[81] :
              (controlSigOut_1 == 8'b01010010 ? delayTapWire_re[82] :
              (controlSigOut_1 == 8'b01010011 ? delayTapWire_re[83] :
              (controlSigOut_1 == 8'b01010100 ? delayTapWire_re[84] :
              (controlSigOut_1 == 8'b01010101 ? delayTapWire_re[85] :
              (controlSigOut_1 == 8'b01010110 ? delayTapWire_re[86] :
              (controlSigOut_1 == 8'b01010111 ? delayTapWire_re[87] :
              (controlSigOut_1 == 8'b01011000 ? delayTapWire_re[88] :
              (controlSigOut_1 == 8'b01011001 ? delayTapWire_re[89] :
              (controlSigOut_1 == 8'b01011010 ? delayTapWire_re[90] :
              (controlSigOut_1 == 8'b01011011 ? delayTapWire_re[91] :
              (controlSigOut_1 == 8'b01011100 ? delayTapWire_re[92] :
              (controlSigOut_1 == 8'b01011101 ? delayTapWire_re[93] :
              (controlSigOut_1 == 8'b01011110 ? delayTapWire_re[94] :
              (controlSigOut_1 == 8'b01011111 ? delayTapWire_re[95] :
              (controlSigOut_1 == 8'b01100000 ? delayTapWire_re[96] :
              (controlSigOut_1 == 8'b01100001 ? delayTapWire_re[97] :
              (controlSigOut_1 == 8'b01100010 ? delayTapWire_re[98] :
              (controlSigOut_1 == 8'b01100011 ? delayTapWire_re[99] :
              (controlSigOut_1 == 8'b01100100 ? delayTapWire_re[100] :
              (controlSigOut_1 == 8'b01100101 ? delayTapWire_re[101] :
              (controlSigOut_1 == 8'b01100110 ? delayTapWire_re[102] :
              (controlSigOut_1 == 8'b01100111 ? delayTapWire_re[103] :
              (controlSigOut_1 == 8'b01101000 ? delayTapWire_re[104] :
              (controlSigOut_1 == 8'b01101001 ? delayTapWire_re[105] :
              (controlSigOut_1 == 8'b01101010 ? delayTapWire_re[106] :
              (controlSigOut_1 == 8'b01101011 ? delayTapWire_re[107] :
              (controlSigOut_1 == 8'b01101100 ? delayTapWire_re[108] :
              (controlSigOut_1 == 8'b01101101 ? delayTapWire_re[109] :
              (controlSigOut_1 == 8'b01101110 ? delayTapWire_re[110] :
              (controlSigOut_1 == 8'b01101111 ? delayTapWire_re[111] :
              (controlSigOut_1 == 8'b01110000 ? delayTapWire_re[112] :
              (controlSigOut_1 == 8'b01110001 ? delayTapWire_re[113] :
              (controlSigOut_1 == 8'b01110010 ? delayTapWire_re[114] :
              (controlSigOut_1 == 8'b01110011 ? delayTapWire_re[115] :
              (controlSigOut_1 == 8'b01110100 ? delayTapWire_re[116] :
              (controlSigOut_1 == 8'b01110101 ? delayTapWire_re[117] :
              (controlSigOut_1 == 8'b01110110 ? delayTapWire_re[118] :
              (controlSigOut_1 == 8'b01110111 ? delayTapWire_re[119] :
              (controlSigOut_1 == 8'b01111000 ? delayTapWire_re[120] :
              (controlSigOut_1 == 8'b01111001 ? delayTapWire_re[121] :
              (controlSigOut_1 == 8'b01111010 ? delayTapWire_re[122] :
              (controlSigOut_1 == 8'b01111011 ? delayTapWire_re[123] :
              (controlSigOut_1 == 8'b01111100 ? delayTapWire_re[124] :
              (controlSigOut_1 == 8'b01111101 ? delayTapWire_re[125] :
              (controlSigOut_1 == 8'b01111110 ? delayTapWire_re[126] :
              (controlSigOut_1 == 8'b01111111 ? delayTapWire_re[127] :
              delayTapWire_re[128]))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
  assign Delay1_out1_im = (controlSigOut_1 == 8'b00000000 ? delayTapWire_im[0] :
              (controlSigOut_1 == 8'b00000001 ? delayTapWire_im[1] :
              (controlSigOut_1 == 8'b00000010 ? delayTapWire_im[2] :
              (controlSigOut_1 == 8'b00000011 ? delayTapWire_im[3] :
              (controlSigOut_1 == 8'b00000100 ? delayTapWire_im[4] :
              (controlSigOut_1 == 8'b00000101 ? delayTapWire_im[5] :
              (controlSigOut_1 == 8'b00000110 ? delayTapWire_im[6] :
              (controlSigOut_1 == 8'b00000111 ? delayTapWire_im[7] :
              (controlSigOut_1 == 8'b00001000 ? delayTapWire_im[8] :
              (controlSigOut_1 == 8'b00001001 ? delayTapWire_im[9] :
              (controlSigOut_1 == 8'b00001010 ? delayTapWire_im[10] :
              (controlSigOut_1 == 8'b00001011 ? delayTapWire_im[11] :
              (controlSigOut_1 == 8'b00001100 ? delayTapWire_im[12] :
              (controlSigOut_1 == 8'b00001101 ? delayTapWire_im[13] :
              (controlSigOut_1 == 8'b00001110 ? delayTapWire_im[14] :
              (controlSigOut_1 == 8'b00001111 ? delayTapWire_im[15] :
              (controlSigOut_1 == 8'b00010000 ? delayTapWire_im[16] :
              (controlSigOut_1 == 8'b00010001 ? delayTapWire_im[17] :
              (controlSigOut_1 == 8'b00010010 ? delayTapWire_im[18] :
              (controlSigOut_1 == 8'b00010011 ? delayTapWire_im[19] :
              (controlSigOut_1 == 8'b00010100 ? delayTapWire_im[20] :
              (controlSigOut_1 == 8'b00010101 ? delayTapWire_im[21] :
              (controlSigOut_1 == 8'b00010110 ? delayTapWire_im[22] :
              (controlSigOut_1 == 8'b00010111 ? delayTapWire_im[23] :
              (controlSigOut_1 == 8'b00011000 ? delayTapWire_im[24] :
              (controlSigOut_1 == 8'b00011001 ? delayTapWire_im[25] :
              (controlSigOut_1 == 8'b00011010 ? delayTapWire_im[26] :
              (controlSigOut_1 == 8'b00011011 ? delayTapWire_im[27] :
              (controlSigOut_1 == 8'b00011100 ? delayTapWire_im[28] :
              (controlSigOut_1 == 8'b00011101 ? delayTapWire_im[29] :
              (controlSigOut_1 == 8'b00011110 ? delayTapWire_im[30] :
              (controlSigOut_1 == 8'b00011111 ? delayTapWire_im[31] :
              (controlSigOut_1 == 8'b00100000 ? delayTapWire_im[32] :
              (controlSigOut_1 == 8'b00100001 ? delayTapWire_im[33] :
              (controlSigOut_1 == 8'b00100010 ? delayTapWire_im[34] :
              (controlSigOut_1 == 8'b00100011 ? delayTapWire_im[35] :
              (controlSigOut_1 == 8'b00100100 ? delayTapWire_im[36] :
              (controlSigOut_1 == 8'b00100101 ? delayTapWire_im[37] :
              (controlSigOut_1 == 8'b00100110 ? delayTapWire_im[38] :
              (controlSigOut_1 == 8'b00100111 ? delayTapWire_im[39] :
              (controlSigOut_1 == 8'b00101000 ? delayTapWire_im[40] :
              (controlSigOut_1 == 8'b00101001 ? delayTapWire_im[41] :
              (controlSigOut_1 == 8'b00101010 ? delayTapWire_im[42] :
              (controlSigOut_1 == 8'b00101011 ? delayTapWire_im[43] :
              (controlSigOut_1 == 8'b00101100 ? delayTapWire_im[44] :
              (controlSigOut_1 == 8'b00101101 ? delayTapWire_im[45] :
              (controlSigOut_1 == 8'b00101110 ? delayTapWire_im[46] :
              (controlSigOut_1 == 8'b00101111 ? delayTapWire_im[47] :
              (controlSigOut_1 == 8'b00110000 ? delayTapWire_im[48] :
              (controlSigOut_1 == 8'b00110001 ? delayTapWire_im[49] :
              (controlSigOut_1 == 8'b00110010 ? delayTapWire_im[50] :
              (controlSigOut_1 == 8'b00110011 ? delayTapWire_im[51] :
              (controlSigOut_1 == 8'b00110100 ? delayTapWire_im[52] :
              (controlSigOut_1 == 8'b00110101 ? delayTapWire_im[53] :
              (controlSigOut_1 == 8'b00110110 ? delayTapWire_im[54] :
              (controlSigOut_1 == 8'b00110111 ? delayTapWire_im[55] :
              (controlSigOut_1 == 8'b00111000 ? delayTapWire_im[56] :
              (controlSigOut_1 == 8'b00111001 ? delayTapWire_im[57] :
              (controlSigOut_1 == 8'b00111010 ? delayTapWire_im[58] :
              (controlSigOut_1 == 8'b00111011 ? delayTapWire_im[59] :
              (controlSigOut_1 == 8'b00111100 ? delayTapWire_im[60] :
              (controlSigOut_1 == 8'b00111101 ? delayTapWire_im[61] :
              (controlSigOut_1 == 8'b00111110 ? delayTapWire_im[62] :
              (controlSigOut_1 == 8'b00111111 ? delayTapWire_im[63] :
              (controlSigOut_1 == 8'b01000000 ? delayTapWire_im[64] :
              (controlSigOut_1 == 8'b01000001 ? delayTapWire_im[65] :
              (controlSigOut_1 == 8'b01000010 ? delayTapWire_im[66] :
              (controlSigOut_1 == 8'b01000011 ? delayTapWire_im[67] :
              (controlSigOut_1 == 8'b01000100 ? delayTapWire_im[68] :
              (controlSigOut_1 == 8'b01000101 ? delayTapWire_im[69] :
              (controlSigOut_1 == 8'b01000110 ? delayTapWire_im[70] :
              (controlSigOut_1 == 8'b01000111 ? delayTapWire_im[71] :
              (controlSigOut_1 == 8'b01001000 ? delayTapWire_im[72] :
              (controlSigOut_1 == 8'b01001001 ? delayTapWire_im[73] :
              (controlSigOut_1 == 8'b01001010 ? delayTapWire_im[74] :
              (controlSigOut_1 == 8'b01001011 ? delayTapWire_im[75] :
              (controlSigOut_1 == 8'b01001100 ? delayTapWire_im[76] :
              (controlSigOut_1 == 8'b01001101 ? delayTapWire_im[77] :
              (controlSigOut_1 == 8'b01001110 ? delayTapWire_im[78] :
              (controlSigOut_1 == 8'b01001111 ? delayTapWire_im[79] :
              (controlSigOut_1 == 8'b01010000 ? delayTapWire_im[80] :
              (controlSigOut_1 == 8'b01010001 ? delayTapWire_im[81] :
              (controlSigOut_1 == 8'b01010010 ? delayTapWire_im[82] :
              (controlSigOut_1 == 8'b01010011 ? delayTapWire_im[83] :
              (controlSigOut_1 == 8'b01010100 ? delayTapWire_im[84] :
              (controlSigOut_1 == 8'b01010101 ? delayTapWire_im[85] :
              (controlSigOut_1 == 8'b01010110 ? delayTapWire_im[86] :
              (controlSigOut_1 == 8'b01010111 ? delayTapWire_im[87] :
              (controlSigOut_1 == 8'b01011000 ? delayTapWire_im[88] :
              (controlSigOut_1 == 8'b01011001 ? delayTapWire_im[89] :
              (controlSigOut_1 == 8'b01011010 ? delayTapWire_im[90] :
              (controlSigOut_1 == 8'b01011011 ? delayTapWire_im[91] :
              (controlSigOut_1 == 8'b01011100 ? delayTapWire_im[92] :
              (controlSigOut_1 == 8'b01011101 ? delayTapWire_im[93] :
              (controlSigOut_1 == 8'b01011110 ? delayTapWire_im[94] :
              (controlSigOut_1 == 8'b01011111 ? delayTapWire_im[95] :
              (controlSigOut_1 == 8'b01100000 ? delayTapWire_im[96] :
              (controlSigOut_1 == 8'b01100001 ? delayTapWire_im[97] :
              (controlSigOut_1 == 8'b01100010 ? delayTapWire_im[98] :
              (controlSigOut_1 == 8'b01100011 ? delayTapWire_im[99] :
              (controlSigOut_1 == 8'b01100100 ? delayTapWire_im[100] :
              (controlSigOut_1 == 8'b01100101 ? delayTapWire_im[101] :
              (controlSigOut_1 == 8'b01100110 ? delayTapWire_im[102] :
              (controlSigOut_1 == 8'b01100111 ? delayTapWire_im[103] :
              (controlSigOut_1 == 8'b01101000 ? delayTapWire_im[104] :
              (controlSigOut_1 == 8'b01101001 ? delayTapWire_im[105] :
              (controlSigOut_1 == 8'b01101010 ? delayTapWire_im[106] :
              (controlSigOut_1 == 8'b01101011 ? delayTapWire_im[107] :
              (controlSigOut_1 == 8'b01101100 ? delayTapWire_im[108] :
              (controlSigOut_1 == 8'b01101101 ? delayTapWire_im[109] :
              (controlSigOut_1 == 8'b01101110 ? delayTapWire_im[110] :
              (controlSigOut_1 == 8'b01101111 ? delayTapWire_im[111] :
              (controlSigOut_1 == 8'b01110000 ? delayTapWire_im[112] :
              (controlSigOut_1 == 8'b01110001 ? delayTapWire_im[113] :
              (controlSigOut_1 == 8'b01110010 ? delayTapWire_im[114] :
              (controlSigOut_1 == 8'b01110011 ? delayTapWire_im[115] :
              (controlSigOut_1 == 8'b01110100 ? delayTapWire_im[116] :
              (controlSigOut_1 == 8'b01110101 ? delayTapWire_im[117] :
              (controlSigOut_1 == 8'b01110110 ? delayTapWire_im[118] :
              (controlSigOut_1 == 8'b01110111 ? delayTapWire_im[119] :
              (controlSigOut_1 == 8'b01111000 ? delayTapWire_im[120] :
              (controlSigOut_1 == 8'b01111001 ? delayTapWire_im[121] :
              (controlSigOut_1 == 8'b01111010 ? delayTapWire_im[122] :
              (controlSigOut_1 == 8'b01111011 ? delayTapWire_im[123] :
              (controlSigOut_1 == 8'b01111100 ? delayTapWire_im[124] :
              (controlSigOut_1 == 8'b01111101 ? delayTapWire_im[125] :
              (controlSigOut_1 == 8'b01111110 ? delayTapWire_im[126] :
              (controlSigOut_1 == 8'b01111111 ? delayTapWire_im[127] :
              delayTapWire_im[128]))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));



  assign Switch1_out1_re = (switch_compare_1 == 1'b0 ? DATA_A_re :
              Delay1_out1_re);
  assign Switch1_out1_im = (switch_compare_1 == 1'b0 ? DATA_A_im :
              Delay1_out1_im);



  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_bypass_re[0] <= 16'sb0000000000000000;
        Delay3_bypass_im[0] <= 16'sb0000000000000000;
        Delay3_bypass_re[1] <= 16'sb0000000000000000;
        Delay3_bypass_im[1] <= 16'sb0000000000000000;
        Delay3_bypass_re[2] <= 16'sb0000000000000000;
        Delay3_bypass_im[2] <= 16'sb0000000000000000;
        Delay3_bypass_re[3] <= 16'sb0000000000000000;
        Delay3_bypass_im[3] <= 16'sb0000000000000000;
        Delay3_bypass_re[4] <= 16'sb0000000000000000;
        Delay3_bypass_im[4] <= 16'sb0000000000000000;
        Delay3_bypass_re[5] <= 16'sb0000000000000000;
        Delay3_bypass_im[5] <= 16'sb0000000000000000;
        Delay3_bypass_re[6] <= 16'sb0000000000000000;
        Delay3_bypass_im[6] <= 16'sb0000000000000000;
        Delay3_bypass_re[7] <= 16'sb0000000000000000;
        Delay3_bypass_im[7] <= 16'sb0000000000000000;
        Delay3_bypass_re[8] <= 16'sb0000000000000000;
        Delay3_bypass_im[8] <= 16'sb0000000000000000;
        Delay3_bypass_re[9] <= 16'sb0000000000000000;
        Delay3_bypass_im[9] <= 16'sb0000000000000000;
        Delay3_bypass_re[10] <= 16'sb0000000000000000;
        Delay3_bypass_im[10] <= 16'sb0000000000000000;
        Delay3_bypass_re[11] <= 16'sb0000000000000000;
        Delay3_bypass_im[11] <= 16'sb0000000000000000;
        Delay3_bypass_re[12] <= 16'sb0000000000000000;
        Delay3_bypass_im[12] <= 16'sb0000000000000000;
        Delay3_bypass_re[13] <= 16'sb0000000000000000;
        Delay3_bypass_im[13] <= 16'sb0000000000000000;
        Delay3_bypass_re[14] <= 16'sb0000000000000000;
        Delay3_bypass_im[14] <= 16'sb0000000000000000;
        Delay3_bypass_re[15] <= 16'sb0000000000000000;
        Delay3_bypass_im[15] <= 16'sb0000000000000000;
        Delay3_bypass_re[16] <= 16'sb0000000000000000;
        Delay3_bypass_im[16] <= 16'sb0000000000000000;
        Delay3_bypass_re[17] <= 16'sb0000000000000000;
        Delay3_bypass_im[17] <= 16'sb0000000000000000;
        Delay3_bypass_re[18] <= 16'sb0000000000000000;
        Delay3_bypass_im[18] <= 16'sb0000000000000000;
        Delay3_bypass_re[19] <= 16'sb0000000000000000;
        Delay3_bypass_im[19] <= 16'sb0000000000000000;
        Delay3_bypass_re[20] <= 16'sb0000000000000000;
        Delay3_bypass_im[20] <= 16'sb0000000000000000;
        Delay3_bypass_re[21] <= 16'sb0000000000000000;
        Delay3_bypass_im[21] <= 16'sb0000000000000000;
        Delay3_bypass_re[22] <= 16'sb0000000000000000;
        Delay3_bypass_im[22] <= 16'sb0000000000000000;
        Delay3_bypass_re[23] <= 16'sb0000000000000000;
        Delay3_bypass_im[23] <= 16'sb0000000000000000;
        Delay3_bypass_re[24] <= 16'sb0000000000000000;
        Delay3_bypass_im[24] <= 16'sb0000000000000000;
        Delay3_bypass_re[25] <= 16'sb0000000000000000;
        Delay3_bypass_im[25] <= 16'sb0000000000000000;
        Delay3_bypass_re[26] <= 16'sb0000000000000000;
        Delay3_bypass_im[26] <= 16'sb0000000000000000;
        Delay3_bypass_re[27] <= 16'sb0000000000000000;
        Delay3_bypass_im[27] <= 16'sb0000000000000000;
        Delay3_bypass_re[28] <= 16'sb0000000000000000;
        Delay3_bypass_im[28] <= 16'sb0000000000000000;
        Delay3_bypass_re[29] <= 16'sb0000000000000000;
        Delay3_bypass_im[29] <= 16'sb0000000000000000;
        Delay3_bypass_re[30] <= 16'sb0000000000000000;
        Delay3_bypass_im[30] <= 16'sb0000000000000000;
        Delay3_bypass_re[31] <= 16'sb0000000000000000;
        Delay3_bypass_im[31] <= 16'sb0000000000000000;
        Delay3_bypass_re[32] <= 16'sb0000000000000000;
        Delay3_bypass_im[32] <= 16'sb0000000000000000;
        Delay3_bypass_re[33] <= 16'sb0000000000000000;
        Delay3_bypass_im[33] <= 16'sb0000000000000000;
        Delay3_bypass_re[34] <= 16'sb0000000000000000;
        Delay3_bypass_im[34] <= 16'sb0000000000000000;
        Delay3_bypass_re[35] <= 16'sb0000000000000000;
        Delay3_bypass_im[35] <= 16'sb0000000000000000;
        Delay3_bypass_re[36] <= 16'sb0000000000000000;
        Delay3_bypass_im[36] <= 16'sb0000000000000000;
        Delay3_bypass_re[37] <= 16'sb0000000000000000;
        Delay3_bypass_im[37] <= 16'sb0000000000000000;
        Delay3_bypass_re[38] <= 16'sb0000000000000000;
        Delay3_bypass_im[38] <= 16'sb0000000000000000;
        Delay3_bypass_re[39] <= 16'sb0000000000000000;
        Delay3_bypass_im[39] <= 16'sb0000000000000000;
        Delay3_bypass_re[40] <= 16'sb0000000000000000;
        Delay3_bypass_im[40] <= 16'sb0000000000000000;
        Delay3_bypass_re[41] <= 16'sb0000000000000000;
        Delay3_bypass_im[41] <= 16'sb0000000000000000;
        Delay3_bypass_re[42] <= 16'sb0000000000000000;
        Delay3_bypass_im[42] <= 16'sb0000000000000000;
        Delay3_bypass_re[43] <= 16'sb0000000000000000;
        Delay3_bypass_im[43] <= 16'sb0000000000000000;
        Delay3_bypass_re[44] <= 16'sb0000000000000000;
        Delay3_bypass_im[44] <= 16'sb0000000000000000;
        Delay3_bypass_re[45] <= 16'sb0000000000000000;
        Delay3_bypass_im[45] <= 16'sb0000000000000000;
        Delay3_bypass_re[46] <= 16'sb0000000000000000;
        Delay3_bypass_im[46] <= 16'sb0000000000000000;
        Delay3_bypass_re[47] <= 16'sb0000000000000000;
        Delay3_bypass_im[47] <= 16'sb0000000000000000;
        Delay3_bypass_re[48] <= 16'sb0000000000000000;
        Delay3_bypass_im[48] <= 16'sb0000000000000000;
        Delay3_bypass_re[49] <= 16'sb0000000000000000;
        Delay3_bypass_im[49] <= 16'sb0000000000000000;
        Delay3_bypass_re[50] <= 16'sb0000000000000000;
        Delay3_bypass_im[50] <= 16'sb0000000000000000;
        Delay3_bypass_re[51] <= 16'sb0000000000000000;
        Delay3_bypass_im[51] <= 16'sb0000000000000000;
        Delay3_bypass_re[52] <= 16'sb0000000000000000;
        Delay3_bypass_im[52] <= 16'sb0000000000000000;
        Delay3_bypass_re[53] <= 16'sb0000000000000000;
        Delay3_bypass_im[53] <= 16'sb0000000000000000;
        Delay3_bypass_re[54] <= 16'sb0000000000000000;
        Delay3_bypass_im[54] <= 16'sb0000000000000000;
        Delay3_bypass_re[55] <= 16'sb0000000000000000;
        Delay3_bypass_im[55] <= 16'sb0000000000000000;
        Delay3_bypass_re[56] <= 16'sb0000000000000000;
        Delay3_bypass_im[56] <= 16'sb0000000000000000;
        Delay3_bypass_re[57] <= 16'sb0000000000000000;
        Delay3_bypass_im[57] <= 16'sb0000000000000000;
        Delay3_bypass_re[58] <= 16'sb0000000000000000;
        Delay3_bypass_im[58] <= 16'sb0000000000000000;
        Delay3_bypass_re[59] <= 16'sb0000000000000000;
        Delay3_bypass_im[59] <= 16'sb0000000000000000;
        Delay3_bypass_re[60] <= 16'sb0000000000000000;
        Delay3_bypass_im[60] <= 16'sb0000000000000000;
        Delay3_bypass_re[61] <= 16'sb0000000000000000;
        Delay3_bypass_im[61] <= 16'sb0000000000000000;
        Delay3_bypass_re[62] <= 16'sb0000000000000000;
        Delay3_bypass_im[62] <= 16'sb0000000000000000;
        Delay3_bypass_re[63] <= 16'sb0000000000000000;
        Delay3_bypass_im[63] <= 16'sb0000000000000000;
        Delay3_bypass_re[64] <= 16'sb0000000000000000;
        Delay3_bypass_im[64] <= 16'sb0000000000000000;
        Delay3_bypass_re[65] <= 16'sb0000000000000000;
        Delay3_bypass_im[65] <= 16'sb0000000000000000;
        Delay3_bypass_re[66] <= 16'sb0000000000000000;
        Delay3_bypass_im[66] <= 16'sb0000000000000000;
        Delay3_bypass_re[67] <= 16'sb0000000000000000;
        Delay3_bypass_im[67] <= 16'sb0000000000000000;
        Delay3_bypass_re[68] <= 16'sb0000000000000000;
        Delay3_bypass_im[68] <= 16'sb0000000000000000;
        Delay3_bypass_re[69] <= 16'sb0000000000000000;
        Delay3_bypass_im[69] <= 16'sb0000000000000000;
        Delay3_bypass_re[70] <= 16'sb0000000000000000;
        Delay3_bypass_im[70] <= 16'sb0000000000000000;
        Delay3_bypass_re[71] <= 16'sb0000000000000000;
        Delay3_bypass_im[71] <= 16'sb0000000000000000;
        Delay3_bypass_re[72] <= 16'sb0000000000000000;
        Delay3_bypass_im[72] <= 16'sb0000000000000000;
        Delay3_bypass_re[73] <= 16'sb0000000000000000;
        Delay3_bypass_im[73] <= 16'sb0000000000000000;
        Delay3_bypass_re[74] <= 16'sb0000000000000000;
        Delay3_bypass_im[74] <= 16'sb0000000000000000;
        Delay3_bypass_re[75] <= 16'sb0000000000000000;
        Delay3_bypass_im[75] <= 16'sb0000000000000000;
        Delay3_bypass_re[76] <= 16'sb0000000000000000;
        Delay3_bypass_im[76] <= 16'sb0000000000000000;
        Delay3_bypass_re[77] <= 16'sb0000000000000000;
        Delay3_bypass_im[77] <= 16'sb0000000000000000;
        Delay3_bypass_re[78] <= 16'sb0000000000000000;
        Delay3_bypass_im[78] <= 16'sb0000000000000000;
        Delay3_bypass_re[79] <= 16'sb0000000000000000;
        Delay3_bypass_im[79] <= 16'sb0000000000000000;
        Delay3_bypass_re[80] <= 16'sb0000000000000000;
        Delay3_bypass_im[80] <= 16'sb0000000000000000;
        Delay3_bypass_re[81] <= 16'sb0000000000000000;
        Delay3_bypass_im[81] <= 16'sb0000000000000000;
        Delay3_bypass_re[82] <= 16'sb0000000000000000;
        Delay3_bypass_im[82] <= 16'sb0000000000000000;
        Delay3_bypass_re[83] <= 16'sb0000000000000000;
        Delay3_bypass_im[83] <= 16'sb0000000000000000;
        Delay3_bypass_re[84] <= 16'sb0000000000000000;
        Delay3_bypass_im[84] <= 16'sb0000000000000000;
        Delay3_bypass_re[85] <= 16'sb0000000000000000;
        Delay3_bypass_im[85] <= 16'sb0000000000000000;
        Delay3_bypass_re[86] <= 16'sb0000000000000000;
        Delay3_bypass_im[86] <= 16'sb0000000000000000;
        Delay3_bypass_re[87] <= 16'sb0000000000000000;
        Delay3_bypass_im[87] <= 16'sb0000000000000000;
        Delay3_bypass_re[88] <= 16'sb0000000000000000;
        Delay3_bypass_im[88] <= 16'sb0000000000000000;
        Delay3_bypass_re[89] <= 16'sb0000000000000000;
        Delay3_bypass_im[89] <= 16'sb0000000000000000;
        Delay3_bypass_re[90] <= 16'sb0000000000000000;
        Delay3_bypass_im[90] <= 16'sb0000000000000000;
        Delay3_bypass_re[91] <= 16'sb0000000000000000;
        Delay3_bypass_im[91] <= 16'sb0000000000000000;
        Delay3_bypass_re[92] <= 16'sb0000000000000000;
        Delay3_bypass_im[92] <= 16'sb0000000000000000;
        Delay3_bypass_re[93] <= 16'sb0000000000000000;
        Delay3_bypass_im[93] <= 16'sb0000000000000000;
        Delay3_bypass_re[94] <= 16'sb0000000000000000;
        Delay3_bypass_im[94] <= 16'sb0000000000000000;
        Delay3_bypass_re[95] <= 16'sb0000000000000000;
        Delay3_bypass_im[95] <= 16'sb0000000000000000;
        Delay3_bypass_re[96] <= 16'sb0000000000000000;
        Delay3_bypass_im[96] <= 16'sb0000000000000000;
        Delay3_bypass_re[97] <= 16'sb0000000000000000;
        Delay3_bypass_im[97] <= 16'sb0000000000000000;
        Delay3_bypass_re[98] <= 16'sb0000000000000000;
        Delay3_bypass_im[98] <= 16'sb0000000000000000;
        Delay3_bypass_re[99] <= 16'sb0000000000000000;
        Delay3_bypass_im[99] <= 16'sb0000000000000000;
        Delay3_bypass_re[100] <= 16'sb0000000000000000;
        Delay3_bypass_im[100] <= 16'sb0000000000000000;
        Delay3_bypass_re[101] <= 16'sb0000000000000000;
        Delay3_bypass_im[101] <= 16'sb0000000000000000;
        Delay3_bypass_re[102] <= 16'sb0000000000000000;
        Delay3_bypass_im[102] <= 16'sb0000000000000000;
        Delay3_bypass_re[103] <= 16'sb0000000000000000;
        Delay3_bypass_im[103] <= 16'sb0000000000000000;
        Delay3_bypass_re[104] <= 16'sb0000000000000000;
        Delay3_bypass_im[104] <= 16'sb0000000000000000;
        Delay3_bypass_re[105] <= 16'sb0000000000000000;
        Delay3_bypass_im[105] <= 16'sb0000000000000000;
        Delay3_bypass_re[106] <= 16'sb0000000000000000;
        Delay3_bypass_im[106] <= 16'sb0000000000000000;
        Delay3_bypass_re[107] <= 16'sb0000000000000000;
        Delay3_bypass_im[107] <= 16'sb0000000000000000;
        Delay3_bypass_re[108] <= 16'sb0000000000000000;
        Delay3_bypass_im[108] <= 16'sb0000000000000000;
        Delay3_bypass_re[109] <= 16'sb0000000000000000;
        Delay3_bypass_im[109] <= 16'sb0000000000000000;
        Delay3_bypass_re[110] <= 16'sb0000000000000000;
        Delay3_bypass_im[110] <= 16'sb0000000000000000;
        Delay3_bypass_re[111] <= 16'sb0000000000000000;
        Delay3_bypass_im[111] <= 16'sb0000000000000000;
        Delay3_bypass_re[112] <= 16'sb0000000000000000;
        Delay3_bypass_im[112] <= 16'sb0000000000000000;
        Delay3_bypass_re[113] <= 16'sb0000000000000000;
        Delay3_bypass_im[113] <= 16'sb0000000000000000;
        Delay3_bypass_re[114] <= 16'sb0000000000000000;
        Delay3_bypass_im[114] <= 16'sb0000000000000000;
        Delay3_bypass_re[115] <= 16'sb0000000000000000;
        Delay3_bypass_im[115] <= 16'sb0000000000000000;
        Delay3_bypass_re[116] <= 16'sb0000000000000000;
        Delay3_bypass_im[116] <= 16'sb0000000000000000;
        Delay3_bypass_re[117] <= 16'sb0000000000000000;
        Delay3_bypass_im[117] <= 16'sb0000000000000000;
        Delay3_bypass_re[118] <= 16'sb0000000000000000;
        Delay3_bypass_im[118] <= 16'sb0000000000000000;
        Delay3_bypass_re[119] <= 16'sb0000000000000000;
        Delay3_bypass_im[119] <= 16'sb0000000000000000;
        Delay3_bypass_re[120] <= 16'sb0000000000000000;
        Delay3_bypass_im[120] <= 16'sb0000000000000000;
        Delay3_bypass_re[121] <= 16'sb0000000000000000;
        Delay3_bypass_im[121] <= 16'sb0000000000000000;
        Delay3_bypass_re[122] <= 16'sb0000000000000000;
        Delay3_bypass_im[122] <= 16'sb0000000000000000;
        Delay3_bypass_re[123] <= 16'sb0000000000000000;
        Delay3_bypass_im[123] <= 16'sb0000000000000000;
        Delay3_bypass_re[124] <= 16'sb0000000000000000;
        Delay3_bypass_im[124] <= 16'sb0000000000000000;
        Delay3_bypass_re[125] <= 16'sb0000000000000000;
        Delay3_bypass_im[125] <= 16'sb0000000000000000;
        Delay3_bypass_re[126] <= 16'sb0000000000000000;
        Delay3_bypass_im[126] <= 16'sb0000000000000000;
        Delay3_bypass_re[127] <= 16'sb0000000000000000;
        Delay3_bypass_im[127] <= 16'sb0000000000000000;
        Delay3_reg_re[0] <= 16'sb0000000000000000;
        Delay3_reg_im[0] <= 16'sb0000000000000000;
        Delay3_reg_re[1] <= 16'sb0000000000000000;
        Delay3_reg_im[1] <= 16'sb0000000000000000;
        Delay3_reg_re[2] <= 16'sb0000000000000000;
        Delay3_reg_im[2] <= 16'sb0000000000000000;
        Delay3_reg_re[3] <= 16'sb0000000000000000;
        Delay3_reg_im[3] <= 16'sb0000000000000000;
        Delay3_reg_re[4] <= 16'sb0000000000000000;
        Delay3_reg_im[4] <= 16'sb0000000000000000;
        Delay3_reg_re[5] <= 16'sb0000000000000000;
        Delay3_reg_im[5] <= 16'sb0000000000000000;
        Delay3_reg_re[6] <= 16'sb0000000000000000;
        Delay3_reg_im[6] <= 16'sb0000000000000000;
        Delay3_reg_re[7] <= 16'sb0000000000000000;
        Delay3_reg_im[7] <= 16'sb0000000000000000;
        Delay3_reg_re[8] <= 16'sb0000000000000000;
        Delay3_reg_im[8] <= 16'sb0000000000000000;
        Delay3_reg_re[9] <= 16'sb0000000000000000;
        Delay3_reg_im[9] <= 16'sb0000000000000000;
        Delay3_reg_re[10] <= 16'sb0000000000000000;
        Delay3_reg_im[10] <= 16'sb0000000000000000;
        Delay3_reg_re[11] <= 16'sb0000000000000000;
        Delay3_reg_im[11] <= 16'sb0000000000000000;
        Delay3_reg_re[12] <= 16'sb0000000000000000;
        Delay3_reg_im[12] <= 16'sb0000000000000000;
        Delay3_reg_re[13] <= 16'sb0000000000000000;
        Delay3_reg_im[13] <= 16'sb0000000000000000;
        Delay3_reg_re[14] <= 16'sb0000000000000000;
        Delay3_reg_im[14] <= 16'sb0000000000000000;
        Delay3_reg_re[15] <= 16'sb0000000000000000;
        Delay3_reg_im[15] <= 16'sb0000000000000000;
        Delay3_reg_re[16] <= 16'sb0000000000000000;
        Delay3_reg_im[16] <= 16'sb0000000000000000;
        Delay3_reg_re[17] <= 16'sb0000000000000000;
        Delay3_reg_im[17] <= 16'sb0000000000000000;
        Delay3_reg_re[18] <= 16'sb0000000000000000;
        Delay3_reg_im[18] <= 16'sb0000000000000000;
        Delay3_reg_re[19] <= 16'sb0000000000000000;
        Delay3_reg_im[19] <= 16'sb0000000000000000;
        Delay3_reg_re[20] <= 16'sb0000000000000000;
        Delay3_reg_im[20] <= 16'sb0000000000000000;
        Delay3_reg_re[21] <= 16'sb0000000000000000;
        Delay3_reg_im[21] <= 16'sb0000000000000000;
        Delay3_reg_re[22] <= 16'sb0000000000000000;
        Delay3_reg_im[22] <= 16'sb0000000000000000;
        Delay3_reg_re[23] <= 16'sb0000000000000000;
        Delay3_reg_im[23] <= 16'sb0000000000000000;
        Delay3_reg_re[24] <= 16'sb0000000000000000;
        Delay3_reg_im[24] <= 16'sb0000000000000000;
        Delay3_reg_re[25] <= 16'sb0000000000000000;
        Delay3_reg_im[25] <= 16'sb0000000000000000;
        Delay3_reg_re[26] <= 16'sb0000000000000000;
        Delay3_reg_im[26] <= 16'sb0000000000000000;
        Delay3_reg_re[27] <= 16'sb0000000000000000;
        Delay3_reg_im[27] <= 16'sb0000000000000000;
        Delay3_reg_re[28] <= 16'sb0000000000000000;
        Delay3_reg_im[28] <= 16'sb0000000000000000;
        Delay3_reg_re[29] <= 16'sb0000000000000000;
        Delay3_reg_im[29] <= 16'sb0000000000000000;
        Delay3_reg_re[30] <= 16'sb0000000000000000;
        Delay3_reg_im[30] <= 16'sb0000000000000000;
        Delay3_reg_re[31] <= 16'sb0000000000000000;
        Delay3_reg_im[31] <= 16'sb0000000000000000;
        Delay3_reg_re[32] <= 16'sb0000000000000000;
        Delay3_reg_im[32] <= 16'sb0000000000000000;
        Delay3_reg_re[33] <= 16'sb0000000000000000;
        Delay3_reg_im[33] <= 16'sb0000000000000000;
        Delay3_reg_re[34] <= 16'sb0000000000000000;
        Delay3_reg_im[34] <= 16'sb0000000000000000;
        Delay3_reg_re[35] <= 16'sb0000000000000000;
        Delay3_reg_im[35] <= 16'sb0000000000000000;
        Delay3_reg_re[36] <= 16'sb0000000000000000;
        Delay3_reg_im[36] <= 16'sb0000000000000000;
        Delay3_reg_re[37] <= 16'sb0000000000000000;
        Delay3_reg_im[37] <= 16'sb0000000000000000;
        Delay3_reg_re[38] <= 16'sb0000000000000000;
        Delay3_reg_im[38] <= 16'sb0000000000000000;
        Delay3_reg_re[39] <= 16'sb0000000000000000;
        Delay3_reg_im[39] <= 16'sb0000000000000000;
        Delay3_reg_re[40] <= 16'sb0000000000000000;
        Delay3_reg_im[40] <= 16'sb0000000000000000;
        Delay3_reg_re[41] <= 16'sb0000000000000000;
        Delay3_reg_im[41] <= 16'sb0000000000000000;
        Delay3_reg_re[42] <= 16'sb0000000000000000;
        Delay3_reg_im[42] <= 16'sb0000000000000000;
        Delay3_reg_re[43] <= 16'sb0000000000000000;
        Delay3_reg_im[43] <= 16'sb0000000000000000;
        Delay3_reg_re[44] <= 16'sb0000000000000000;
        Delay3_reg_im[44] <= 16'sb0000000000000000;
        Delay3_reg_re[45] <= 16'sb0000000000000000;
        Delay3_reg_im[45] <= 16'sb0000000000000000;
        Delay3_reg_re[46] <= 16'sb0000000000000000;
        Delay3_reg_im[46] <= 16'sb0000000000000000;
        Delay3_reg_re[47] <= 16'sb0000000000000000;
        Delay3_reg_im[47] <= 16'sb0000000000000000;
        Delay3_reg_re[48] <= 16'sb0000000000000000;
        Delay3_reg_im[48] <= 16'sb0000000000000000;
        Delay3_reg_re[49] <= 16'sb0000000000000000;
        Delay3_reg_im[49] <= 16'sb0000000000000000;
        Delay3_reg_re[50] <= 16'sb0000000000000000;
        Delay3_reg_im[50] <= 16'sb0000000000000000;
        Delay3_reg_re[51] <= 16'sb0000000000000000;
        Delay3_reg_im[51] <= 16'sb0000000000000000;
        Delay3_reg_re[52] <= 16'sb0000000000000000;
        Delay3_reg_im[52] <= 16'sb0000000000000000;
        Delay3_reg_re[53] <= 16'sb0000000000000000;
        Delay3_reg_im[53] <= 16'sb0000000000000000;
        Delay3_reg_re[54] <= 16'sb0000000000000000;
        Delay3_reg_im[54] <= 16'sb0000000000000000;
        Delay3_reg_re[55] <= 16'sb0000000000000000;
        Delay3_reg_im[55] <= 16'sb0000000000000000;
        Delay3_reg_re[56] <= 16'sb0000000000000000;
        Delay3_reg_im[56] <= 16'sb0000000000000000;
        Delay3_reg_re[57] <= 16'sb0000000000000000;
        Delay3_reg_im[57] <= 16'sb0000000000000000;
        Delay3_reg_re[58] <= 16'sb0000000000000000;
        Delay3_reg_im[58] <= 16'sb0000000000000000;
        Delay3_reg_re[59] <= 16'sb0000000000000000;
        Delay3_reg_im[59] <= 16'sb0000000000000000;
        Delay3_reg_re[60] <= 16'sb0000000000000000;
        Delay3_reg_im[60] <= 16'sb0000000000000000;
        Delay3_reg_re[61] <= 16'sb0000000000000000;
        Delay3_reg_im[61] <= 16'sb0000000000000000;
        Delay3_reg_re[62] <= 16'sb0000000000000000;
        Delay3_reg_im[62] <= 16'sb0000000000000000;
        Delay3_reg_re[63] <= 16'sb0000000000000000;
        Delay3_reg_im[63] <= 16'sb0000000000000000;
        Delay3_reg_re[64] <= 16'sb0000000000000000;
        Delay3_reg_im[64] <= 16'sb0000000000000000;
        Delay3_reg_re[65] <= 16'sb0000000000000000;
        Delay3_reg_im[65] <= 16'sb0000000000000000;
        Delay3_reg_re[66] <= 16'sb0000000000000000;
        Delay3_reg_im[66] <= 16'sb0000000000000000;
        Delay3_reg_re[67] <= 16'sb0000000000000000;
        Delay3_reg_im[67] <= 16'sb0000000000000000;
        Delay3_reg_re[68] <= 16'sb0000000000000000;
        Delay3_reg_im[68] <= 16'sb0000000000000000;
        Delay3_reg_re[69] <= 16'sb0000000000000000;
        Delay3_reg_im[69] <= 16'sb0000000000000000;
        Delay3_reg_re[70] <= 16'sb0000000000000000;
        Delay3_reg_im[70] <= 16'sb0000000000000000;
        Delay3_reg_re[71] <= 16'sb0000000000000000;
        Delay3_reg_im[71] <= 16'sb0000000000000000;
        Delay3_reg_re[72] <= 16'sb0000000000000000;
        Delay3_reg_im[72] <= 16'sb0000000000000000;
        Delay3_reg_re[73] <= 16'sb0000000000000000;
        Delay3_reg_im[73] <= 16'sb0000000000000000;
        Delay3_reg_re[74] <= 16'sb0000000000000000;
        Delay3_reg_im[74] <= 16'sb0000000000000000;
        Delay3_reg_re[75] <= 16'sb0000000000000000;
        Delay3_reg_im[75] <= 16'sb0000000000000000;
        Delay3_reg_re[76] <= 16'sb0000000000000000;
        Delay3_reg_im[76] <= 16'sb0000000000000000;
        Delay3_reg_re[77] <= 16'sb0000000000000000;
        Delay3_reg_im[77] <= 16'sb0000000000000000;
        Delay3_reg_re[78] <= 16'sb0000000000000000;
        Delay3_reg_im[78] <= 16'sb0000000000000000;
        Delay3_reg_re[79] <= 16'sb0000000000000000;
        Delay3_reg_im[79] <= 16'sb0000000000000000;
        Delay3_reg_re[80] <= 16'sb0000000000000000;
        Delay3_reg_im[80] <= 16'sb0000000000000000;
        Delay3_reg_re[81] <= 16'sb0000000000000000;
        Delay3_reg_im[81] <= 16'sb0000000000000000;
        Delay3_reg_re[82] <= 16'sb0000000000000000;
        Delay3_reg_im[82] <= 16'sb0000000000000000;
        Delay3_reg_re[83] <= 16'sb0000000000000000;
        Delay3_reg_im[83] <= 16'sb0000000000000000;
        Delay3_reg_re[84] <= 16'sb0000000000000000;
        Delay3_reg_im[84] <= 16'sb0000000000000000;
        Delay3_reg_re[85] <= 16'sb0000000000000000;
        Delay3_reg_im[85] <= 16'sb0000000000000000;
        Delay3_reg_re[86] <= 16'sb0000000000000000;
        Delay3_reg_im[86] <= 16'sb0000000000000000;
        Delay3_reg_re[87] <= 16'sb0000000000000000;
        Delay3_reg_im[87] <= 16'sb0000000000000000;
        Delay3_reg_re[88] <= 16'sb0000000000000000;
        Delay3_reg_im[88] <= 16'sb0000000000000000;
        Delay3_reg_re[89] <= 16'sb0000000000000000;
        Delay3_reg_im[89] <= 16'sb0000000000000000;
        Delay3_reg_re[90] <= 16'sb0000000000000000;
        Delay3_reg_im[90] <= 16'sb0000000000000000;
        Delay3_reg_re[91] <= 16'sb0000000000000000;
        Delay3_reg_im[91] <= 16'sb0000000000000000;
        Delay3_reg_re[92] <= 16'sb0000000000000000;
        Delay3_reg_im[92] <= 16'sb0000000000000000;
        Delay3_reg_re[93] <= 16'sb0000000000000000;
        Delay3_reg_im[93] <= 16'sb0000000000000000;
        Delay3_reg_re[94] <= 16'sb0000000000000000;
        Delay3_reg_im[94] <= 16'sb0000000000000000;
        Delay3_reg_re[95] <= 16'sb0000000000000000;
        Delay3_reg_im[95] <= 16'sb0000000000000000;
        Delay3_reg_re[96] <= 16'sb0000000000000000;
        Delay3_reg_im[96] <= 16'sb0000000000000000;
        Delay3_reg_re[97] <= 16'sb0000000000000000;
        Delay3_reg_im[97] <= 16'sb0000000000000000;
        Delay3_reg_re[98] <= 16'sb0000000000000000;
        Delay3_reg_im[98] <= 16'sb0000000000000000;
        Delay3_reg_re[99] <= 16'sb0000000000000000;
        Delay3_reg_im[99] <= 16'sb0000000000000000;
        Delay3_reg_re[100] <= 16'sb0000000000000000;
        Delay3_reg_im[100] <= 16'sb0000000000000000;
        Delay3_reg_re[101] <= 16'sb0000000000000000;
        Delay3_reg_im[101] <= 16'sb0000000000000000;
        Delay3_reg_re[102] <= 16'sb0000000000000000;
        Delay3_reg_im[102] <= 16'sb0000000000000000;
        Delay3_reg_re[103] <= 16'sb0000000000000000;
        Delay3_reg_im[103] <= 16'sb0000000000000000;
        Delay3_reg_re[104] <= 16'sb0000000000000000;
        Delay3_reg_im[104] <= 16'sb0000000000000000;
        Delay3_reg_re[105] <= 16'sb0000000000000000;
        Delay3_reg_im[105] <= 16'sb0000000000000000;
        Delay3_reg_re[106] <= 16'sb0000000000000000;
        Delay3_reg_im[106] <= 16'sb0000000000000000;
        Delay3_reg_re[107] <= 16'sb0000000000000000;
        Delay3_reg_im[107] <= 16'sb0000000000000000;
        Delay3_reg_re[108] <= 16'sb0000000000000000;
        Delay3_reg_im[108] <= 16'sb0000000000000000;
        Delay3_reg_re[109] <= 16'sb0000000000000000;
        Delay3_reg_im[109] <= 16'sb0000000000000000;
        Delay3_reg_re[110] <= 16'sb0000000000000000;
        Delay3_reg_im[110] <= 16'sb0000000000000000;
        Delay3_reg_re[111] <= 16'sb0000000000000000;
        Delay3_reg_im[111] <= 16'sb0000000000000000;
        Delay3_reg_re[112] <= 16'sb0000000000000000;
        Delay3_reg_im[112] <= 16'sb0000000000000000;
        Delay3_reg_re[113] <= 16'sb0000000000000000;
        Delay3_reg_im[113] <= 16'sb0000000000000000;
        Delay3_reg_re[114] <= 16'sb0000000000000000;
        Delay3_reg_im[114] <= 16'sb0000000000000000;
        Delay3_reg_re[115] <= 16'sb0000000000000000;
        Delay3_reg_im[115] <= 16'sb0000000000000000;
        Delay3_reg_re[116] <= 16'sb0000000000000000;
        Delay3_reg_im[116] <= 16'sb0000000000000000;
        Delay3_reg_re[117] <= 16'sb0000000000000000;
        Delay3_reg_im[117] <= 16'sb0000000000000000;
        Delay3_reg_re[118] <= 16'sb0000000000000000;
        Delay3_reg_im[118] <= 16'sb0000000000000000;
        Delay3_reg_re[119] <= 16'sb0000000000000000;
        Delay3_reg_im[119] <= 16'sb0000000000000000;
        Delay3_reg_re[120] <= 16'sb0000000000000000;
        Delay3_reg_im[120] <= 16'sb0000000000000000;
        Delay3_reg_re[121] <= 16'sb0000000000000000;
        Delay3_reg_im[121] <= 16'sb0000000000000000;
        Delay3_reg_re[122] <= 16'sb0000000000000000;
        Delay3_reg_im[122] <= 16'sb0000000000000000;
        Delay3_reg_re[123] <= 16'sb0000000000000000;
        Delay3_reg_im[123] <= 16'sb0000000000000000;
        Delay3_reg_re[124] <= 16'sb0000000000000000;
        Delay3_reg_im[124] <= 16'sb0000000000000000;
        Delay3_reg_re[125] <= 16'sb0000000000000000;
        Delay3_reg_im[125] <= 16'sb0000000000000000;
        Delay3_reg_re[126] <= 16'sb0000000000000000;
        Delay3_reg_im[126] <= 16'sb0000000000000000;
        Delay3_reg_re[127] <= 16'sb0000000000000000;
        Delay3_reg_im[127] <= 16'sb0000000000000000;
      end
      else begin
        if (enb && ENA) begin
          Delay3_bypass_re[0] <= Delay3_bypass_next_re[0];
          Delay3_bypass_im[0] <= Delay3_bypass_next_im[0];
          Delay3_bypass_re[1] <= Delay3_bypass_next_re[1];
          Delay3_bypass_im[1] <= Delay3_bypass_next_im[1];
          Delay3_bypass_re[2] <= Delay3_bypass_next_re[2];
          Delay3_bypass_im[2] <= Delay3_bypass_next_im[2];
          Delay3_bypass_re[3] <= Delay3_bypass_next_re[3];
          Delay3_bypass_im[3] <= Delay3_bypass_next_im[3];
          Delay3_bypass_re[4] <= Delay3_bypass_next_re[4];
          Delay3_bypass_im[4] <= Delay3_bypass_next_im[4];
          Delay3_bypass_re[5] <= Delay3_bypass_next_re[5];
          Delay3_bypass_im[5] <= Delay3_bypass_next_im[5];
          Delay3_bypass_re[6] <= Delay3_bypass_next_re[6];
          Delay3_bypass_im[6] <= Delay3_bypass_next_im[6];
          Delay3_bypass_re[7] <= Delay3_bypass_next_re[7];
          Delay3_bypass_im[7] <= Delay3_bypass_next_im[7];
          Delay3_bypass_re[8] <= Delay3_bypass_next_re[8];
          Delay3_bypass_im[8] <= Delay3_bypass_next_im[8];
          Delay3_bypass_re[9] <= Delay3_bypass_next_re[9];
          Delay3_bypass_im[9] <= Delay3_bypass_next_im[9];
          Delay3_bypass_re[10] <= Delay3_bypass_next_re[10];
          Delay3_bypass_im[10] <= Delay3_bypass_next_im[10];
          Delay3_bypass_re[11] <= Delay3_bypass_next_re[11];
          Delay3_bypass_im[11] <= Delay3_bypass_next_im[11];
          Delay3_bypass_re[12] <= Delay3_bypass_next_re[12];
          Delay3_bypass_im[12] <= Delay3_bypass_next_im[12];
          Delay3_bypass_re[13] <= Delay3_bypass_next_re[13];
          Delay3_bypass_im[13] <= Delay3_bypass_next_im[13];
          Delay3_bypass_re[14] <= Delay3_bypass_next_re[14];
          Delay3_bypass_im[14] <= Delay3_bypass_next_im[14];
          Delay3_bypass_re[15] <= Delay3_bypass_next_re[15];
          Delay3_bypass_im[15] <= Delay3_bypass_next_im[15];
          Delay3_bypass_re[16] <= Delay3_bypass_next_re[16];
          Delay3_bypass_im[16] <= Delay3_bypass_next_im[16];
          Delay3_bypass_re[17] <= Delay3_bypass_next_re[17];
          Delay3_bypass_im[17] <= Delay3_bypass_next_im[17];
          Delay3_bypass_re[18] <= Delay3_bypass_next_re[18];
          Delay3_bypass_im[18] <= Delay3_bypass_next_im[18];
          Delay3_bypass_re[19] <= Delay3_bypass_next_re[19];
          Delay3_bypass_im[19] <= Delay3_bypass_next_im[19];
          Delay3_bypass_re[20] <= Delay3_bypass_next_re[20];
          Delay3_bypass_im[20] <= Delay3_bypass_next_im[20];
          Delay3_bypass_re[21] <= Delay3_bypass_next_re[21];
          Delay3_bypass_im[21] <= Delay3_bypass_next_im[21];
          Delay3_bypass_re[22] <= Delay3_bypass_next_re[22];
          Delay3_bypass_im[22] <= Delay3_bypass_next_im[22];
          Delay3_bypass_re[23] <= Delay3_bypass_next_re[23];
          Delay3_bypass_im[23] <= Delay3_bypass_next_im[23];
          Delay3_bypass_re[24] <= Delay3_bypass_next_re[24];
          Delay3_bypass_im[24] <= Delay3_bypass_next_im[24];
          Delay3_bypass_re[25] <= Delay3_bypass_next_re[25];
          Delay3_bypass_im[25] <= Delay3_bypass_next_im[25];
          Delay3_bypass_re[26] <= Delay3_bypass_next_re[26];
          Delay3_bypass_im[26] <= Delay3_bypass_next_im[26];
          Delay3_bypass_re[27] <= Delay3_bypass_next_re[27];
          Delay3_bypass_im[27] <= Delay3_bypass_next_im[27];
          Delay3_bypass_re[28] <= Delay3_bypass_next_re[28];
          Delay3_bypass_im[28] <= Delay3_bypass_next_im[28];
          Delay3_bypass_re[29] <= Delay3_bypass_next_re[29];
          Delay3_bypass_im[29] <= Delay3_bypass_next_im[29];
          Delay3_bypass_re[30] <= Delay3_bypass_next_re[30];
          Delay3_bypass_im[30] <= Delay3_bypass_next_im[30];
          Delay3_bypass_re[31] <= Delay3_bypass_next_re[31];
          Delay3_bypass_im[31] <= Delay3_bypass_next_im[31];
          Delay3_bypass_re[32] <= Delay3_bypass_next_re[32];
          Delay3_bypass_im[32] <= Delay3_bypass_next_im[32];
          Delay3_bypass_re[33] <= Delay3_bypass_next_re[33];
          Delay3_bypass_im[33] <= Delay3_bypass_next_im[33];
          Delay3_bypass_re[34] <= Delay3_bypass_next_re[34];
          Delay3_bypass_im[34] <= Delay3_bypass_next_im[34];
          Delay3_bypass_re[35] <= Delay3_bypass_next_re[35];
          Delay3_bypass_im[35] <= Delay3_bypass_next_im[35];
          Delay3_bypass_re[36] <= Delay3_bypass_next_re[36];
          Delay3_bypass_im[36] <= Delay3_bypass_next_im[36];
          Delay3_bypass_re[37] <= Delay3_bypass_next_re[37];
          Delay3_bypass_im[37] <= Delay3_bypass_next_im[37];
          Delay3_bypass_re[38] <= Delay3_bypass_next_re[38];
          Delay3_bypass_im[38] <= Delay3_bypass_next_im[38];
          Delay3_bypass_re[39] <= Delay3_bypass_next_re[39];
          Delay3_bypass_im[39] <= Delay3_bypass_next_im[39];
          Delay3_bypass_re[40] <= Delay3_bypass_next_re[40];
          Delay3_bypass_im[40] <= Delay3_bypass_next_im[40];
          Delay3_bypass_re[41] <= Delay3_bypass_next_re[41];
          Delay3_bypass_im[41] <= Delay3_bypass_next_im[41];
          Delay3_bypass_re[42] <= Delay3_bypass_next_re[42];
          Delay3_bypass_im[42] <= Delay3_bypass_next_im[42];
          Delay3_bypass_re[43] <= Delay3_bypass_next_re[43];
          Delay3_bypass_im[43] <= Delay3_bypass_next_im[43];
          Delay3_bypass_re[44] <= Delay3_bypass_next_re[44];
          Delay3_bypass_im[44] <= Delay3_bypass_next_im[44];
          Delay3_bypass_re[45] <= Delay3_bypass_next_re[45];
          Delay3_bypass_im[45] <= Delay3_bypass_next_im[45];
          Delay3_bypass_re[46] <= Delay3_bypass_next_re[46];
          Delay3_bypass_im[46] <= Delay3_bypass_next_im[46];
          Delay3_bypass_re[47] <= Delay3_bypass_next_re[47];
          Delay3_bypass_im[47] <= Delay3_bypass_next_im[47];
          Delay3_bypass_re[48] <= Delay3_bypass_next_re[48];
          Delay3_bypass_im[48] <= Delay3_bypass_next_im[48];
          Delay3_bypass_re[49] <= Delay3_bypass_next_re[49];
          Delay3_bypass_im[49] <= Delay3_bypass_next_im[49];
          Delay3_bypass_re[50] <= Delay3_bypass_next_re[50];
          Delay3_bypass_im[50] <= Delay3_bypass_next_im[50];
          Delay3_bypass_re[51] <= Delay3_bypass_next_re[51];
          Delay3_bypass_im[51] <= Delay3_bypass_next_im[51];
          Delay3_bypass_re[52] <= Delay3_bypass_next_re[52];
          Delay3_bypass_im[52] <= Delay3_bypass_next_im[52];
          Delay3_bypass_re[53] <= Delay3_bypass_next_re[53];
          Delay3_bypass_im[53] <= Delay3_bypass_next_im[53];
          Delay3_bypass_re[54] <= Delay3_bypass_next_re[54];
          Delay3_bypass_im[54] <= Delay3_bypass_next_im[54];
          Delay3_bypass_re[55] <= Delay3_bypass_next_re[55];
          Delay3_bypass_im[55] <= Delay3_bypass_next_im[55];
          Delay3_bypass_re[56] <= Delay3_bypass_next_re[56];
          Delay3_bypass_im[56] <= Delay3_bypass_next_im[56];
          Delay3_bypass_re[57] <= Delay3_bypass_next_re[57];
          Delay3_bypass_im[57] <= Delay3_bypass_next_im[57];
          Delay3_bypass_re[58] <= Delay3_bypass_next_re[58];
          Delay3_bypass_im[58] <= Delay3_bypass_next_im[58];
          Delay3_bypass_re[59] <= Delay3_bypass_next_re[59];
          Delay3_bypass_im[59] <= Delay3_bypass_next_im[59];
          Delay3_bypass_re[60] <= Delay3_bypass_next_re[60];
          Delay3_bypass_im[60] <= Delay3_bypass_next_im[60];
          Delay3_bypass_re[61] <= Delay3_bypass_next_re[61];
          Delay3_bypass_im[61] <= Delay3_bypass_next_im[61];
          Delay3_bypass_re[62] <= Delay3_bypass_next_re[62];
          Delay3_bypass_im[62] <= Delay3_bypass_next_im[62];
          Delay3_bypass_re[63] <= Delay3_bypass_next_re[63];
          Delay3_bypass_im[63] <= Delay3_bypass_next_im[63];
          Delay3_bypass_re[64] <= Delay3_bypass_next_re[64];
          Delay3_bypass_im[64] <= Delay3_bypass_next_im[64];
          Delay3_bypass_re[65] <= Delay3_bypass_next_re[65];
          Delay3_bypass_im[65] <= Delay3_bypass_next_im[65];
          Delay3_bypass_re[66] <= Delay3_bypass_next_re[66];
          Delay3_bypass_im[66] <= Delay3_bypass_next_im[66];
          Delay3_bypass_re[67] <= Delay3_bypass_next_re[67];
          Delay3_bypass_im[67] <= Delay3_bypass_next_im[67];
          Delay3_bypass_re[68] <= Delay3_bypass_next_re[68];
          Delay3_bypass_im[68] <= Delay3_bypass_next_im[68];
          Delay3_bypass_re[69] <= Delay3_bypass_next_re[69];
          Delay3_bypass_im[69] <= Delay3_bypass_next_im[69];
          Delay3_bypass_re[70] <= Delay3_bypass_next_re[70];
          Delay3_bypass_im[70] <= Delay3_bypass_next_im[70];
          Delay3_bypass_re[71] <= Delay3_bypass_next_re[71];
          Delay3_bypass_im[71] <= Delay3_bypass_next_im[71];
          Delay3_bypass_re[72] <= Delay3_bypass_next_re[72];
          Delay3_bypass_im[72] <= Delay3_bypass_next_im[72];
          Delay3_bypass_re[73] <= Delay3_bypass_next_re[73];
          Delay3_bypass_im[73] <= Delay3_bypass_next_im[73];
          Delay3_bypass_re[74] <= Delay3_bypass_next_re[74];
          Delay3_bypass_im[74] <= Delay3_bypass_next_im[74];
          Delay3_bypass_re[75] <= Delay3_bypass_next_re[75];
          Delay3_bypass_im[75] <= Delay3_bypass_next_im[75];
          Delay3_bypass_re[76] <= Delay3_bypass_next_re[76];
          Delay3_bypass_im[76] <= Delay3_bypass_next_im[76];
          Delay3_bypass_re[77] <= Delay3_bypass_next_re[77];
          Delay3_bypass_im[77] <= Delay3_bypass_next_im[77];
          Delay3_bypass_re[78] <= Delay3_bypass_next_re[78];
          Delay3_bypass_im[78] <= Delay3_bypass_next_im[78];
          Delay3_bypass_re[79] <= Delay3_bypass_next_re[79];
          Delay3_bypass_im[79] <= Delay3_bypass_next_im[79];
          Delay3_bypass_re[80] <= Delay3_bypass_next_re[80];
          Delay3_bypass_im[80] <= Delay3_bypass_next_im[80];
          Delay3_bypass_re[81] <= Delay3_bypass_next_re[81];
          Delay3_bypass_im[81] <= Delay3_bypass_next_im[81];
          Delay3_bypass_re[82] <= Delay3_bypass_next_re[82];
          Delay3_bypass_im[82] <= Delay3_bypass_next_im[82];
          Delay3_bypass_re[83] <= Delay3_bypass_next_re[83];
          Delay3_bypass_im[83] <= Delay3_bypass_next_im[83];
          Delay3_bypass_re[84] <= Delay3_bypass_next_re[84];
          Delay3_bypass_im[84] <= Delay3_bypass_next_im[84];
          Delay3_bypass_re[85] <= Delay3_bypass_next_re[85];
          Delay3_bypass_im[85] <= Delay3_bypass_next_im[85];
          Delay3_bypass_re[86] <= Delay3_bypass_next_re[86];
          Delay3_bypass_im[86] <= Delay3_bypass_next_im[86];
          Delay3_bypass_re[87] <= Delay3_bypass_next_re[87];
          Delay3_bypass_im[87] <= Delay3_bypass_next_im[87];
          Delay3_bypass_re[88] <= Delay3_bypass_next_re[88];
          Delay3_bypass_im[88] <= Delay3_bypass_next_im[88];
          Delay3_bypass_re[89] <= Delay3_bypass_next_re[89];
          Delay3_bypass_im[89] <= Delay3_bypass_next_im[89];
          Delay3_bypass_re[90] <= Delay3_bypass_next_re[90];
          Delay3_bypass_im[90] <= Delay3_bypass_next_im[90];
          Delay3_bypass_re[91] <= Delay3_bypass_next_re[91];
          Delay3_bypass_im[91] <= Delay3_bypass_next_im[91];
          Delay3_bypass_re[92] <= Delay3_bypass_next_re[92];
          Delay3_bypass_im[92] <= Delay3_bypass_next_im[92];
          Delay3_bypass_re[93] <= Delay3_bypass_next_re[93];
          Delay3_bypass_im[93] <= Delay3_bypass_next_im[93];
          Delay3_bypass_re[94] <= Delay3_bypass_next_re[94];
          Delay3_bypass_im[94] <= Delay3_bypass_next_im[94];
          Delay3_bypass_re[95] <= Delay3_bypass_next_re[95];
          Delay3_bypass_im[95] <= Delay3_bypass_next_im[95];
          Delay3_bypass_re[96] <= Delay3_bypass_next_re[96];
          Delay3_bypass_im[96] <= Delay3_bypass_next_im[96];
          Delay3_bypass_re[97] <= Delay3_bypass_next_re[97];
          Delay3_bypass_im[97] <= Delay3_bypass_next_im[97];
          Delay3_bypass_re[98] <= Delay3_bypass_next_re[98];
          Delay3_bypass_im[98] <= Delay3_bypass_next_im[98];
          Delay3_bypass_re[99] <= Delay3_bypass_next_re[99];
          Delay3_bypass_im[99] <= Delay3_bypass_next_im[99];
          Delay3_bypass_re[100] <= Delay3_bypass_next_re[100];
          Delay3_bypass_im[100] <= Delay3_bypass_next_im[100];
          Delay3_bypass_re[101] <= Delay3_bypass_next_re[101];
          Delay3_bypass_im[101] <= Delay3_bypass_next_im[101];
          Delay3_bypass_re[102] <= Delay3_bypass_next_re[102];
          Delay3_bypass_im[102] <= Delay3_bypass_next_im[102];
          Delay3_bypass_re[103] <= Delay3_bypass_next_re[103];
          Delay3_bypass_im[103] <= Delay3_bypass_next_im[103];
          Delay3_bypass_re[104] <= Delay3_bypass_next_re[104];
          Delay3_bypass_im[104] <= Delay3_bypass_next_im[104];
          Delay3_bypass_re[105] <= Delay3_bypass_next_re[105];
          Delay3_bypass_im[105] <= Delay3_bypass_next_im[105];
          Delay3_bypass_re[106] <= Delay3_bypass_next_re[106];
          Delay3_bypass_im[106] <= Delay3_bypass_next_im[106];
          Delay3_bypass_re[107] <= Delay3_bypass_next_re[107];
          Delay3_bypass_im[107] <= Delay3_bypass_next_im[107];
          Delay3_bypass_re[108] <= Delay3_bypass_next_re[108];
          Delay3_bypass_im[108] <= Delay3_bypass_next_im[108];
          Delay3_bypass_re[109] <= Delay3_bypass_next_re[109];
          Delay3_bypass_im[109] <= Delay3_bypass_next_im[109];
          Delay3_bypass_re[110] <= Delay3_bypass_next_re[110];
          Delay3_bypass_im[110] <= Delay3_bypass_next_im[110];
          Delay3_bypass_re[111] <= Delay3_bypass_next_re[111];
          Delay3_bypass_im[111] <= Delay3_bypass_next_im[111];
          Delay3_bypass_re[112] <= Delay3_bypass_next_re[112];
          Delay3_bypass_im[112] <= Delay3_bypass_next_im[112];
          Delay3_bypass_re[113] <= Delay3_bypass_next_re[113];
          Delay3_bypass_im[113] <= Delay3_bypass_next_im[113];
          Delay3_bypass_re[114] <= Delay3_bypass_next_re[114];
          Delay3_bypass_im[114] <= Delay3_bypass_next_im[114];
          Delay3_bypass_re[115] <= Delay3_bypass_next_re[115];
          Delay3_bypass_im[115] <= Delay3_bypass_next_im[115];
          Delay3_bypass_re[116] <= Delay3_bypass_next_re[116];
          Delay3_bypass_im[116] <= Delay3_bypass_next_im[116];
          Delay3_bypass_re[117] <= Delay3_bypass_next_re[117];
          Delay3_bypass_im[117] <= Delay3_bypass_next_im[117];
          Delay3_bypass_re[118] <= Delay3_bypass_next_re[118];
          Delay3_bypass_im[118] <= Delay3_bypass_next_im[118];
          Delay3_bypass_re[119] <= Delay3_bypass_next_re[119];
          Delay3_bypass_im[119] <= Delay3_bypass_next_im[119];
          Delay3_bypass_re[120] <= Delay3_bypass_next_re[120];
          Delay3_bypass_im[120] <= Delay3_bypass_next_im[120];
          Delay3_bypass_re[121] <= Delay3_bypass_next_re[121];
          Delay3_bypass_im[121] <= Delay3_bypass_next_im[121];
          Delay3_bypass_re[122] <= Delay3_bypass_next_re[122];
          Delay3_bypass_im[122] <= Delay3_bypass_next_im[122];
          Delay3_bypass_re[123] <= Delay3_bypass_next_re[123];
          Delay3_bypass_im[123] <= Delay3_bypass_next_im[123];
          Delay3_bypass_re[124] <= Delay3_bypass_next_re[124];
          Delay3_bypass_im[124] <= Delay3_bypass_next_im[124];
          Delay3_bypass_re[125] <= Delay3_bypass_next_re[125];
          Delay3_bypass_im[125] <= Delay3_bypass_next_im[125];
          Delay3_bypass_re[126] <= Delay3_bypass_next_re[126];
          Delay3_bypass_im[126] <= Delay3_bypass_next_im[126];
          Delay3_bypass_re[127] <= Delay3_bypass_next_re[127];
          Delay3_bypass_im[127] <= Delay3_bypass_next_im[127];
          Delay3_reg_re[0] <= Delay3_reg_next_re[0];
          Delay3_reg_im[0] <= Delay3_reg_next_im[0];
          Delay3_reg_re[1] <= Delay3_reg_next_re[1];
          Delay3_reg_im[1] <= Delay3_reg_next_im[1];
          Delay3_reg_re[2] <= Delay3_reg_next_re[2];
          Delay3_reg_im[2] <= Delay3_reg_next_im[2];
          Delay3_reg_re[3] <= Delay3_reg_next_re[3];
          Delay3_reg_im[3] <= Delay3_reg_next_im[3];
          Delay3_reg_re[4] <= Delay3_reg_next_re[4];
          Delay3_reg_im[4] <= Delay3_reg_next_im[4];
          Delay3_reg_re[5] <= Delay3_reg_next_re[5];
          Delay3_reg_im[5] <= Delay3_reg_next_im[5];
          Delay3_reg_re[6] <= Delay3_reg_next_re[6];
          Delay3_reg_im[6] <= Delay3_reg_next_im[6];
          Delay3_reg_re[7] <= Delay3_reg_next_re[7];
          Delay3_reg_im[7] <= Delay3_reg_next_im[7];
          Delay3_reg_re[8] <= Delay3_reg_next_re[8];
          Delay3_reg_im[8] <= Delay3_reg_next_im[8];
          Delay3_reg_re[9] <= Delay3_reg_next_re[9];
          Delay3_reg_im[9] <= Delay3_reg_next_im[9];
          Delay3_reg_re[10] <= Delay3_reg_next_re[10];
          Delay3_reg_im[10] <= Delay3_reg_next_im[10];
          Delay3_reg_re[11] <= Delay3_reg_next_re[11];
          Delay3_reg_im[11] <= Delay3_reg_next_im[11];
          Delay3_reg_re[12] <= Delay3_reg_next_re[12];
          Delay3_reg_im[12] <= Delay3_reg_next_im[12];
          Delay3_reg_re[13] <= Delay3_reg_next_re[13];
          Delay3_reg_im[13] <= Delay3_reg_next_im[13];
          Delay3_reg_re[14] <= Delay3_reg_next_re[14];
          Delay3_reg_im[14] <= Delay3_reg_next_im[14];
          Delay3_reg_re[15] <= Delay3_reg_next_re[15];
          Delay3_reg_im[15] <= Delay3_reg_next_im[15];
          Delay3_reg_re[16] <= Delay3_reg_next_re[16];
          Delay3_reg_im[16] <= Delay3_reg_next_im[16];
          Delay3_reg_re[17] <= Delay3_reg_next_re[17];
          Delay3_reg_im[17] <= Delay3_reg_next_im[17];
          Delay3_reg_re[18] <= Delay3_reg_next_re[18];
          Delay3_reg_im[18] <= Delay3_reg_next_im[18];
          Delay3_reg_re[19] <= Delay3_reg_next_re[19];
          Delay3_reg_im[19] <= Delay3_reg_next_im[19];
          Delay3_reg_re[20] <= Delay3_reg_next_re[20];
          Delay3_reg_im[20] <= Delay3_reg_next_im[20];
          Delay3_reg_re[21] <= Delay3_reg_next_re[21];
          Delay3_reg_im[21] <= Delay3_reg_next_im[21];
          Delay3_reg_re[22] <= Delay3_reg_next_re[22];
          Delay3_reg_im[22] <= Delay3_reg_next_im[22];
          Delay3_reg_re[23] <= Delay3_reg_next_re[23];
          Delay3_reg_im[23] <= Delay3_reg_next_im[23];
          Delay3_reg_re[24] <= Delay3_reg_next_re[24];
          Delay3_reg_im[24] <= Delay3_reg_next_im[24];
          Delay3_reg_re[25] <= Delay3_reg_next_re[25];
          Delay3_reg_im[25] <= Delay3_reg_next_im[25];
          Delay3_reg_re[26] <= Delay3_reg_next_re[26];
          Delay3_reg_im[26] <= Delay3_reg_next_im[26];
          Delay3_reg_re[27] <= Delay3_reg_next_re[27];
          Delay3_reg_im[27] <= Delay3_reg_next_im[27];
          Delay3_reg_re[28] <= Delay3_reg_next_re[28];
          Delay3_reg_im[28] <= Delay3_reg_next_im[28];
          Delay3_reg_re[29] <= Delay3_reg_next_re[29];
          Delay3_reg_im[29] <= Delay3_reg_next_im[29];
          Delay3_reg_re[30] <= Delay3_reg_next_re[30];
          Delay3_reg_im[30] <= Delay3_reg_next_im[30];
          Delay3_reg_re[31] <= Delay3_reg_next_re[31];
          Delay3_reg_im[31] <= Delay3_reg_next_im[31];
          Delay3_reg_re[32] <= Delay3_reg_next_re[32];
          Delay3_reg_im[32] <= Delay3_reg_next_im[32];
          Delay3_reg_re[33] <= Delay3_reg_next_re[33];
          Delay3_reg_im[33] <= Delay3_reg_next_im[33];
          Delay3_reg_re[34] <= Delay3_reg_next_re[34];
          Delay3_reg_im[34] <= Delay3_reg_next_im[34];
          Delay3_reg_re[35] <= Delay3_reg_next_re[35];
          Delay3_reg_im[35] <= Delay3_reg_next_im[35];
          Delay3_reg_re[36] <= Delay3_reg_next_re[36];
          Delay3_reg_im[36] <= Delay3_reg_next_im[36];
          Delay3_reg_re[37] <= Delay3_reg_next_re[37];
          Delay3_reg_im[37] <= Delay3_reg_next_im[37];
          Delay3_reg_re[38] <= Delay3_reg_next_re[38];
          Delay3_reg_im[38] <= Delay3_reg_next_im[38];
          Delay3_reg_re[39] <= Delay3_reg_next_re[39];
          Delay3_reg_im[39] <= Delay3_reg_next_im[39];
          Delay3_reg_re[40] <= Delay3_reg_next_re[40];
          Delay3_reg_im[40] <= Delay3_reg_next_im[40];
          Delay3_reg_re[41] <= Delay3_reg_next_re[41];
          Delay3_reg_im[41] <= Delay3_reg_next_im[41];
          Delay3_reg_re[42] <= Delay3_reg_next_re[42];
          Delay3_reg_im[42] <= Delay3_reg_next_im[42];
          Delay3_reg_re[43] <= Delay3_reg_next_re[43];
          Delay3_reg_im[43] <= Delay3_reg_next_im[43];
          Delay3_reg_re[44] <= Delay3_reg_next_re[44];
          Delay3_reg_im[44] <= Delay3_reg_next_im[44];
          Delay3_reg_re[45] <= Delay3_reg_next_re[45];
          Delay3_reg_im[45] <= Delay3_reg_next_im[45];
          Delay3_reg_re[46] <= Delay3_reg_next_re[46];
          Delay3_reg_im[46] <= Delay3_reg_next_im[46];
          Delay3_reg_re[47] <= Delay3_reg_next_re[47];
          Delay3_reg_im[47] <= Delay3_reg_next_im[47];
          Delay3_reg_re[48] <= Delay3_reg_next_re[48];
          Delay3_reg_im[48] <= Delay3_reg_next_im[48];
          Delay3_reg_re[49] <= Delay3_reg_next_re[49];
          Delay3_reg_im[49] <= Delay3_reg_next_im[49];
          Delay3_reg_re[50] <= Delay3_reg_next_re[50];
          Delay3_reg_im[50] <= Delay3_reg_next_im[50];
          Delay3_reg_re[51] <= Delay3_reg_next_re[51];
          Delay3_reg_im[51] <= Delay3_reg_next_im[51];
          Delay3_reg_re[52] <= Delay3_reg_next_re[52];
          Delay3_reg_im[52] <= Delay3_reg_next_im[52];
          Delay3_reg_re[53] <= Delay3_reg_next_re[53];
          Delay3_reg_im[53] <= Delay3_reg_next_im[53];
          Delay3_reg_re[54] <= Delay3_reg_next_re[54];
          Delay3_reg_im[54] <= Delay3_reg_next_im[54];
          Delay3_reg_re[55] <= Delay3_reg_next_re[55];
          Delay3_reg_im[55] <= Delay3_reg_next_im[55];
          Delay3_reg_re[56] <= Delay3_reg_next_re[56];
          Delay3_reg_im[56] <= Delay3_reg_next_im[56];
          Delay3_reg_re[57] <= Delay3_reg_next_re[57];
          Delay3_reg_im[57] <= Delay3_reg_next_im[57];
          Delay3_reg_re[58] <= Delay3_reg_next_re[58];
          Delay3_reg_im[58] <= Delay3_reg_next_im[58];
          Delay3_reg_re[59] <= Delay3_reg_next_re[59];
          Delay3_reg_im[59] <= Delay3_reg_next_im[59];
          Delay3_reg_re[60] <= Delay3_reg_next_re[60];
          Delay3_reg_im[60] <= Delay3_reg_next_im[60];
          Delay3_reg_re[61] <= Delay3_reg_next_re[61];
          Delay3_reg_im[61] <= Delay3_reg_next_im[61];
          Delay3_reg_re[62] <= Delay3_reg_next_re[62];
          Delay3_reg_im[62] <= Delay3_reg_next_im[62];
          Delay3_reg_re[63] <= Delay3_reg_next_re[63];
          Delay3_reg_im[63] <= Delay3_reg_next_im[63];
          Delay3_reg_re[64] <= Delay3_reg_next_re[64];
          Delay3_reg_im[64] <= Delay3_reg_next_im[64];
          Delay3_reg_re[65] <= Delay3_reg_next_re[65];
          Delay3_reg_im[65] <= Delay3_reg_next_im[65];
          Delay3_reg_re[66] <= Delay3_reg_next_re[66];
          Delay3_reg_im[66] <= Delay3_reg_next_im[66];
          Delay3_reg_re[67] <= Delay3_reg_next_re[67];
          Delay3_reg_im[67] <= Delay3_reg_next_im[67];
          Delay3_reg_re[68] <= Delay3_reg_next_re[68];
          Delay3_reg_im[68] <= Delay3_reg_next_im[68];
          Delay3_reg_re[69] <= Delay3_reg_next_re[69];
          Delay3_reg_im[69] <= Delay3_reg_next_im[69];
          Delay3_reg_re[70] <= Delay3_reg_next_re[70];
          Delay3_reg_im[70] <= Delay3_reg_next_im[70];
          Delay3_reg_re[71] <= Delay3_reg_next_re[71];
          Delay3_reg_im[71] <= Delay3_reg_next_im[71];
          Delay3_reg_re[72] <= Delay3_reg_next_re[72];
          Delay3_reg_im[72] <= Delay3_reg_next_im[72];
          Delay3_reg_re[73] <= Delay3_reg_next_re[73];
          Delay3_reg_im[73] <= Delay3_reg_next_im[73];
          Delay3_reg_re[74] <= Delay3_reg_next_re[74];
          Delay3_reg_im[74] <= Delay3_reg_next_im[74];
          Delay3_reg_re[75] <= Delay3_reg_next_re[75];
          Delay3_reg_im[75] <= Delay3_reg_next_im[75];
          Delay3_reg_re[76] <= Delay3_reg_next_re[76];
          Delay3_reg_im[76] <= Delay3_reg_next_im[76];
          Delay3_reg_re[77] <= Delay3_reg_next_re[77];
          Delay3_reg_im[77] <= Delay3_reg_next_im[77];
          Delay3_reg_re[78] <= Delay3_reg_next_re[78];
          Delay3_reg_im[78] <= Delay3_reg_next_im[78];
          Delay3_reg_re[79] <= Delay3_reg_next_re[79];
          Delay3_reg_im[79] <= Delay3_reg_next_im[79];
          Delay3_reg_re[80] <= Delay3_reg_next_re[80];
          Delay3_reg_im[80] <= Delay3_reg_next_im[80];
          Delay3_reg_re[81] <= Delay3_reg_next_re[81];
          Delay3_reg_im[81] <= Delay3_reg_next_im[81];
          Delay3_reg_re[82] <= Delay3_reg_next_re[82];
          Delay3_reg_im[82] <= Delay3_reg_next_im[82];
          Delay3_reg_re[83] <= Delay3_reg_next_re[83];
          Delay3_reg_im[83] <= Delay3_reg_next_im[83];
          Delay3_reg_re[84] <= Delay3_reg_next_re[84];
          Delay3_reg_im[84] <= Delay3_reg_next_im[84];
          Delay3_reg_re[85] <= Delay3_reg_next_re[85];
          Delay3_reg_im[85] <= Delay3_reg_next_im[85];
          Delay3_reg_re[86] <= Delay3_reg_next_re[86];
          Delay3_reg_im[86] <= Delay3_reg_next_im[86];
          Delay3_reg_re[87] <= Delay3_reg_next_re[87];
          Delay3_reg_im[87] <= Delay3_reg_next_im[87];
          Delay3_reg_re[88] <= Delay3_reg_next_re[88];
          Delay3_reg_im[88] <= Delay3_reg_next_im[88];
          Delay3_reg_re[89] <= Delay3_reg_next_re[89];
          Delay3_reg_im[89] <= Delay3_reg_next_im[89];
          Delay3_reg_re[90] <= Delay3_reg_next_re[90];
          Delay3_reg_im[90] <= Delay3_reg_next_im[90];
          Delay3_reg_re[91] <= Delay3_reg_next_re[91];
          Delay3_reg_im[91] <= Delay3_reg_next_im[91];
          Delay3_reg_re[92] <= Delay3_reg_next_re[92];
          Delay3_reg_im[92] <= Delay3_reg_next_im[92];
          Delay3_reg_re[93] <= Delay3_reg_next_re[93];
          Delay3_reg_im[93] <= Delay3_reg_next_im[93];
          Delay3_reg_re[94] <= Delay3_reg_next_re[94];
          Delay3_reg_im[94] <= Delay3_reg_next_im[94];
          Delay3_reg_re[95] <= Delay3_reg_next_re[95];
          Delay3_reg_im[95] <= Delay3_reg_next_im[95];
          Delay3_reg_re[96] <= Delay3_reg_next_re[96];
          Delay3_reg_im[96] <= Delay3_reg_next_im[96];
          Delay3_reg_re[97] <= Delay3_reg_next_re[97];
          Delay3_reg_im[97] <= Delay3_reg_next_im[97];
          Delay3_reg_re[98] <= Delay3_reg_next_re[98];
          Delay3_reg_im[98] <= Delay3_reg_next_im[98];
          Delay3_reg_re[99] <= Delay3_reg_next_re[99];
          Delay3_reg_im[99] <= Delay3_reg_next_im[99];
          Delay3_reg_re[100] <= Delay3_reg_next_re[100];
          Delay3_reg_im[100] <= Delay3_reg_next_im[100];
          Delay3_reg_re[101] <= Delay3_reg_next_re[101];
          Delay3_reg_im[101] <= Delay3_reg_next_im[101];
          Delay3_reg_re[102] <= Delay3_reg_next_re[102];
          Delay3_reg_im[102] <= Delay3_reg_next_im[102];
          Delay3_reg_re[103] <= Delay3_reg_next_re[103];
          Delay3_reg_im[103] <= Delay3_reg_next_im[103];
          Delay3_reg_re[104] <= Delay3_reg_next_re[104];
          Delay3_reg_im[104] <= Delay3_reg_next_im[104];
          Delay3_reg_re[105] <= Delay3_reg_next_re[105];
          Delay3_reg_im[105] <= Delay3_reg_next_im[105];
          Delay3_reg_re[106] <= Delay3_reg_next_re[106];
          Delay3_reg_im[106] <= Delay3_reg_next_im[106];
          Delay3_reg_re[107] <= Delay3_reg_next_re[107];
          Delay3_reg_im[107] <= Delay3_reg_next_im[107];
          Delay3_reg_re[108] <= Delay3_reg_next_re[108];
          Delay3_reg_im[108] <= Delay3_reg_next_im[108];
          Delay3_reg_re[109] <= Delay3_reg_next_re[109];
          Delay3_reg_im[109] <= Delay3_reg_next_im[109];
          Delay3_reg_re[110] <= Delay3_reg_next_re[110];
          Delay3_reg_im[110] <= Delay3_reg_next_im[110];
          Delay3_reg_re[111] <= Delay3_reg_next_re[111];
          Delay3_reg_im[111] <= Delay3_reg_next_im[111];
          Delay3_reg_re[112] <= Delay3_reg_next_re[112];
          Delay3_reg_im[112] <= Delay3_reg_next_im[112];
          Delay3_reg_re[113] <= Delay3_reg_next_re[113];
          Delay3_reg_im[113] <= Delay3_reg_next_im[113];
          Delay3_reg_re[114] <= Delay3_reg_next_re[114];
          Delay3_reg_im[114] <= Delay3_reg_next_im[114];
          Delay3_reg_re[115] <= Delay3_reg_next_re[115];
          Delay3_reg_im[115] <= Delay3_reg_next_im[115];
          Delay3_reg_re[116] <= Delay3_reg_next_re[116];
          Delay3_reg_im[116] <= Delay3_reg_next_im[116];
          Delay3_reg_re[117] <= Delay3_reg_next_re[117];
          Delay3_reg_im[117] <= Delay3_reg_next_im[117];
          Delay3_reg_re[118] <= Delay3_reg_next_re[118];
          Delay3_reg_im[118] <= Delay3_reg_next_im[118];
          Delay3_reg_re[119] <= Delay3_reg_next_re[119];
          Delay3_reg_im[119] <= Delay3_reg_next_im[119];
          Delay3_reg_re[120] <= Delay3_reg_next_re[120];
          Delay3_reg_im[120] <= Delay3_reg_next_im[120];
          Delay3_reg_re[121] <= Delay3_reg_next_re[121];
          Delay3_reg_im[121] <= Delay3_reg_next_im[121];
          Delay3_reg_re[122] <= Delay3_reg_next_re[122];
          Delay3_reg_im[122] <= Delay3_reg_next_im[122];
          Delay3_reg_re[123] <= Delay3_reg_next_re[123];
          Delay3_reg_im[123] <= Delay3_reg_next_im[123];
          Delay3_reg_re[124] <= Delay3_reg_next_re[124];
          Delay3_reg_im[124] <= Delay3_reg_next_im[124];
          Delay3_reg_re[125] <= Delay3_reg_next_re[125];
          Delay3_reg_im[125] <= Delay3_reg_next_im[125];
          Delay3_reg_re[126] <= Delay3_reg_next_re[126];
          Delay3_reg_im[126] <= Delay3_reg_next_im[126];
          Delay3_reg_re[127] <= Delay3_reg_next_re[127];
          Delay3_reg_im[127] <= Delay3_reg_next_im[127];
        end
      end
    end

  assign delayTapWire_re_1[0] = (ENA == 1'b1 ? Switch1_out1_re :
              Delay3_reg_re[0]);
  assign delayTapWire_re_1[1] = (ENA == 1'b1 ? Delay3_reg_re[0] :
              Delay3_bypass_re[0]);
  assign delayTapWire_re_1[2] = (ENA == 1'b1 ? Delay3_reg_re[1] :
              Delay3_bypass_re[1]);
  assign delayTapWire_re_1[3] = (ENA == 1'b1 ? Delay3_reg_re[2] :
              Delay3_bypass_re[2]);
  assign delayTapWire_re_1[4] = (ENA == 1'b1 ? Delay3_reg_re[3] :
              Delay3_bypass_re[3]);
  assign delayTapWire_re_1[5] = (ENA == 1'b1 ? Delay3_reg_re[4] :
              Delay3_bypass_re[4]);
  assign delayTapWire_re_1[6] = (ENA == 1'b1 ? Delay3_reg_re[5] :
              Delay3_bypass_re[5]);
  assign delayTapWire_re_1[7] = (ENA == 1'b1 ? Delay3_reg_re[6] :
              Delay3_bypass_re[6]);
  assign delayTapWire_re_1[8] = (ENA == 1'b1 ? Delay3_reg_re[7] :
              Delay3_bypass_re[7]);
  assign delayTapWire_re_1[9] = (ENA == 1'b1 ? Delay3_reg_re[8] :
              Delay3_bypass_re[8]);
  assign delayTapWire_re_1[10] = (ENA == 1'b1 ? Delay3_reg_re[9] :
              Delay3_bypass_re[9]);
  assign delayTapWire_re_1[11] = (ENA == 1'b1 ? Delay3_reg_re[10] :
              Delay3_bypass_re[10]);
  assign delayTapWire_re_1[12] = (ENA == 1'b1 ? Delay3_reg_re[11] :
              Delay3_bypass_re[11]);
  assign delayTapWire_re_1[13] = (ENA == 1'b1 ? Delay3_reg_re[12] :
              Delay3_bypass_re[12]);
  assign delayTapWire_re_1[14] = (ENA == 1'b1 ? Delay3_reg_re[13] :
              Delay3_bypass_re[13]);
  assign delayTapWire_re_1[15] = (ENA == 1'b1 ? Delay3_reg_re[14] :
              Delay3_bypass_re[14]);
  assign delayTapWire_re_1[16] = (ENA == 1'b1 ? Delay3_reg_re[15] :
              Delay3_bypass_re[15]);
  assign delayTapWire_re_1[17] = (ENA == 1'b1 ? Delay3_reg_re[16] :
              Delay3_bypass_re[16]);
  assign delayTapWire_re_1[18] = (ENA == 1'b1 ? Delay3_reg_re[17] :
              Delay3_bypass_re[17]);
  assign delayTapWire_re_1[19] = (ENA == 1'b1 ? Delay3_reg_re[18] :
              Delay3_bypass_re[18]);
  assign delayTapWire_re_1[20] = (ENA == 1'b1 ? Delay3_reg_re[19] :
              Delay3_bypass_re[19]);
  assign delayTapWire_re_1[21] = (ENA == 1'b1 ? Delay3_reg_re[20] :
              Delay3_bypass_re[20]);
  assign delayTapWire_re_1[22] = (ENA == 1'b1 ? Delay3_reg_re[21] :
              Delay3_bypass_re[21]);
  assign delayTapWire_re_1[23] = (ENA == 1'b1 ? Delay3_reg_re[22] :
              Delay3_bypass_re[22]);
  assign delayTapWire_re_1[24] = (ENA == 1'b1 ? Delay3_reg_re[23] :
              Delay3_bypass_re[23]);
  assign delayTapWire_re_1[25] = (ENA == 1'b1 ? Delay3_reg_re[24] :
              Delay3_bypass_re[24]);
  assign delayTapWire_re_1[26] = (ENA == 1'b1 ? Delay3_reg_re[25] :
              Delay3_bypass_re[25]);
  assign delayTapWire_re_1[27] = (ENA == 1'b1 ? Delay3_reg_re[26] :
              Delay3_bypass_re[26]);
  assign delayTapWire_re_1[28] = (ENA == 1'b1 ? Delay3_reg_re[27] :
              Delay3_bypass_re[27]);
  assign delayTapWire_re_1[29] = (ENA == 1'b1 ? Delay3_reg_re[28] :
              Delay3_bypass_re[28]);
  assign delayTapWire_re_1[30] = (ENA == 1'b1 ? Delay3_reg_re[29] :
              Delay3_bypass_re[29]);
  assign delayTapWire_re_1[31] = (ENA == 1'b1 ? Delay3_reg_re[30] :
              Delay3_bypass_re[30]);
  assign delayTapWire_re_1[32] = (ENA == 1'b1 ? Delay3_reg_re[31] :
              Delay3_bypass_re[31]);
  assign delayTapWire_re_1[33] = (ENA == 1'b1 ? Delay3_reg_re[32] :
              Delay3_bypass_re[32]);
  assign delayTapWire_re_1[34] = (ENA == 1'b1 ? Delay3_reg_re[33] :
              Delay3_bypass_re[33]);
  assign delayTapWire_re_1[35] = (ENA == 1'b1 ? Delay3_reg_re[34] :
              Delay3_bypass_re[34]);
  assign delayTapWire_re_1[36] = (ENA == 1'b1 ? Delay3_reg_re[35] :
              Delay3_bypass_re[35]);
  assign delayTapWire_re_1[37] = (ENA == 1'b1 ? Delay3_reg_re[36] :
              Delay3_bypass_re[36]);
  assign delayTapWire_re_1[38] = (ENA == 1'b1 ? Delay3_reg_re[37] :
              Delay3_bypass_re[37]);
  assign delayTapWire_re_1[39] = (ENA == 1'b1 ? Delay3_reg_re[38] :
              Delay3_bypass_re[38]);
  assign delayTapWire_re_1[40] = (ENA == 1'b1 ? Delay3_reg_re[39] :
              Delay3_bypass_re[39]);
  assign delayTapWire_re_1[41] = (ENA == 1'b1 ? Delay3_reg_re[40] :
              Delay3_bypass_re[40]);
  assign delayTapWire_re_1[42] = (ENA == 1'b1 ? Delay3_reg_re[41] :
              Delay3_bypass_re[41]);
  assign delayTapWire_re_1[43] = (ENA == 1'b1 ? Delay3_reg_re[42] :
              Delay3_bypass_re[42]);
  assign delayTapWire_re_1[44] = (ENA == 1'b1 ? Delay3_reg_re[43] :
              Delay3_bypass_re[43]);
  assign delayTapWire_re_1[45] = (ENA == 1'b1 ? Delay3_reg_re[44] :
              Delay3_bypass_re[44]);
  assign delayTapWire_re_1[46] = (ENA == 1'b1 ? Delay3_reg_re[45] :
              Delay3_bypass_re[45]);
  assign delayTapWire_re_1[47] = (ENA == 1'b1 ? Delay3_reg_re[46] :
              Delay3_bypass_re[46]);
  assign delayTapWire_re_1[48] = (ENA == 1'b1 ? Delay3_reg_re[47] :
              Delay3_bypass_re[47]);
  assign delayTapWire_re_1[49] = (ENA == 1'b1 ? Delay3_reg_re[48] :
              Delay3_bypass_re[48]);
  assign delayTapWire_re_1[50] = (ENA == 1'b1 ? Delay3_reg_re[49] :
              Delay3_bypass_re[49]);
  assign delayTapWire_re_1[51] = (ENA == 1'b1 ? Delay3_reg_re[50] :
              Delay3_bypass_re[50]);
  assign delayTapWire_re_1[52] = (ENA == 1'b1 ? Delay3_reg_re[51] :
              Delay3_bypass_re[51]);
  assign delayTapWire_re_1[53] = (ENA == 1'b1 ? Delay3_reg_re[52] :
              Delay3_bypass_re[52]);
  assign delayTapWire_re_1[54] = (ENA == 1'b1 ? Delay3_reg_re[53] :
              Delay3_bypass_re[53]);
  assign delayTapWire_re_1[55] = (ENA == 1'b1 ? Delay3_reg_re[54] :
              Delay3_bypass_re[54]);
  assign delayTapWire_re_1[56] = (ENA == 1'b1 ? Delay3_reg_re[55] :
              Delay3_bypass_re[55]);
  assign delayTapWire_re_1[57] = (ENA == 1'b1 ? Delay3_reg_re[56] :
              Delay3_bypass_re[56]);
  assign delayTapWire_re_1[58] = (ENA == 1'b1 ? Delay3_reg_re[57] :
              Delay3_bypass_re[57]);
  assign delayTapWire_re_1[59] = (ENA == 1'b1 ? Delay3_reg_re[58] :
              Delay3_bypass_re[58]);
  assign delayTapWire_re_1[60] = (ENA == 1'b1 ? Delay3_reg_re[59] :
              Delay3_bypass_re[59]);
  assign delayTapWire_re_1[61] = (ENA == 1'b1 ? Delay3_reg_re[60] :
              Delay3_bypass_re[60]);
  assign delayTapWire_re_1[62] = (ENA == 1'b1 ? Delay3_reg_re[61] :
              Delay3_bypass_re[61]);
  assign delayTapWire_re_1[63] = (ENA == 1'b1 ? Delay3_reg_re[62] :
              Delay3_bypass_re[62]);
  assign delayTapWire_re_1[64] = (ENA == 1'b1 ? Delay3_reg_re[63] :
              Delay3_bypass_re[63]);
  assign delayTapWire_re_1[65] = (ENA == 1'b1 ? Delay3_reg_re[64] :
              Delay3_bypass_re[64]);
  assign delayTapWire_re_1[66] = (ENA == 1'b1 ? Delay3_reg_re[65] :
              Delay3_bypass_re[65]);
  assign delayTapWire_re_1[67] = (ENA == 1'b1 ? Delay3_reg_re[66] :
              Delay3_bypass_re[66]);
  assign delayTapWire_re_1[68] = (ENA == 1'b1 ? Delay3_reg_re[67] :
              Delay3_bypass_re[67]);
  assign delayTapWire_re_1[69] = (ENA == 1'b1 ? Delay3_reg_re[68] :
              Delay3_bypass_re[68]);
  assign delayTapWire_re_1[70] = (ENA == 1'b1 ? Delay3_reg_re[69] :
              Delay3_bypass_re[69]);
  assign delayTapWire_re_1[71] = (ENA == 1'b1 ? Delay3_reg_re[70] :
              Delay3_bypass_re[70]);
  assign delayTapWire_re_1[72] = (ENA == 1'b1 ? Delay3_reg_re[71] :
              Delay3_bypass_re[71]);
  assign delayTapWire_re_1[73] = (ENA == 1'b1 ? Delay3_reg_re[72] :
              Delay3_bypass_re[72]);
  assign delayTapWire_re_1[74] = (ENA == 1'b1 ? Delay3_reg_re[73] :
              Delay3_bypass_re[73]);
  assign delayTapWire_re_1[75] = (ENA == 1'b1 ? Delay3_reg_re[74] :
              Delay3_bypass_re[74]);
  assign delayTapWire_re_1[76] = (ENA == 1'b1 ? Delay3_reg_re[75] :
              Delay3_bypass_re[75]);
  assign delayTapWire_re_1[77] = (ENA == 1'b1 ? Delay3_reg_re[76] :
              Delay3_bypass_re[76]);
  assign delayTapWire_re_1[78] = (ENA == 1'b1 ? Delay3_reg_re[77] :
              Delay3_bypass_re[77]);
  assign delayTapWire_re_1[79] = (ENA == 1'b1 ? Delay3_reg_re[78] :
              Delay3_bypass_re[78]);
  assign delayTapWire_re_1[80] = (ENA == 1'b1 ? Delay3_reg_re[79] :
              Delay3_bypass_re[79]);
  assign delayTapWire_re_1[81] = (ENA == 1'b1 ? Delay3_reg_re[80] :
              Delay3_bypass_re[80]);
  assign delayTapWire_re_1[82] = (ENA == 1'b1 ? Delay3_reg_re[81] :
              Delay3_bypass_re[81]);
  assign delayTapWire_re_1[83] = (ENA == 1'b1 ? Delay3_reg_re[82] :
              Delay3_bypass_re[82]);
  assign delayTapWire_re_1[84] = (ENA == 1'b1 ? Delay3_reg_re[83] :
              Delay3_bypass_re[83]);
  assign delayTapWire_re_1[85] = (ENA == 1'b1 ? Delay3_reg_re[84] :
              Delay3_bypass_re[84]);
  assign delayTapWire_re_1[86] = (ENA == 1'b1 ? Delay3_reg_re[85] :
              Delay3_bypass_re[85]);
  assign delayTapWire_re_1[87] = (ENA == 1'b1 ? Delay3_reg_re[86] :
              Delay3_bypass_re[86]);
  assign delayTapWire_re_1[88] = (ENA == 1'b1 ? Delay3_reg_re[87] :
              Delay3_bypass_re[87]);
  assign delayTapWire_re_1[89] = (ENA == 1'b1 ? Delay3_reg_re[88] :
              Delay3_bypass_re[88]);
  assign delayTapWire_re_1[90] = (ENA == 1'b1 ? Delay3_reg_re[89] :
              Delay3_bypass_re[89]);
  assign delayTapWire_re_1[91] = (ENA == 1'b1 ? Delay3_reg_re[90] :
              Delay3_bypass_re[90]);
  assign delayTapWire_re_1[92] = (ENA == 1'b1 ? Delay3_reg_re[91] :
              Delay3_bypass_re[91]);
  assign delayTapWire_re_1[93] = (ENA == 1'b1 ? Delay3_reg_re[92] :
              Delay3_bypass_re[92]);
  assign delayTapWire_re_1[94] = (ENA == 1'b1 ? Delay3_reg_re[93] :
              Delay3_bypass_re[93]);
  assign delayTapWire_re_1[95] = (ENA == 1'b1 ? Delay3_reg_re[94] :
              Delay3_bypass_re[94]);
  assign delayTapWire_re_1[96] = (ENA == 1'b1 ? Delay3_reg_re[95] :
              Delay3_bypass_re[95]);
  assign delayTapWire_re_1[97] = (ENA == 1'b1 ? Delay3_reg_re[96] :
              Delay3_bypass_re[96]);
  assign delayTapWire_re_1[98] = (ENA == 1'b1 ? Delay3_reg_re[97] :
              Delay3_bypass_re[97]);
  assign delayTapWire_re_1[99] = (ENA == 1'b1 ? Delay3_reg_re[98] :
              Delay3_bypass_re[98]);
  assign delayTapWire_re_1[100] = (ENA == 1'b1 ? Delay3_reg_re[99] :
              Delay3_bypass_re[99]);
  assign delayTapWire_re_1[101] = (ENA == 1'b1 ? Delay3_reg_re[100] :
              Delay3_bypass_re[100]);
  assign delayTapWire_re_1[102] = (ENA == 1'b1 ? Delay3_reg_re[101] :
              Delay3_bypass_re[101]);
  assign delayTapWire_re_1[103] = (ENA == 1'b1 ? Delay3_reg_re[102] :
              Delay3_bypass_re[102]);
  assign delayTapWire_re_1[104] = (ENA == 1'b1 ? Delay3_reg_re[103] :
              Delay3_bypass_re[103]);
  assign delayTapWire_re_1[105] = (ENA == 1'b1 ? Delay3_reg_re[104] :
              Delay3_bypass_re[104]);
  assign delayTapWire_re_1[106] = (ENA == 1'b1 ? Delay3_reg_re[105] :
              Delay3_bypass_re[105]);
  assign delayTapWire_re_1[107] = (ENA == 1'b1 ? Delay3_reg_re[106] :
              Delay3_bypass_re[106]);
  assign delayTapWire_re_1[108] = (ENA == 1'b1 ? Delay3_reg_re[107] :
              Delay3_bypass_re[107]);
  assign delayTapWire_re_1[109] = (ENA == 1'b1 ? Delay3_reg_re[108] :
              Delay3_bypass_re[108]);
  assign delayTapWire_re_1[110] = (ENA == 1'b1 ? Delay3_reg_re[109] :
              Delay3_bypass_re[109]);
  assign delayTapWire_re_1[111] = (ENA == 1'b1 ? Delay3_reg_re[110] :
              Delay3_bypass_re[110]);
  assign delayTapWire_re_1[112] = (ENA == 1'b1 ? Delay3_reg_re[111] :
              Delay3_bypass_re[111]);
  assign delayTapWire_re_1[113] = (ENA == 1'b1 ? Delay3_reg_re[112] :
              Delay3_bypass_re[112]);
  assign delayTapWire_re_1[114] = (ENA == 1'b1 ? Delay3_reg_re[113] :
              Delay3_bypass_re[113]);
  assign delayTapWire_re_1[115] = (ENA == 1'b1 ? Delay3_reg_re[114] :
              Delay3_bypass_re[114]);
  assign delayTapWire_re_1[116] = (ENA == 1'b1 ? Delay3_reg_re[115] :
              Delay3_bypass_re[115]);
  assign delayTapWire_re_1[117] = (ENA == 1'b1 ? Delay3_reg_re[116] :
              Delay3_bypass_re[116]);
  assign delayTapWire_re_1[118] = (ENA == 1'b1 ? Delay3_reg_re[117] :
              Delay3_bypass_re[117]);
  assign delayTapWire_re_1[119] = (ENA == 1'b1 ? Delay3_reg_re[118] :
              Delay3_bypass_re[118]);
  assign delayTapWire_re_1[120] = (ENA == 1'b1 ? Delay3_reg_re[119] :
              Delay3_bypass_re[119]);
  assign delayTapWire_re_1[121] = (ENA == 1'b1 ? Delay3_reg_re[120] :
              Delay3_bypass_re[120]);
  assign delayTapWire_re_1[122] = (ENA == 1'b1 ? Delay3_reg_re[121] :
              Delay3_bypass_re[121]);
  assign delayTapWire_re_1[123] = (ENA == 1'b1 ? Delay3_reg_re[122] :
              Delay3_bypass_re[122]);
  assign delayTapWire_re_1[124] = (ENA == 1'b1 ? Delay3_reg_re[123] :
              Delay3_bypass_re[123]);
  assign delayTapWire_re_1[125] = (ENA == 1'b1 ? Delay3_reg_re[124] :
              Delay3_bypass_re[124]);
  assign delayTapWire_re_1[126] = (ENA == 1'b1 ? Delay3_reg_re[125] :
              Delay3_bypass_re[125]);
  assign delayTapWire_re_1[127] = (ENA == 1'b1 ? Delay3_reg_re[126] :
              Delay3_bypass_re[126]);
  assign delayTapWire_re_1[128] = (ENA == 1'b1 ? Delay3_reg_re[127] :
              Delay3_bypass_re[127]);
  assign delayTapWire_im_1[0] = (ENA == 1'b1 ? Switch1_out1_im :
              Delay3_reg_im[0]);
  assign delayTapWire_im_1[1] = (ENA == 1'b1 ? Delay3_reg_im[0] :
              Delay3_bypass_im[0]);
  assign delayTapWire_im_1[2] = (ENA == 1'b1 ? Delay3_reg_im[1] :
              Delay3_bypass_im[1]);
  assign delayTapWire_im_1[3] = (ENA == 1'b1 ? Delay3_reg_im[2] :
              Delay3_bypass_im[2]);
  assign delayTapWire_im_1[4] = (ENA == 1'b1 ? Delay3_reg_im[3] :
              Delay3_bypass_im[3]);
  assign delayTapWire_im_1[5] = (ENA == 1'b1 ? Delay3_reg_im[4] :
              Delay3_bypass_im[4]);
  assign delayTapWire_im_1[6] = (ENA == 1'b1 ? Delay3_reg_im[5] :
              Delay3_bypass_im[5]);
  assign delayTapWire_im_1[7] = (ENA == 1'b1 ? Delay3_reg_im[6] :
              Delay3_bypass_im[6]);
  assign delayTapWire_im_1[8] = (ENA == 1'b1 ? Delay3_reg_im[7] :
              Delay3_bypass_im[7]);
  assign delayTapWire_im_1[9] = (ENA == 1'b1 ? Delay3_reg_im[8] :
              Delay3_bypass_im[8]);
  assign delayTapWire_im_1[10] = (ENA == 1'b1 ? Delay3_reg_im[9] :
              Delay3_bypass_im[9]);
  assign delayTapWire_im_1[11] = (ENA == 1'b1 ? Delay3_reg_im[10] :
              Delay3_bypass_im[10]);
  assign delayTapWire_im_1[12] = (ENA == 1'b1 ? Delay3_reg_im[11] :
              Delay3_bypass_im[11]);
  assign delayTapWire_im_1[13] = (ENA == 1'b1 ? Delay3_reg_im[12] :
              Delay3_bypass_im[12]);
  assign delayTapWire_im_1[14] = (ENA == 1'b1 ? Delay3_reg_im[13] :
              Delay3_bypass_im[13]);
  assign delayTapWire_im_1[15] = (ENA == 1'b1 ? Delay3_reg_im[14] :
              Delay3_bypass_im[14]);
  assign delayTapWire_im_1[16] = (ENA == 1'b1 ? Delay3_reg_im[15] :
              Delay3_bypass_im[15]);
  assign delayTapWire_im_1[17] = (ENA == 1'b1 ? Delay3_reg_im[16] :
              Delay3_bypass_im[16]);
  assign delayTapWire_im_1[18] = (ENA == 1'b1 ? Delay3_reg_im[17] :
              Delay3_bypass_im[17]);
  assign delayTapWire_im_1[19] = (ENA == 1'b1 ? Delay3_reg_im[18] :
              Delay3_bypass_im[18]);
  assign delayTapWire_im_1[20] = (ENA == 1'b1 ? Delay3_reg_im[19] :
              Delay3_bypass_im[19]);
  assign delayTapWire_im_1[21] = (ENA == 1'b1 ? Delay3_reg_im[20] :
              Delay3_bypass_im[20]);
  assign delayTapWire_im_1[22] = (ENA == 1'b1 ? Delay3_reg_im[21] :
              Delay3_bypass_im[21]);
  assign delayTapWire_im_1[23] = (ENA == 1'b1 ? Delay3_reg_im[22] :
              Delay3_bypass_im[22]);
  assign delayTapWire_im_1[24] = (ENA == 1'b1 ? Delay3_reg_im[23] :
              Delay3_bypass_im[23]);
  assign delayTapWire_im_1[25] = (ENA == 1'b1 ? Delay3_reg_im[24] :
              Delay3_bypass_im[24]);
  assign delayTapWire_im_1[26] = (ENA == 1'b1 ? Delay3_reg_im[25] :
              Delay3_bypass_im[25]);
  assign delayTapWire_im_1[27] = (ENA == 1'b1 ? Delay3_reg_im[26] :
              Delay3_bypass_im[26]);
  assign delayTapWire_im_1[28] = (ENA == 1'b1 ? Delay3_reg_im[27] :
              Delay3_bypass_im[27]);
  assign delayTapWire_im_1[29] = (ENA == 1'b1 ? Delay3_reg_im[28] :
              Delay3_bypass_im[28]);
  assign delayTapWire_im_1[30] = (ENA == 1'b1 ? Delay3_reg_im[29] :
              Delay3_bypass_im[29]);
  assign delayTapWire_im_1[31] = (ENA == 1'b1 ? Delay3_reg_im[30] :
              Delay3_bypass_im[30]);
  assign delayTapWire_im_1[32] = (ENA == 1'b1 ? Delay3_reg_im[31] :
              Delay3_bypass_im[31]);
  assign delayTapWire_im_1[33] = (ENA == 1'b1 ? Delay3_reg_im[32] :
              Delay3_bypass_im[32]);
  assign delayTapWire_im_1[34] = (ENA == 1'b1 ? Delay3_reg_im[33] :
              Delay3_bypass_im[33]);
  assign delayTapWire_im_1[35] = (ENA == 1'b1 ? Delay3_reg_im[34] :
              Delay3_bypass_im[34]);
  assign delayTapWire_im_1[36] = (ENA == 1'b1 ? Delay3_reg_im[35] :
              Delay3_bypass_im[35]);
  assign delayTapWire_im_1[37] = (ENA == 1'b1 ? Delay3_reg_im[36] :
              Delay3_bypass_im[36]);
  assign delayTapWire_im_1[38] = (ENA == 1'b1 ? Delay3_reg_im[37] :
              Delay3_bypass_im[37]);
  assign delayTapWire_im_1[39] = (ENA == 1'b1 ? Delay3_reg_im[38] :
              Delay3_bypass_im[38]);
  assign delayTapWire_im_1[40] = (ENA == 1'b1 ? Delay3_reg_im[39] :
              Delay3_bypass_im[39]);
  assign delayTapWire_im_1[41] = (ENA == 1'b1 ? Delay3_reg_im[40] :
              Delay3_bypass_im[40]);
  assign delayTapWire_im_1[42] = (ENA == 1'b1 ? Delay3_reg_im[41] :
              Delay3_bypass_im[41]);
  assign delayTapWire_im_1[43] = (ENA == 1'b1 ? Delay3_reg_im[42] :
              Delay3_bypass_im[42]);
  assign delayTapWire_im_1[44] = (ENA == 1'b1 ? Delay3_reg_im[43] :
              Delay3_bypass_im[43]);
  assign delayTapWire_im_1[45] = (ENA == 1'b1 ? Delay3_reg_im[44] :
              Delay3_bypass_im[44]);
  assign delayTapWire_im_1[46] = (ENA == 1'b1 ? Delay3_reg_im[45] :
              Delay3_bypass_im[45]);
  assign delayTapWire_im_1[47] = (ENA == 1'b1 ? Delay3_reg_im[46] :
              Delay3_bypass_im[46]);
  assign delayTapWire_im_1[48] = (ENA == 1'b1 ? Delay3_reg_im[47] :
              Delay3_bypass_im[47]);
  assign delayTapWire_im_1[49] = (ENA == 1'b1 ? Delay3_reg_im[48] :
              Delay3_bypass_im[48]);
  assign delayTapWire_im_1[50] = (ENA == 1'b1 ? Delay3_reg_im[49] :
              Delay3_bypass_im[49]);
  assign delayTapWire_im_1[51] = (ENA == 1'b1 ? Delay3_reg_im[50] :
              Delay3_bypass_im[50]);
  assign delayTapWire_im_1[52] = (ENA == 1'b1 ? Delay3_reg_im[51] :
              Delay3_bypass_im[51]);
  assign delayTapWire_im_1[53] = (ENA == 1'b1 ? Delay3_reg_im[52] :
              Delay3_bypass_im[52]);
  assign delayTapWire_im_1[54] = (ENA == 1'b1 ? Delay3_reg_im[53] :
              Delay3_bypass_im[53]);
  assign delayTapWire_im_1[55] = (ENA == 1'b1 ? Delay3_reg_im[54] :
              Delay3_bypass_im[54]);
  assign delayTapWire_im_1[56] = (ENA == 1'b1 ? Delay3_reg_im[55] :
              Delay3_bypass_im[55]);
  assign delayTapWire_im_1[57] = (ENA == 1'b1 ? Delay3_reg_im[56] :
              Delay3_bypass_im[56]);
  assign delayTapWire_im_1[58] = (ENA == 1'b1 ? Delay3_reg_im[57] :
              Delay3_bypass_im[57]);
  assign delayTapWire_im_1[59] = (ENA == 1'b1 ? Delay3_reg_im[58] :
              Delay3_bypass_im[58]);
  assign delayTapWire_im_1[60] = (ENA == 1'b1 ? Delay3_reg_im[59] :
              Delay3_bypass_im[59]);
  assign delayTapWire_im_1[61] = (ENA == 1'b1 ? Delay3_reg_im[60] :
              Delay3_bypass_im[60]);
  assign delayTapWire_im_1[62] = (ENA == 1'b1 ? Delay3_reg_im[61] :
              Delay3_bypass_im[61]);
  assign delayTapWire_im_1[63] = (ENA == 1'b1 ? Delay3_reg_im[62] :
              Delay3_bypass_im[62]);
  assign delayTapWire_im_1[64] = (ENA == 1'b1 ? Delay3_reg_im[63] :
              Delay3_bypass_im[63]);
  assign delayTapWire_im_1[65] = (ENA == 1'b1 ? Delay3_reg_im[64] :
              Delay3_bypass_im[64]);
  assign delayTapWire_im_1[66] = (ENA == 1'b1 ? Delay3_reg_im[65] :
              Delay3_bypass_im[65]);
  assign delayTapWire_im_1[67] = (ENA == 1'b1 ? Delay3_reg_im[66] :
              Delay3_bypass_im[66]);
  assign delayTapWire_im_1[68] = (ENA == 1'b1 ? Delay3_reg_im[67] :
              Delay3_bypass_im[67]);
  assign delayTapWire_im_1[69] = (ENA == 1'b1 ? Delay3_reg_im[68] :
              Delay3_bypass_im[68]);
  assign delayTapWire_im_1[70] = (ENA == 1'b1 ? Delay3_reg_im[69] :
              Delay3_bypass_im[69]);
  assign delayTapWire_im_1[71] = (ENA == 1'b1 ? Delay3_reg_im[70] :
              Delay3_bypass_im[70]);
  assign delayTapWire_im_1[72] = (ENA == 1'b1 ? Delay3_reg_im[71] :
              Delay3_bypass_im[71]);
  assign delayTapWire_im_1[73] = (ENA == 1'b1 ? Delay3_reg_im[72] :
              Delay3_bypass_im[72]);
  assign delayTapWire_im_1[74] = (ENA == 1'b1 ? Delay3_reg_im[73] :
              Delay3_bypass_im[73]);
  assign delayTapWire_im_1[75] = (ENA == 1'b1 ? Delay3_reg_im[74] :
              Delay3_bypass_im[74]);
  assign delayTapWire_im_1[76] = (ENA == 1'b1 ? Delay3_reg_im[75] :
              Delay3_bypass_im[75]);
  assign delayTapWire_im_1[77] = (ENA == 1'b1 ? Delay3_reg_im[76] :
              Delay3_bypass_im[76]);
  assign delayTapWire_im_1[78] = (ENA == 1'b1 ? Delay3_reg_im[77] :
              Delay3_bypass_im[77]);
  assign delayTapWire_im_1[79] = (ENA == 1'b1 ? Delay3_reg_im[78] :
              Delay3_bypass_im[78]);
  assign delayTapWire_im_1[80] = (ENA == 1'b1 ? Delay3_reg_im[79] :
              Delay3_bypass_im[79]);
  assign delayTapWire_im_1[81] = (ENA == 1'b1 ? Delay3_reg_im[80] :
              Delay3_bypass_im[80]);
  assign delayTapWire_im_1[82] = (ENA == 1'b1 ? Delay3_reg_im[81] :
              Delay3_bypass_im[81]);
  assign delayTapWire_im_1[83] = (ENA == 1'b1 ? Delay3_reg_im[82] :
              Delay3_bypass_im[82]);
  assign delayTapWire_im_1[84] = (ENA == 1'b1 ? Delay3_reg_im[83] :
              Delay3_bypass_im[83]);
  assign delayTapWire_im_1[85] = (ENA == 1'b1 ? Delay3_reg_im[84] :
              Delay3_bypass_im[84]);
  assign delayTapWire_im_1[86] = (ENA == 1'b1 ? Delay3_reg_im[85] :
              Delay3_bypass_im[85]);
  assign delayTapWire_im_1[87] = (ENA == 1'b1 ? Delay3_reg_im[86] :
              Delay3_bypass_im[86]);
  assign delayTapWire_im_1[88] = (ENA == 1'b1 ? Delay3_reg_im[87] :
              Delay3_bypass_im[87]);
  assign delayTapWire_im_1[89] = (ENA == 1'b1 ? Delay3_reg_im[88] :
              Delay3_bypass_im[88]);
  assign delayTapWire_im_1[90] = (ENA == 1'b1 ? Delay3_reg_im[89] :
              Delay3_bypass_im[89]);
  assign delayTapWire_im_1[91] = (ENA == 1'b1 ? Delay3_reg_im[90] :
              Delay3_bypass_im[90]);
  assign delayTapWire_im_1[92] = (ENA == 1'b1 ? Delay3_reg_im[91] :
              Delay3_bypass_im[91]);
  assign delayTapWire_im_1[93] = (ENA == 1'b1 ? Delay3_reg_im[92] :
              Delay3_bypass_im[92]);
  assign delayTapWire_im_1[94] = (ENA == 1'b1 ? Delay3_reg_im[93] :
              Delay3_bypass_im[93]);
  assign delayTapWire_im_1[95] = (ENA == 1'b1 ? Delay3_reg_im[94] :
              Delay3_bypass_im[94]);
  assign delayTapWire_im_1[96] = (ENA == 1'b1 ? Delay3_reg_im[95] :
              Delay3_bypass_im[95]);
  assign delayTapWire_im_1[97] = (ENA == 1'b1 ? Delay3_reg_im[96] :
              Delay3_bypass_im[96]);
  assign delayTapWire_im_1[98] = (ENA == 1'b1 ? Delay3_reg_im[97] :
              Delay3_bypass_im[97]);
  assign delayTapWire_im_1[99] = (ENA == 1'b1 ? Delay3_reg_im[98] :
              Delay3_bypass_im[98]);
  assign delayTapWire_im_1[100] = (ENA == 1'b1 ? Delay3_reg_im[99] :
              Delay3_bypass_im[99]);
  assign delayTapWire_im_1[101] = (ENA == 1'b1 ? Delay3_reg_im[100] :
              Delay3_bypass_im[100]);
  assign delayTapWire_im_1[102] = (ENA == 1'b1 ? Delay3_reg_im[101] :
              Delay3_bypass_im[101]);
  assign delayTapWire_im_1[103] = (ENA == 1'b1 ? Delay3_reg_im[102] :
              Delay3_bypass_im[102]);
  assign delayTapWire_im_1[104] = (ENA == 1'b1 ? Delay3_reg_im[103] :
              Delay3_bypass_im[103]);
  assign delayTapWire_im_1[105] = (ENA == 1'b1 ? Delay3_reg_im[104] :
              Delay3_bypass_im[104]);
  assign delayTapWire_im_1[106] = (ENA == 1'b1 ? Delay3_reg_im[105] :
              Delay3_bypass_im[105]);
  assign delayTapWire_im_1[107] = (ENA == 1'b1 ? Delay3_reg_im[106] :
              Delay3_bypass_im[106]);
  assign delayTapWire_im_1[108] = (ENA == 1'b1 ? Delay3_reg_im[107] :
              Delay3_bypass_im[107]);
  assign delayTapWire_im_1[109] = (ENA == 1'b1 ? Delay3_reg_im[108] :
              Delay3_bypass_im[108]);
  assign delayTapWire_im_1[110] = (ENA == 1'b1 ? Delay3_reg_im[109] :
              Delay3_bypass_im[109]);
  assign delayTapWire_im_1[111] = (ENA == 1'b1 ? Delay3_reg_im[110] :
              Delay3_bypass_im[110]);
  assign delayTapWire_im_1[112] = (ENA == 1'b1 ? Delay3_reg_im[111] :
              Delay3_bypass_im[111]);
  assign delayTapWire_im_1[113] = (ENA == 1'b1 ? Delay3_reg_im[112] :
              Delay3_bypass_im[112]);
  assign delayTapWire_im_1[114] = (ENA == 1'b1 ? Delay3_reg_im[113] :
              Delay3_bypass_im[113]);
  assign delayTapWire_im_1[115] = (ENA == 1'b1 ? Delay3_reg_im[114] :
              Delay3_bypass_im[114]);
  assign delayTapWire_im_1[116] = (ENA == 1'b1 ? Delay3_reg_im[115] :
              Delay3_bypass_im[115]);
  assign delayTapWire_im_1[117] = (ENA == 1'b1 ? Delay3_reg_im[116] :
              Delay3_bypass_im[116]);
  assign delayTapWire_im_1[118] = (ENA == 1'b1 ? Delay3_reg_im[117] :
              Delay3_bypass_im[117]);
  assign delayTapWire_im_1[119] = (ENA == 1'b1 ? Delay3_reg_im[118] :
              Delay3_bypass_im[118]);
  assign delayTapWire_im_1[120] = (ENA == 1'b1 ? Delay3_reg_im[119] :
              Delay3_bypass_im[119]);
  assign delayTapWire_im_1[121] = (ENA == 1'b1 ? Delay3_reg_im[120] :
              Delay3_bypass_im[120]);
  assign delayTapWire_im_1[122] = (ENA == 1'b1 ? Delay3_reg_im[121] :
              Delay3_bypass_im[121]);
  assign delayTapWire_im_1[123] = (ENA == 1'b1 ? Delay3_reg_im[122] :
              Delay3_bypass_im[122]);
  assign delayTapWire_im_1[124] = (ENA == 1'b1 ? Delay3_reg_im[123] :
              Delay3_bypass_im[123]);
  assign delayTapWire_im_1[125] = (ENA == 1'b1 ? Delay3_reg_im[124] :
              Delay3_bypass_im[124]);
  assign delayTapWire_im_1[126] = (ENA == 1'b1 ? Delay3_reg_im[125] :
              Delay3_bypass_im[125]);
  assign delayTapWire_im_1[127] = (ENA == 1'b1 ? Delay3_reg_im[126] :
              Delay3_bypass_im[126]);
  assign delayTapWire_im_1[128] = (ENA == 1'b1 ? Delay3_reg_im[127] :
              Delay3_bypass_im[127]);
  assign Delay3_bypass_next_re[0] = Delay3_reg_re[0];
  assign Delay3_bypass_next_im[0] = Delay3_reg_im[0];
  assign Delay3_bypass_next_re[1] = Delay3_reg_re[1];
  assign Delay3_bypass_next_im[1] = Delay3_reg_im[1];
  assign Delay3_bypass_next_re[2] = Delay3_reg_re[2];
  assign Delay3_bypass_next_im[2] = Delay3_reg_im[2];
  assign Delay3_bypass_next_re[3] = Delay3_reg_re[3];
  assign Delay3_bypass_next_im[3] = Delay3_reg_im[3];
  assign Delay3_bypass_next_re[4] = Delay3_reg_re[4];
  assign Delay3_bypass_next_im[4] = Delay3_reg_im[4];
  assign Delay3_bypass_next_re[5] = Delay3_reg_re[5];
  assign Delay3_bypass_next_im[5] = Delay3_reg_im[5];
  assign Delay3_bypass_next_re[6] = Delay3_reg_re[6];
  assign Delay3_bypass_next_im[6] = Delay3_reg_im[6];
  assign Delay3_bypass_next_re[7] = Delay3_reg_re[7];
  assign Delay3_bypass_next_im[7] = Delay3_reg_im[7];
  assign Delay3_bypass_next_re[8] = Delay3_reg_re[8];
  assign Delay3_bypass_next_im[8] = Delay3_reg_im[8];
  assign Delay3_bypass_next_re[9] = Delay3_reg_re[9];
  assign Delay3_bypass_next_im[9] = Delay3_reg_im[9];
  assign Delay3_bypass_next_re[10] = Delay3_reg_re[10];
  assign Delay3_bypass_next_im[10] = Delay3_reg_im[10];
  assign Delay3_bypass_next_re[11] = Delay3_reg_re[11];
  assign Delay3_bypass_next_im[11] = Delay3_reg_im[11];
  assign Delay3_bypass_next_re[12] = Delay3_reg_re[12];
  assign Delay3_bypass_next_im[12] = Delay3_reg_im[12];
  assign Delay3_bypass_next_re[13] = Delay3_reg_re[13];
  assign Delay3_bypass_next_im[13] = Delay3_reg_im[13];
  assign Delay3_bypass_next_re[14] = Delay3_reg_re[14];
  assign Delay3_bypass_next_im[14] = Delay3_reg_im[14];
  assign Delay3_bypass_next_re[15] = Delay3_reg_re[15];
  assign Delay3_bypass_next_im[15] = Delay3_reg_im[15];
  assign Delay3_bypass_next_re[16] = Delay3_reg_re[16];
  assign Delay3_bypass_next_im[16] = Delay3_reg_im[16];
  assign Delay3_bypass_next_re[17] = Delay3_reg_re[17];
  assign Delay3_bypass_next_im[17] = Delay3_reg_im[17];
  assign Delay3_bypass_next_re[18] = Delay3_reg_re[18];
  assign Delay3_bypass_next_im[18] = Delay3_reg_im[18];
  assign Delay3_bypass_next_re[19] = Delay3_reg_re[19];
  assign Delay3_bypass_next_im[19] = Delay3_reg_im[19];
  assign Delay3_bypass_next_re[20] = Delay3_reg_re[20];
  assign Delay3_bypass_next_im[20] = Delay3_reg_im[20];
  assign Delay3_bypass_next_re[21] = Delay3_reg_re[21];
  assign Delay3_bypass_next_im[21] = Delay3_reg_im[21];
  assign Delay3_bypass_next_re[22] = Delay3_reg_re[22];
  assign Delay3_bypass_next_im[22] = Delay3_reg_im[22];
  assign Delay3_bypass_next_re[23] = Delay3_reg_re[23];
  assign Delay3_bypass_next_im[23] = Delay3_reg_im[23];
  assign Delay3_bypass_next_re[24] = Delay3_reg_re[24];
  assign Delay3_bypass_next_im[24] = Delay3_reg_im[24];
  assign Delay3_bypass_next_re[25] = Delay3_reg_re[25];
  assign Delay3_bypass_next_im[25] = Delay3_reg_im[25];
  assign Delay3_bypass_next_re[26] = Delay3_reg_re[26];
  assign Delay3_bypass_next_im[26] = Delay3_reg_im[26];
  assign Delay3_bypass_next_re[27] = Delay3_reg_re[27];
  assign Delay3_bypass_next_im[27] = Delay3_reg_im[27];
  assign Delay3_bypass_next_re[28] = Delay3_reg_re[28];
  assign Delay3_bypass_next_im[28] = Delay3_reg_im[28];
  assign Delay3_bypass_next_re[29] = Delay3_reg_re[29];
  assign Delay3_bypass_next_im[29] = Delay3_reg_im[29];
  assign Delay3_bypass_next_re[30] = Delay3_reg_re[30];
  assign Delay3_bypass_next_im[30] = Delay3_reg_im[30];
  assign Delay3_bypass_next_re[31] = Delay3_reg_re[31];
  assign Delay3_bypass_next_im[31] = Delay3_reg_im[31];
  assign Delay3_bypass_next_re[32] = Delay3_reg_re[32];
  assign Delay3_bypass_next_im[32] = Delay3_reg_im[32];
  assign Delay3_bypass_next_re[33] = Delay3_reg_re[33];
  assign Delay3_bypass_next_im[33] = Delay3_reg_im[33];
  assign Delay3_bypass_next_re[34] = Delay3_reg_re[34];
  assign Delay3_bypass_next_im[34] = Delay3_reg_im[34];
  assign Delay3_bypass_next_re[35] = Delay3_reg_re[35];
  assign Delay3_bypass_next_im[35] = Delay3_reg_im[35];
  assign Delay3_bypass_next_re[36] = Delay3_reg_re[36];
  assign Delay3_bypass_next_im[36] = Delay3_reg_im[36];
  assign Delay3_bypass_next_re[37] = Delay3_reg_re[37];
  assign Delay3_bypass_next_im[37] = Delay3_reg_im[37];
  assign Delay3_bypass_next_re[38] = Delay3_reg_re[38];
  assign Delay3_bypass_next_im[38] = Delay3_reg_im[38];
  assign Delay3_bypass_next_re[39] = Delay3_reg_re[39];
  assign Delay3_bypass_next_im[39] = Delay3_reg_im[39];
  assign Delay3_bypass_next_re[40] = Delay3_reg_re[40];
  assign Delay3_bypass_next_im[40] = Delay3_reg_im[40];
  assign Delay3_bypass_next_re[41] = Delay3_reg_re[41];
  assign Delay3_bypass_next_im[41] = Delay3_reg_im[41];
  assign Delay3_bypass_next_re[42] = Delay3_reg_re[42];
  assign Delay3_bypass_next_im[42] = Delay3_reg_im[42];
  assign Delay3_bypass_next_re[43] = Delay3_reg_re[43];
  assign Delay3_bypass_next_im[43] = Delay3_reg_im[43];
  assign Delay3_bypass_next_re[44] = Delay3_reg_re[44];
  assign Delay3_bypass_next_im[44] = Delay3_reg_im[44];
  assign Delay3_bypass_next_re[45] = Delay3_reg_re[45];
  assign Delay3_bypass_next_im[45] = Delay3_reg_im[45];
  assign Delay3_bypass_next_re[46] = Delay3_reg_re[46];
  assign Delay3_bypass_next_im[46] = Delay3_reg_im[46];
  assign Delay3_bypass_next_re[47] = Delay3_reg_re[47];
  assign Delay3_bypass_next_im[47] = Delay3_reg_im[47];
  assign Delay3_bypass_next_re[48] = Delay3_reg_re[48];
  assign Delay3_bypass_next_im[48] = Delay3_reg_im[48];
  assign Delay3_bypass_next_re[49] = Delay3_reg_re[49];
  assign Delay3_bypass_next_im[49] = Delay3_reg_im[49];
  assign Delay3_bypass_next_re[50] = Delay3_reg_re[50];
  assign Delay3_bypass_next_im[50] = Delay3_reg_im[50];
  assign Delay3_bypass_next_re[51] = Delay3_reg_re[51];
  assign Delay3_bypass_next_im[51] = Delay3_reg_im[51];
  assign Delay3_bypass_next_re[52] = Delay3_reg_re[52];
  assign Delay3_bypass_next_im[52] = Delay3_reg_im[52];
  assign Delay3_bypass_next_re[53] = Delay3_reg_re[53];
  assign Delay3_bypass_next_im[53] = Delay3_reg_im[53];
  assign Delay3_bypass_next_re[54] = Delay3_reg_re[54];
  assign Delay3_bypass_next_im[54] = Delay3_reg_im[54];
  assign Delay3_bypass_next_re[55] = Delay3_reg_re[55];
  assign Delay3_bypass_next_im[55] = Delay3_reg_im[55];
  assign Delay3_bypass_next_re[56] = Delay3_reg_re[56];
  assign Delay3_bypass_next_im[56] = Delay3_reg_im[56];
  assign Delay3_bypass_next_re[57] = Delay3_reg_re[57];
  assign Delay3_bypass_next_im[57] = Delay3_reg_im[57];
  assign Delay3_bypass_next_re[58] = Delay3_reg_re[58];
  assign Delay3_bypass_next_im[58] = Delay3_reg_im[58];
  assign Delay3_bypass_next_re[59] = Delay3_reg_re[59];
  assign Delay3_bypass_next_im[59] = Delay3_reg_im[59];
  assign Delay3_bypass_next_re[60] = Delay3_reg_re[60];
  assign Delay3_bypass_next_im[60] = Delay3_reg_im[60];
  assign Delay3_bypass_next_re[61] = Delay3_reg_re[61];
  assign Delay3_bypass_next_im[61] = Delay3_reg_im[61];
  assign Delay3_bypass_next_re[62] = Delay3_reg_re[62];
  assign Delay3_bypass_next_im[62] = Delay3_reg_im[62];
  assign Delay3_bypass_next_re[63] = Delay3_reg_re[63];
  assign Delay3_bypass_next_im[63] = Delay3_reg_im[63];
  assign Delay3_bypass_next_re[64] = Delay3_reg_re[64];
  assign Delay3_bypass_next_im[64] = Delay3_reg_im[64];
  assign Delay3_bypass_next_re[65] = Delay3_reg_re[65];
  assign Delay3_bypass_next_im[65] = Delay3_reg_im[65];
  assign Delay3_bypass_next_re[66] = Delay3_reg_re[66];
  assign Delay3_bypass_next_im[66] = Delay3_reg_im[66];
  assign Delay3_bypass_next_re[67] = Delay3_reg_re[67];
  assign Delay3_bypass_next_im[67] = Delay3_reg_im[67];
  assign Delay3_bypass_next_re[68] = Delay3_reg_re[68];
  assign Delay3_bypass_next_im[68] = Delay3_reg_im[68];
  assign Delay3_bypass_next_re[69] = Delay3_reg_re[69];
  assign Delay3_bypass_next_im[69] = Delay3_reg_im[69];
  assign Delay3_bypass_next_re[70] = Delay3_reg_re[70];
  assign Delay3_bypass_next_im[70] = Delay3_reg_im[70];
  assign Delay3_bypass_next_re[71] = Delay3_reg_re[71];
  assign Delay3_bypass_next_im[71] = Delay3_reg_im[71];
  assign Delay3_bypass_next_re[72] = Delay3_reg_re[72];
  assign Delay3_bypass_next_im[72] = Delay3_reg_im[72];
  assign Delay3_bypass_next_re[73] = Delay3_reg_re[73];
  assign Delay3_bypass_next_im[73] = Delay3_reg_im[73];
  assign Delay3_bypass_next_re[74] = Delay3_reg_re[74];
  assign Delay3_bypass_next_im[74] = Delay3_reg_im[74];
  assign Delay3_bypass_next_re[75] = Delay3_reg_re[75];
  assign Delay3_bypass_next_im[75] = Delay3_reg_im[75];
  assign Delay3_bypass_next_re[76] = Delay3_reg_re[76];
  assign Delay3_bypass_next_im[76] = Delay3_reg_im[76];
  assign Delay3_bypass_next_re[77] = Delay3_reg_re[77];
  assign Delay3_bypass_next_im[77] = Delay3_reg_im[77];
  assign Delay3_bypass_next_re[78] = Delay3_reg_re[78];
  assign Delay3_bypass_next_im[78] = Delay3_reg_im[78];
  assign Delay3_bypass_next_re[79] = Delay3_reg_re[79];
  assign Delay3_bypass_next_im[79] = Delay3_reg_im[79];
  assign Delay3_bypass_next_re[80] = Delay3_reg_re[80];
  assign Delay3_bypass_next_im[80] = Delay3_reg_im[80];
  assign Delay3_bypass_next_re[81] = Delay3_reg_re[81];
  assign Delay3_bypass_next_im[81] = Delay3_reg_im[81];
  assign Delay3_bypass_next_re[82] = Delay3_reg_re[82];
  assign Delay3_bypass_next_im[82] = Delay3_reg_im[82];
  assign Delay3_bypass_next_re[83] = Delay3_reg_re[83];
  assign Delay3_bypass_next_im[83] = Delay3_reg_im[83];
  assign Delay3_bypass_next_re[84] = Delay3_reg_re[84];
  assign Delay3_bypass_next_im[84] = Delay3_reg_im[84];
  assign Delay3_bypass_next_re[85] = Delay3_reg_re[85];
  assign Delay3_bypass_next_im[85] = Delay3_reg_im[85];
  assign Delay3_bypass_next_re[86] = Delay3_reg_re[86];
  assign Delay3_bypass_next_im[86] = Delay3_reg_im[86];
  assign Delay3_bypass_next_re[87] = Delay3_reg_re[87];
  assign Delay3_bypass_next_im[87] = Delay3_reg_im[87];
  assign Delay3_bypass_next_re[88] = Delay3_reg_re[88];
  assign Delay3_bypass_next_im[88] = Delay3_reg_im[88];
  assign Delay3_bypass_next_re[89] = Delay3_reg_re[89];
  assign Delay3_bypass_next_im[89] = Delay3_reg_im[89];
  assign Delay3_bypass_next_re[90] = Delay3_reg_re[90];
  assign Delay3_bypass_next_im[90] = Delay3_reg_im[90];
  assign Delay3_bypass_next_re[91] = Delay3_reg_re[91];
  assign Delay3_bypass_next_im[91] = Delay3_reg_im[91];
  assign Delay3_bypass_next_re[92] = Delay3_reg_re[92];
  assign Delay3_bypass_next_im[92] = Delay3_reg_im[92];
  assign Delay3_bypass_next_re[93] = Delay3_reg_re[93];
  assign Delay3_bypass_next_im[93] = Delay3_reg_im[93];
  assign Delay3_bypass_next_re[94] = Delay3_reg_re[94];
  assign Delay3_bypass_next_im[94] = Delay3_reg_im[94];
  assign Delay3_bypass_next_re[95] = Delay3_reg_re[95];
  assign Delay3_bypass_next_im[95] = Delay3_reg_im[95];
  assign Delay3_bypass_next_re[96] = Delay3_reg_re[96];
  assign Delay3_bypass_next_im[96] = Delay3_reg_im[96];
  assign Delay3_bypass_next_re[97] = Delay3_reg_re[97];
  assign Delay3_bypass_next_im[97] = Delay3_reg_im[97];
  assign Delay3_bypass_next_re[98] = Delay3_reg_re[98];
  assign Delay3_bypass_next_im[98] = Delay3_reg_im[98];
  assign Delay3_bypass_next_re[99] = Delay3_reg_re[99];
  assign Delay3_bypass_next_im[99] = Delay3_reg_im[99];
  assign Delay3_bypass_next_re[100] = Delay3_reg_re[100];
  assign Delay3_bypass_next_im[100] = Delay3_reg_im[100];
  assign Delay3_bypass_next_re[101] = Delay3_reg_re[101];
  assign Delay3_bypass_next_im[101] = Delay3_reg_im[101];
  assign Delay3_bypass_next_re[102] = Delay3_reg_re[102];
  assign Delay3_bypass_next_im[102] = Delay3_reg_im[102];
  assign Delay3_bypass_next_re[103] = Delay3_reg_re[103];
  assign Delay3_bypass_next_im[103] = Delay3_reg_im[103];
  assign Delay3_bypass_next_re[104] = Delay3_reg_re[104];
  assign Delay3_bypass_next_im[104] = Delay3_reg_im[104];
  assign Delay3_bypass_next_re[105] = Delay3_reg_re[105];
  assign Delay3_bypass_next_im[105] = Delay3_reg_im[105];
  assign Delay3_bypass_next_re[106] = Delay3_reg_re[106];
  assign Delay3_bypass_next_im[106] = Delay3_reg_im[106];
  assign Delay3_bypass_next_re[107] = Delay3_reg_re[107];
  assign Delay3_bypass_next_im[107] = Delay3_reg_im[107];
  assign Delay3_bypass_next_re[108] = Delay3_reg_re[108];
  assign Delay3_bypass_next_im[108] = Delay3_reg_im[108];
  assign Delay3_bypass_next_re[109] = Delay3_reg_re[109];
  assign Delay3_bypass_next_im[109] = Delay3_reg_im[109];
  assign Delay3_bypass_next_re[110] = Delay3_reg_re[110];
  assign Delay3_bypass_next_im[110] = Delay3_reg_im[110];
  assign Delay3_bypass_next_re[111] = Delay3_reg_re[111];
  assign Delay3_bypass_next_im[111] = Delay3_reg_im[111];
  assign Delay3_bypass_next_re[112] = Delay3_reg_re[112];
  assign Delay3_bypass_next_im[112] = Delay3_reg_im[112];
  assign Delay3_bypass_next_re[113] = Delay3_reg_re[113];
  assign Delay3_bypass_next_im[113] = Delay3_reg_im[113];
  assign Delay3_bypass_next_re[114] = Delay3_reg_re[114];
  assign Delay3_bypass_next_im[114] = Delay3_reg_im[114];
  assign Delay3_bypass_next_re[115] = Delay3_reg_re[115];
  assign Delay3_bypass_next_im[115] = Delay3_reg_im[115];
  assign Delay3_bypass_next_re[116] = Delay3_reg_re[116];
  assign Delay3_bypass_next_im[116] = Delay3_reg_im[116];
  assign Delay3_bypass_next_re[117] = Delay3_reg_re[117];
  assign Delay3_bypass_next_im[117] = Delay3_reg_im[117];
  assign Delay3_bypass_next_re[118] = Delay3_reg_re[118];
  assign Delay3_bypass_next_im[118] = Delay3_reg_im[118];
  assign Delay3_bypass_next_re[119] = Delay3_reg_re[119];
  assign Delay3_bypass_next_im[119] = Delay3_reg_im[119];
  assign Delay3_bypass_next_re[120] = Delay3_reg_re[120];
  assign Delay3_bypass_next_im[120] = Delay3_reg_im[120];
  assign Delay3_bypass_next_re[121] = Delay3_reg_re[121];
  assign Delay3_bypass_next_im[121] = Delay3_reg_im[121];
  assign Delay3_bypass_next_re[122] = Delay3_reg_re[122];
  assign Delay3_bypass_next_im[122] = Delay3_reg_im[122];
  assign Delay3_bypass_next_re[123] = Delay3_reg_re[123];
  assign Delay3_bypass_next_im[123] = Delay3_reg_im[123];
  assign Delay3_bypass_next_re[124] = Delay3_reg_re[124];
  assign Delay3_bypass_next_im[124] = Delay3_reg_im[124];
  assign Delay3_bypass_next_re[125] = Delay3_reg_re[125];
  assign Delay3_bypass_next_im[125] = Delay3_reg_im[125];
  assign Delay3_bypass_next_re[126] = Delay3_reg_re[126];
  assign Delay3_bypass_next_im[126] = Delay3_reg_im[126];
  assign Delay3_bypass_next_re[127] = Delay3_reg_re[127];
  assign Delay3_bypass_next_im[127] = Delay3_reg_im[127];
  assign Delay3_reg_next_re[0] = Switch1_out1_re;
  assign Delay3_reg_next_im[0] = Switch1_out1_im;
  assign Delay3_reg_next_re[1] = Delay3_reg_re[0];
  assign Delay3_reg_next_im[1] = Delay3_reg_im[0];
  assign Delay3_reg_next_re[2] = Delay3_reg_re[1];
  assign Delay3_reg_next_im[2] = Delay3_reg_im[1];
  assign Delay3_reg_next_re[3] = Delay3_reg_re[2];
  assign Delay3_reg_next_im[3] = Delay3_reg_im[2];
  assign Delay3_reg_next_re[4] = Delay3_reg_re[3];
  assign Delay3_reg_next_im[4] = Delay3_reg_im[3];
  assign Delay3_reg_next_re[5] = Delay3_reg_re[4];
  assign Delay3_reg_next_im[5] = Delay3_reg_im[4];
  assign Delay3_reg_next_re[6] = Delay3_reg_re[5];
  assign Delay3_reg_next_im[6] = Delay3_reg_im[5];
  assign Delay3_reg_next_re[7] = Delay3_reg_re[6];
  assign Delay3_reg_next_im[7] = Delay3_reg_im[6];
  assign Delay3_reg_next_re[8] = Delay3_reg_re[7];
  assign Delay3_reg_next_im[8] = Delay3_reg_im[7];
  assign Delay3_reg_next_re[9] = Delay3_reg_re[8];
  assign Delay3_reg_next_im[9] = Delay3_reg_im[8];
  assign Delay3_reg_next_re[10] = Delay3_reg_re[9];
  assign Delay3_reg_next_im[10] = Delay3_reg_im[9];
  assign Delay3_reg_next_re[11] = Delay3_reg_re[10];
  assign Delay3_reg_next_im[11] = Delay3_reg_im[10];
  assign Delay3_reg_next_re[12] = Delay3_reg_re[11];
  assign Delay3_reg_next_im[12] = Delay3_reg_im[11];
  assign Delay3_reg_next_re[13] = Delay3_reg_re[12];
  assign Delay3_reg_next_im[13] = Delay3_reg_im[12];
  assign Delay3_reg_next_re[14] = Delay3_reg_re[13];
  assign Delay3_reg_next_im[14] = Delay3_reg_im[13];
  assign Delay3_reg_next_re[15] = Delay3_reg_re[14];
  assign Delay3_reg_next_im[15] = Delay3_reg_im[14];
  assign Delay3_reg_next_re[16] = Delay3_reg_re[15];
  assign Delay3_reg_next_im[16] = Delay3_reg_im[15];
  assign Delay3_reg_next_re[17] = Delay3_reg_re[16];
  assign Delay3_reg_next_im[17] = Delay3_reg_im[16];
  assign Delay3_reg_next_re[18] = Delay3_reg_re[17];
  assign Delay3_reg_next_im[18] = Delay3_reg_im[17];
  assign Delay3_reg_next_re[19] = Delay3_reg_re[18];
  assign Delay3_reg_next_im[19] = Delay3_reg_im[18];
  assign Delay3_reg_next_re[20] = Delay3_reg_re[19];
  assign Delay3_reg_next_im[20] = Delay3_reg_im[19];
  assign Delay3_reg_next_re[21] = Delay3_reg_re[20];
  assign Delay3_reg_next_im[21] = Delay3_reg_im[20];
  assign Delay3_reg_next_re[22] = Delay3_reg_re[21];
  assign Delay3_reg_next_im[22] = Delay3_reg_im[21];
  assign Delay3_reg_next_re[23] = Delay3_reg_re[22];
  assign Delay3_reg_next_im[23] = Delay3_reg_im[22];
  assign Delay3_reg_next_re[24] = Delay3_reg_re[23];
  assign Delay3_reg_next_im[24] = Delay3_reg_im[23];
  assign Delay3_reg_next_re[25] = Delay3_reg_re[24];
  assign Delay3_reg_next_im[25] = Delay3_reg_im[24];
  assign Delay3_reg_next_re[26] = Delay3_reg_re[25];
  assign Delay3_reg_next_im[26] = Delay3_reg_im[25];
  assign Delay3_reg_next_re[27] = Delay3_reg_re[26];
  assign Delay3_reg_next_im[27] = Delay3_reg_im[26];
  assign Delay3_reg_next_re[28] = Delay3_reg_re[27];
  assign Delay3_reg_next_im[28] = Delay3_reg_im[27];
  assign Delay3_reg_next_re[29] = Delay3_reg_re[28];
  assign Delay3_reg_next_im[29] = Delay3_reg_im[28];
  assign Delay3_reg_next_re[30] = Delay3_reg_re[29];
  assign Delay3_reg_next_im[30] = Delay3_reg_im[29];
  assign Delay3_reg_next_re[31] = Delay3_reg_re[30];
  assign Delay3_reg_next_im[31] = Delay3_reg_im[30];
  assign Delay3_reg_next_re[32] = Delay3_reg_re[31];
  assign Delay3_reg_next_im[32] = Delay3_reg_im[31];
  assign Delay3_reg_next_re[33] = Delay3_reg_re[32];
  assign Delay3_reg_next_im[33] = Delay3_reg_im[32];
  assign Delay3_reg_next_re[34] = Delay3_reg_re[33];
  assign Delay3_reg_next_im[34] = Delay3_reg_im[33];
  assign Delay3_reg_next_re[35] = Delay3_reg_re[34];
  assign Delay3_reg_next_im[35] = Delay3_reg_im[34];
  assign Delay3_reg_next_re[36] = Delay3_reg_re[35];
  assign Delay3_reg_next_im[36] = Delay3_reg_im[35];
  assign Delay3_reg_next_re[37] = Delay3_reg_re[36];
  assign Delay3_reg_next_im[37] = Delay3_reg_im[36];
  assign Delay3_reg_next_re[38] = Delay3_reg_re[37];
  assign Delay3_reg_next_im[38] = Delay3_reg_im[37];
  assign Delay3_reg_next_re[39] = Delay3_reg_re[38];
  assign Delay3_reg_next_im[39] = Delay3_reg_im[38];
  assign Delay3_reg_next_re[40] = Delay3_reg_re[39];
  assign Delay3_reg_next_im[40] = Delay3_reg_im[39];
  assign Delay3_reg_next_re[41] = Delay3_reg_re[40];
  assign Delay3_reg_next_im[41] = Delay3_reg_im[40];
  assign Delay3_reg_next_re[42] = Delay3_reg_re[41];
  assign Delay3_reg_next_im[42] = Delay3_reg_im[41];
  assign Delay3_reg_next_re[43] = Delay3_reg_re[42];
  assign Delay3_reg_next_im[43] = Delay3_reg_im[42];
  assign Delay3_reg_next_re[44] = Delay3_reg_re[43];
  assign Delay3_reg_next_im[44] = Delay3_reg_im[43];
  assign Delay3_reg_next_re[45] = Delay3_reg_re[44];
  assign Delay3_reg_next_im[45] = Delay3_reg_im[44];
  assign Delay3_reg_next_re[46] = Delay3_reg_re[45];
  assign Delay3_reg_next_im[46] = Delay3_reg_im[45];
  assign Delay3_reg_next_re[47] = Delay3_reg_re[46];
  assign Delay3_reg_next_im[47] = Delay3_reg_im[46];
  assign Delay3_reg_next_re[48] = Delay3_reg_re[47];
  assign Delay3_reg_next_im[48] = Delay3_reg_im[47];
  assign Delay3_reg_next_re[49] = Delay3_reg_re[48];
  assign Delay3_reg_next_im[49] = Delay3_reg_im[48];
  assign Delay3_reg_next_re[50] = Delay3_reg_re[49];
  assign Delay3_reg_next_im[50] = Delay3_reg_im[49];
  assign Delay3_reg_next_re[51] = Delay3_reg_re[50];
  assign Delay3_reg_next_im[51] = Delay3_reg_im[50];
  assign Delay3_reg_next_re[52] = Delay3_reg_re[51];
  assign Delay3_reg_next_im[52] = Delay3_reg_im[51];
  assign Delay3_reg_next_re[53] = Delay3_reg_re[52];
  assign Delay3_reg_next_im[53] = Delay3_reg_im[52];
  assign Delay3_reg_next_re[54] = Delay3_reg_re[53];
  assign Delay3_reg_next_im[54] = Delay3_reg_im[53];
  assign Delay3_reg_next_re[55] = Delay3_reg_re[54];
  assign Delay3_reg_next_im[55] = Delay3_reg_im[54];
  assign Delay3_reg_next_re[56] = Delay3_reg_re[55];
  assign Delay3_reg_next_im[56] = Delay3_reg_im[55];
  assign Delay3_reg_next_re[57] = Delay3_reg_re[56];
  assign Delay3_reg_next_im[57] = Delay3_reg_im[56];
  assign Delay3_reg_next_re[58] = Delay3_reg_re[57];
  assign Delay3_reg_next_im[58] = Delay3_reg_im[57];
  assign Delay3_reg_next_re[59] = Delay3_reg_re[58];
  assign Delay3_reg_next_im[59] = Delay3_reg_im[58];
  assign Delay3_reg_next_re[60] = Delay3_reg_re[59];
  assign Delay3_reg_next_im[60] = Delay3_reg_im[59];
  assign Delay3_reg_next_re[61] = Delay3_reg_re[60];
  assign Delay3_reg_next_im[61] = Delay3_reg_im[60];
  assign Delay3_reg_next_re[62] = Delay3_reg_re[61];
  assign Delay3_reg_next_im[62] = Delay3_reg_im[61];
  assign Delay3_reg_next_re[63] = Delay3_reg_re[62];
  assign Delay3_reg_next_im[63] = Delay3_reg_im[62];
  assign Delay3_reg_next_re[64] = Delay3_reg_re[63];
  assign Delay3_reg_next_im[64] = Delay3_reg_im[63];
  assign Delay3_reg_next_re[65] = Delay3_reg_re[64];
  assign Delay3_reg_next_im[65] = Delay3_reg_im[64];
  assign Delay3_reg_next_re[66] = Delay3_reg_re[65];
  assign Delay3_reg_next_im[66] = Delay3_reg_im[65];
  assign Delay3_reg_next_re[67] = Delay3_reg_re[66];
  assign Delay3_reg_next_im[67] = Delay3_reg_im[66];
  assign Delay3_reg_next_re[68] = Delay3_reg_re[67];
  assign Delay3_reg_next_im[68] = Delay3_reg_im[67];
  assign Delay3_reg_next_re[69] = Delay3_reg_re[68];
  assign Delay3_reg_next_im[69] = Delay3_reg_im[68];
  assign Delay3_reg_next_re[70] = Delay3_reg_re[69];
  assign Delay3_reg_next_im[70] = Delay3_reg_im[69];
  assign Delay3_reg_next_re[71] = Delay3_reg_re[70];
  assign Delay3_reg_next_im[71] = Delay3_reg_im[70];
  assign Delay3_reg_next_re[72] = Delay3_reg_re[71];
  assign Delay3_reg_next_im[72] = Delay3_reg_im[71];
  assign Delay3_reg_next_re[73] = Delay3_reg_re[72];
  assign Delay3_reg_next_im[73] = Delay3_reg_im[72];
  assign Delay3_reg_next_re[74] = Delay3_reg_re[73];
  assign Delay3_reg_next_im[74] = Delay3_reg_im[73];
  assign Delay3_reg_next_re[75] = Delay3_reg_re[74];
  assign Delay3_reg_next_im[75] = Delay3_reg_im[74];
  assign Delay3_reg_next_re[76] = Delay3_reg_re[75];
  assign Delay3_reg_next_im[76] = Delay3_reg_im[75];
  assign Delay3_reg_next_re[77] = Delay3_reg_re[76];
  assign Delay3_reg_next_im[77] = Delay3_reg_im[76];
  assign Delay3_reg_next_re[78] = Delay3_reg_re[77];
  assign Delay3_reg_next_im[78] = Delay3_reg_im[77];
  assign Delay3_reg_next_re[79] = Delay3_reg_re[78];
  assign Delay3_reg_next_im[79] = Delay3_reg_im[78];
  assign Delay3_reg_next_re[80] = Delay3_reg_re[79];
  assign Delay3_reg_next_im[80] = Delay3_reg_im[79];
  assign Delay3_reg_next_re[81] = Delay3_reg_re[80];
  assign Delay3_reg_next_im[81] = Delay3_reg_im[80];
  assign Delay3_reg_next_re[82] = Delay3_reg_re[81];
  assign Delay3_reg_next_im[82] = Delay3_reg_im[81];
  assign Delay3_reg_next_re[83] = Delay3_reg_re[82];
  assign Delay3_reg_next_im[83] = Delay3_reg_im[82];
  assign Delay3_reg_next_re[84] = Delay3_reg_re[83];
  assign Delay3_reg_next_im[84] = Delay3_reg_im[83];
  assign Delay3_reg_next_re[85] = Delay3_reg_re[84];
  assign Delay3_reg_next_im[85] = Delay3_reg_im[84];
  assign Delay3_reg_next_re[86] = Delay3_reg_re[85];
  assign Delay3_reg_next_im[86] = Delay3_reg_im[85];
  assign Delay3_reg_next_re[87] = Delay3_reg_re[86];
  assign Delay3_reg_next_im[87] = Delay3_reg_im[86];
  assign Delay3_reg_next_re[88] = Delay3_reg_re[87];
  assign Delay3_reg_next_im[88] = Delay3_reg_im[87];
  assign Delay3_reg_next_re[89] = Delay3_reg_re[88];
  assign Delay3_reg_next_im[89] = Delay3_reg_im[88];
  assign Delay3_reg_next_re[90] = Delay3_reg_re[89];
  assign Delay3_reg_next_im[90] = Delay3_reg_im[89];
  assign Delay3_reg_next_re[91] = Delay3_reg_re[90];
  assign Delay3_reg_next_im[91] = Delay3_reg_im[90];
  assign Delay3_reg_next_re[92] = Delay3_reg_re[91];
  assign Delay3_reg_next_im[92] = Delay3_reg_im[91];
  assign Delay3_reg_next_re[93] = Delay3_reg_re[92];
  assign Delay3_reg_next_im[93] = Delay3_reg_im[92];
  assign Delay3_reg_next_re[94] = Delay3_reg_re[93];
  assign Delay3_reg_next_im[94] = Delay3_reg_im[93];
  assign Delay3_reg_next_re[95] = Delay3_reg_re[94];
  assign Delay3_reg_next_im[95] = Delay3_reg_im[94];
  assign Delay3_reg_next_re[96] = Delay3_reg_re[95];
  assign Delay3_reg_next_im[96] = Delay3_reg_im[95];
  assign Delay3_reg_next_re[97] = Delay3_reg_re[96];
  assign Delay3_reg_next_im[97] = Delay3_reg_im[96];
  assign Delay3_reg_next_re[98] = Delay3_reg_re[97];
  assign Delay3_reg_next_im[98] = Delay3_reg_im[97];
  assign Delay3_reg_next_re[99] = Delay3_reg_re[98];
  assign Delay3_reg_next_im[99] = Delay3_reg_im[98];
  assign Delay3_reg_next_re[100] = Delay3_reg_re[99];
  assign Delay3_reg_next_im[100] = Delay3_reg_im[99];
  assign Delay3_reg_next_re[101] = Delay3_reg_re[100];
  assign Delay3_reg_next_im[101] = Delay3_reg_im[100];
  assign Delay3_reg_next_re[102] = Delay3_reg_re[101];
  assign Delay3_reg_next_im[102] = Delay3_reg_im[101];
  assign Delay3_reg_next_re[103] = Delay3_reg_re[102];
  assign Delay3_reg_next_im[103] = Delay3_reg_im[102];
  assign Delay3_reg_next_re[104] = Delay3_reg_re[103];
  assign Delay3_reg_next_im[104] = Delay3_reg_im[103];
  assign Delay3_reg_next_re[105] = Delay3_reg_re[104];
  assign Delay3_reg_next_im[105] = Delay3_reg_im[104];
  assign Delay3_reg_next_re[106] = Delay3_reg_re[105];
  assign Delay3_reg_next_im[106] = Delay3_reg_im[105];
  assign Delay3_reg_next_re[107] = Delay3_reg_re[106];
  assign Delay3_reg_next_im[107] = Delay3_reg_im[106];
  assign Delay3_reg_next_re[108] = Delay3_reg_re[107];
  assign Delay3_reg_next_im[108] = Delay3_reg_im[107];
  assign Delay3_reg_next_re[109] = Delay3_reg_re[108];
  assign Delay3_reg_next_im[109] = Delay3_reg_im[108];
  assign Delay3_reg_next_re[110] = Delay3_reg_re[109];
  assign Delay3_reg_next_im[110] = Delay3_reg_im[109];
  assign Delay3_reg_next_re[111] = Delay3_reg_re[110];
  assign Delay3_reg_next_im[111] = Delay3_reg_im[110];
  assign Delay3_reg_next_re[112] = Delay3_reg_re[111];
  assign Delay3_reg_next_im[112] = Delay3_reg_im[111];
  assign Delay3_reg_next_re[113] = Delay3_reg_re[112];
  assign Delay3_reg_next_im[113] = Delay3_reg_im[112];
  assign Delay3_reg_next_re[114] = Delay3_reg_re[113];
  assign Delay3_reg_next_im[114] = Delay3_reg_im[113];
  assign Delay3_reg_next_re[115] = Delay3_reg_re[114];
  assign Delay3_reg_next_im[115] = Delay3_reg_im[114];
  assign Delay3_reg_next_re[116] = Delay3_reg_re[115];
  assign Delay3_reg_next_im[116] = Delay3_reg_im[115];
  assign Delay3_reg_next_re[117] = Delay3_reg_re[116];
  assign Delay3_reg_next_im[117] = Delay3_reg_im[116];
  assign Delay3_reg_next_re[118] = Delay3_reg_re[117];
  assign Delay3_reg_next_im[118] = Delay3_reg_im[117];
  assign Delay3_reg_next_re[119] = Delay3_reg_re[118];
  assign Delay3_reg_next_im[119] = Delay3_reg_im[118];
  assign Delay3_reg_next_re[120] = Delay3_reg_re[119];
  assign Delay3_reg_next_im[120] = Delay3_reg_im[119];
  assign Delay3_reg_next_re[121] = Delay3_reg_re[120];
  assign Delay3_reg_next_im[121] = Delay3_reg_im[120];
  assign Delay3_reg_next_re[122] = Delay3_reg_re[121];
  assign Delay3_reg_next_im[122] = Delay3_reg_im[121];
  assign Delay3_reg_next_re[123] = Delay3_reg_re[122];
  assign Delay3_reg_next_im[123] = Delay3_reg_im[122];
  assign Delay3_reg_next_re[124] = Delay3_reg_re[123];
  assign Delay3_reg_next_im[124] = Delay3_reg_im[123];
  assign Delay3_reg_next_re[125] = Delay3_reg_re[124];
  assign Delay3_reg_next_im[125] = Delay3_reg_im[124];
  assign Delay3_reg_next_re[126] = Delay3_reg_re[125];
  assign Delay3_reg_next_im[126] = Delay3_reg_im[125];
  assign Delay3_reg_next_re[127] = Delay3_reg_re[126];
  assign Delay3_reg_next_im[127] = Delay3_reg_im[126];



  assign Delay3_out1_re = (controlSigOut == 8'b00000000 ? delayTapWire_re_1[0] :
              (controlSigOut == 8'b00000001 ? delayTapWire_re_1[1] :
              (controlSigOut == 8'b00000010 ? delayTapWire_re_1[2] :
              (controlSigOut == 8'b00000011 ? delayTapWire_re_1[3] :
              (controlSigOut == 8'b00000100 ? delayTapWire_re_1[4] :
              (controlSigOut == 8'b00000101 ? delayTapWire_re_1[5] :
              (controlSigOut == 8'b00000110 ? delayTapWire_re_1[6] :
              (controlSigOut == 8'b00000111 ? delayTapWire_re_1[7] :
              (controlSigOut == 8'b00001000 ? delayTapWire_re_1[8] :
              (controlSigOut == 8'b00001001 ? delayTapWire_re_1[9] :
              (controlSigOut == 8'b00001010 ? delayTapWire_re_1[10] :
              (controlSigOut == 8'b00001011 ? delayTapWire_re_1[11] :
              (controlSigOut == 8'b00001100 ? delayTapWire_re_1[12] :
              (controlSigOut == 8'b00001101 ? delayTapWire_re_1[13] :
              (controlSigOut == 8'b00001110 ? delayTapWire_re_1[14] :
              (controlSigOut == 8'b00001111 ? delayTapWire_re_1[15] :
              (controlSigOut == 8'b00010000 ? delayTapWire_re_1[16] :
              (controlSigOut == 8'b00010001 ? delayTapWire_re_1[17] :
              (controlSigOut == 8'b00010010 ? delayTapWire_re_1[18] :
              (controlSigOut == 8'b00010011 ? delayTapWire_re_1[19] :
              (controlSigOut == 8'b00010100 ? delayTapWire_re_1[20] :
              (controlSigOut == 8'b00010101 ? delayTapWire_re_1[21] :
              (controlSigOut == 8'b00010110 ? delayTapWire_re_1[22] :
              (controlSigOut == 8'b00010111 ? delayTapWire_re_1[23] :
              (controlSigOut == 8'b00011000 ? delayTapWire_re_1[24] :
              (controlSigOut == 8'b00011001 ? delayTapWire_re_1[25] :
              (controlSigOut == 8'b00011010 ? delayTapWire_re_1[26] :
              (controlSigOut == 8'b00011011 ? delayTapWire_re_1[27] :
              (controlSigOut == 8'b00011100 ? delayTapWire_re_1[28] :
              (controlSigOut == 8'b00011101 ? delayTapWire_re_1[29] :
              (controlSigOut == 8'b00011110 ? delayTapWire_re_1[30] :
              (controlSigOut == 8'b00011111 ? delayTapWire_re_1[31] :
              (controlSigOut == 8'b00100000 ? delayTapWire_re_1[32] :
              (controlSigOut == 8'b00100001 ? delayTapWire_re_1[33] :
              (controlSigOut == 8'b00100010 ? delayTapWire_re_1[34] :
              (controlSigOut == 8'b00100011 ? delayTapWire_re_1[35] :
              (controlSigOut == 8'b00100100 ? delayTapWire_re_1[36] :
              (controlSigOut == 8'b00100101 ? delayTapWire_re_1[37] :
              (controlSigOut == 8'b00100110 ? delayTapWire_re_1[38] :
              (controlSigOut == 8'b00100111 ? delayTapWire_re_1[39] :
              (controlSigOut == 8'b00101000 ? delayTapWire_re_1[40] :
              (controlSigOut == 8'b00101001 ? delayTapWire_re_1[41] :
              (controlSigOut == 8'b00101010 ? delayTapWire_re_1[42] :
              (controlSigOut == 8'b00101011 ? delayTapWire_re_1[43] :
              (controlSigOut == 8'b00101100 ? delayTapWire_re_1[44] :
              (controlSigOut == 8'b00101101 ? delayTapWire_re_1[45] :
              (controlSigOut == 8'b00101110 ? delayTapWire_re_1[46] :
              (controlSigOut == 8'b00101111 ? delayTapWire_re_1[47] :
              (controlSigOut == 8'b00110000 ? delayTapWire_re_1[48] :
              (controlSigOut == 8'b00110001 ? delayTapWire_re_1[49] :
              (controlSigOut == 8'b00110010 ? delayTapWire_re_1[50] :
              (controlSigOut == 8'b00110011 ? delayTapWire_re_1[51] :
              (controlSigOut == 8'b00110100 ? delayTapWire_re_1[52] :
              (controlSigOut == 8'b00110101 ? delayTapWire_re_1[53] :
              (controlSigOut == 8'b00110110 ? delayTapWire_re_1[54] :
              (controlSigOut == 8'b00110111 ? delayTapWire_re_1[55] :
              (controlSigOut == 8'b00111000 ? delayTapWire_re_1[56] :
              (controlSigOut == 8'b00111001 ? delayTapWire_re_1[57] :
              (controlSigOut == 8'b00111010 ? delayTapWire_re_1[58] :
              (controlSigOut == 8'b00111011 ? delayTapWire_re_1[59] :
              (controlSigOut == 8'b00111100 ? delayTapWire_re_1[60] :
              (controlSigOut == 8'b00111101 ? delayTapWire_re_1[61] :
              (controlSigOut == 8'b00111110 ? delayTapWire_re_1[62] :
              (controlSigOut == 8'b00111111 ? delayTapWire_re_1[63] :
              (controlSigOut == 8'b01000000 ? delayTapWire_re_1[64] :
              (controlSigOut == 8'b01000001 ? delayTapWire_re_1[65] :
              (controlSigOut == 8'b01000010 ? delayTapWire_re_1[66] :
              (controlSigOut == 8'b01000011 ? delayTapWire_re_1[67] :
              (controlSigOut == 8'b01000100 ? delayTapWire_re_1[68] :
              (controlSigOut == 8'b01000101 ? delayTapWire_re_1[69] :
              (controlSigOut == 8'b01000110 ? delayTapWire_re_1[70] :
              (controlSigOut == 8'b01000111 ? delayTapWire_re_1[71] :
              (controlSigOut == 8'b01001000 ? delayTapWire_re_1[72] :
              (controlSigOut == 8'b01001001 ? delayTapWire_re_1[73] :
              (controlSigOut == 8'b01001010 ? delayTapWire_re_1[74] :
              (controlSigOut == 8'b01001011 ? delayTapWire_re_1[75] :
              (controlSigOut == 8'b01001100 ? delayTapWire_re_1[76] :
              (controlSigOut == 8'b01001101 ? delayTapWire_re_1[77] :
              (controlSigOut == 8'b01001110 ? delayTapWire_re_1[78] :
              (controlSigOut == 8'b01001111 ? delayTapWire_re_1[79] :
              (controlSigOut == 8'b01010000 ? delayTapWire_re_1[80] :
              (controlSigOut == 8'b01010001 ? delayTapWire_re_1[81] :
              (controlSigOut == 8'b01010010 ? delayTapWire_re_1[82] :
              (controlSigOut == 8'b01010011 ? delayTapWire_re_1[83] :
              (controlSigOut == 8'b01010100 ? delayTapWire_re_1[84] :
              (controlSigOut == 8'b01010101 ? delayTapWire_re_1[85] :
              (controlSigOut == 8'b01010110 ? delayTapWire_re_1[86] :
              (controlSigOut == 8'b01010111 ? delayTapWire_re_1[87] :
              (controlSigOut == 8'b01011000 ? delayTapWire_re_1[88] :
              (controlSigOut == 8'b01011001 ? delayTapWire_re_1[89] :
              (controlSigOut == 8'b01011010 ? delayTapWire_re_1[90] :
              (controlSigOut == 8'b01011011 ? delayTapWire_re_1[91] :
              (controlSigOut == 8'b01011100 ? delayTapWire_re_1[92] :
              (controlSigOut == 8'b01011101 ? delayTapWire_re_1[93] :
              (controlSigOut == 8'b01011110 ? delayTapWire_re_1[94] :
              (controlSigOut == 8'b01011111 ? delayTapWire_re_1[95] :
              (controlSigOut == 8'b01100000 ? delayTapWire_re_1[96] :
              (controlSigOut == 8'b01100001 ? delayTapWire_re_1[97] :
              (controlSigOut == 8'b01100010 ? delayTapWire_re_1[98] :
              (controlSigOut == 8'b01100011 ? delayTapWire_re_1[99] :
              (controlSigOut == 8'b01100100 ? delayTapWire_re_1[100] :
              (controlSigOut == 8'b01100101 ? delayTapWire_re_1[101] :
              (controlSigOut == 8'b01100110 ? delayTapWire_re_1[102] :
              (controlSigOut == 8'b01100111 ? delayTapWire_re_1[103] :
              (controlSigOut == 8'b01101000 ? delayTapWire_re_1[104] :
              (controlSigOut == 8'b01101001 ? delayTapWire_re_1[105] :
              (controlSigOut == 8'b01101010 ? delayTapWire_re_1[106] :
              (controlSigOut == 8'b01101011 ? delayTapWire_re_1[107] :
              (controlSigOut == 8'b01101100 ? delayTapWire_re_1[108] :
              (controlSigOut == 8'b01101101 ? delayTapWire_re_1[109] :
              (controlSigOut == 8'b01101110 ? delayTapWire_re_1[110] :
              (controlSigOut == 8'b01101111 ? delayTapWire_re_1[111] :
              (controlSigOut == 8'b01110000 ? delayTapWire_re_1[112] :
              (controlSigOut == 8'b01110001 ? delayTapWire_re_1[113] :
              (controlSigOut == 8'b01110010 ? delayTapWire_re_1[114] :
              (controlSigOut == 8'b01110011 ? delayTapWire_re_1[115] :
              (controlSigOut == 8'b01110100 ? delayTapWire_re_1[116] :
              (controlSigOut == 8'b01110101 ? delayTapWire_re_1[117] :
              (controlSigOut == 8'b01110110 ? delayTapWire_re_1[118] :
              (controlSigOut == 8'b01110111 ? delayTapWire_re_1[119] :
              (controlSigOut == 8'b01111000 ? delayTapWire_re_1[120] :
              (controlSigOut == 8'b01111001 ? delayTapWire_re_1[121] :
              (controlSigOut == 8'b01111010 ? delayTapWire_re_1[122] :
              (controlSigOut == 8'b01111011 ? delayTapWire_re_1[123] :
              (controlSigOut == 8'b01111100 ? delayTapWire_re_1[124] :
              (controlSigOut == 8'b01111101 ? delayTapWire_re_1[125] :
              (controlSigOut == 8'b01111110 ? delayTapWire_re_1[126] :
              (controlSigOut == 8'b01111111 ? delayTapWire_re_1[127] :
              delayTapWire_re_1[128]))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
  assign Delay3_out1_im = (controlSigOut == 8'b00000000 ? delayTapWire_im_1[0] :
              (controlSigOut == 8'b00000001 ? delayTapWire_im_1[1] :
              (controlSigOut == 8'b00000010 ? delayTapWire_im_1[2] :
              (controlSigOut == 8'b00000011 ? delayTapWire_im_1[3] :
              (controlSigOut == 8'b00000100 ? delayTapWire_im_1[4] :
              (controlSigOut == 8'b00000101 ? delayTapWire_im_1[5] :
              (controlSigOut == 8'b00000110 ? delayTapWire_im_1[6] :
              (controlSigOut == 8'b00000111 ? delayTapWire_im_1[7] :
              (controlSigOut == 8'b00001000 ? delayTapWire_im_1[8] :
              (controlSigOut == 8'b00001001 ? delayTapWire_im_1[9] :
              (controlSigOut == 8'b00001010 ? delayTapWire_im_1[10] :
              (controlSigOut == 8'b00001011 ? delayTapWire_im_1[11] :
              (controlSigOut == 8'b00001100 ? delayTapWire_im_1[12] :
              (controlSigOut == 8'b00001101 ? delayTapWire_im_1[13] :
              (controlSigOut == 8'b00001110 ? delayTapWire_im_1[14] :
              (controlSigOut == 8'b00001111 ? delayTapWire_im_1[15] :
              (controlSigOut == 8'b00010000 ? delayTapWire_im_1[16] :
              (controlSigOut == 8'b00010001 ? delayTapWire_im_1[17] :
              (controlSigOut == 8'b00010010 ? delayTapWire_im_1[18] :
              (controlSigOut == 8'b00010011 ? delayTapWire_im_1[19] :
              (controlSigOut == 8'b00010100 ? delayTapWire_im_1[20] :
              (controlSigOut == 8'b00010101 ? delayTapWire_im_1[21] :
              (controlSigOut == 8'b00010110 ? delayTapWire_im_1[22] :
              (controlSigOut == 8'b00010111 ? delayTapWire_im_1[23] :
              (controlSigOut == 8'b00011000 ? delayTapWire_im_1[24] :
              (controlSigOut == 8'b00011001 ? delayTapWire_im_1[25] :
              (controlSigOut == 8'b00011010 ? delayTapWire_im_1[26] :
              (controlSigOut == 8'b00011011 ? delayTapWire_im_1[27] :
              (controlSigOut == 8'b00011100 ? delayTapWire_im_1[28] :
              (controlSigOut == 8'b00011101 ? delayTapWire_im_1[29] :
              (controlSigOut == 8'b00011110 ? delayTapWire_im_1[30] :
              (controlSigOut == 8'b00011111 ? delayTapWire_im_1[31] :
              (controlSigOut == 8'b00100000 ? delayTapWire_im_1[32] :
              (controlSigOut == 8'b00100001 ? delayTapWire_im_1[33] :
              (controlSigOut == 8'b00100010 ? delayTapWire_im_1[34] :
              (controlSigOut == 8'b00100011 ? delayTapWire_im_1[35] :
              (controlSigOut == 8'b00100100 ? delayTapWire_im_1[36] :
              (controlSigOut == 8'b00100101 ? delayTapWire_im_1[37] :
              (controlSigOut == 8'b00100110 ? delayTapWire_im_1[38] :
              (controlSigOut == 8'b00100111 ? delayTapWire_im_1[39] :
              (controlSigOut == 8'b00101000 ? delayTapWire_im_1[40] :
              (controlSigOut == 8'b00101001 ? delayTapWire_im_1[41] :
              (controlSigOut == 8'b00101010 ? delayTapWire_im_1[42] :
              (controlSigOut == 8'b00101011 ? delayTapWire_im_1[43] :
              (controlSigOut == 8'b00101100 ? delayTapWire_im_1[44] :
              (controlSigOut == 8'b00101101 ? delayTapWire_im_1[45] :
              (controlSigOut == 8'b00101110 ? delayTapWire_im_1[46] :
              (controlSigOut == 8'b00101111 ? delayTapWire_im_1[47] :
              (controlSigOut == 8'b00110000 ? delayTapWire_im_1[48] :
              (controlSigOut == 8'b00110001 ? delayTapWire_im_1[49] :
              (controlSigOut == 8'b00110010 ? delayTapWire_im_1[50] :
              (controlSigOut == 8'b00110011 ? delayTapWire_im_1[51] :
              (controlSigOut == 8'b00110100 ? delayTapWire_im_1[52] :
              (controlSigOut == 8'b00110101 ? delayTapWire_im_1[53] :
              (controlSigOut == 8'b00110110 ? delayTapWire_im_1[54] :
              (controlSigOut == 8'b00110111 ? delayTapWire_im_1[55] :
              (controlSigOut == 8'b00111000 ? delayTapWire_im_1[56] :
              (controlSigOut == 8'b00111001 ? delayTapWire_im_1[57] :
              (controlSigOut == 8'b00111010 ? delayTapWire_im_1[58] :
              (controlSigOut == 8'b00111011 ? delayTapWire_im_1[59] :
              (controlSigOut == 8'b00111100 ? delayTapWire_im_1[60] :
              (controlSigOut == 8'b00111101 ? delayTapWire_im_1[61] :
              (controlSigOut == 8'b00111110 ? delayTapWire_im_1[62] :
              (controlSigOut == 8'b00111111 ? delayTapWire_im_1[63] :
              (controlSigOut == 8'b01000000 ? delayTapWire_im_1[64] :
              (controlSigOut == 8'b01000001 ? delayTapWire_im_1[65] :
              (controlSigOut == 8'b01000010 ? delayTapWire_im_1[66] :
              (controlSigOut == 8'b01000011 ? delayTapWire_im_1[67] :
              (controlSigOut == 8'b01000100 ? delayTapWire_im_1[68] :
              (controlSigOut == 8'b01000101 ? delayTapWire_im_1[69] :
              (controlSigOut == 8'b01000110 ? delayTapWire_im_1[70] :
              (controlSigOut == 8'b01000111 ? delayTapWire_im_1[71] :
              (controlSigOut == 8'b01001000 ? delayTapWire_im_1[72] :
              (controlSigOut == 8'b01001001 ? delayTapWire_im_1[73] :
              (controlSigOut == 8'b01001010 ? delayTapWire_im_1[74] :
              (controlSigOut == 8'b01001011 ? delayTapWire_im_1[75] :
              (controlSigOut == 8'b01001100 ? delayTapWire_im_1[76] :
              (controlSigOut == 8'b01001101 ? delayTapWire_im_1[77] :
              (controlSigOut == 8'b01001110 ? delayTapWire_im_1[78] :
              (controlSigOut == 8'b01001111 ? delayTapWire_im_1[79] :
              (controlSigOut == 8'b01010000 ? delayTapWire_im_1[80] :
              (controlSigOut == 8'b01010001 ? delayTapWire_im_1[81] :
              (controlSigOut == 8'b01010010 ? delayTapWire_im_1[82] :
              (controlSigOut == 8'b01010011 ? delayTapWire_im_1[83] :
              (controlSigOut == 8'b01010100 ? delayTapWire_im_1[84] :
              (controlSigOut == 8'b01010101 ? delayTapWire_im_1[85] :
              (controlSigOut == 8'b01010110 ? delayTapWire_im_1[86] :
              (controlSigOut == 8'b01010111 ? delayTapWire_im_1[87] :
              (controlSigOut == 8'b01011000 ? delayTapWire_im_1[88] :
              (controlSigOut == 8'b01011001 ? delayTapWire_im_1[89] :
              (controlSigOut == 8'b01011010 ? delayTapWire_im_1[90] :
              (controlSigOut == 8'b01011011 ? delayTapWire_im_1[91] :
              (controlSigOut == 8'b01011100 ? delayTapWire_im_1[92] :
              (controlSigOut == 8'b01011101 ? delayTapWire_im_1[93] :
              (controlSigOut == 8'b01011110 ? delayTapWire_im_1[94] :
              (controlSigOut == 8'b01011111 ? delayTapWire_im_1[95] :
              (controlSigOut == 8'b01100000 ? delayTapWire_im_1[96] :
              (controlSigOut == 8'b01100001 ? delayTapWire_im_1[97] :
              (controlSigOut == 8'b01100010 ? delayTapWire_im_1[98] :
              (controlSigOut == 8'b01100011 ? delayTapWire_im_1[99] :
              (controlSigOut == 8'b01100100 ? delayTapWire_im_1[100] :
              (controlSigOut == 8'b01100101 ? delayTapWire_im_1[101] :
              (controlSigOut == 8'b01100110 ? delayTapWire_im_1[102] :
              (controlSigOut == 8'b01100111 ? delayTapWire_im_1[103] :
              (controlSigOut == 8'b01101000 ? delayTapWire_im_1[104] :
              (controlSigOut == 8'b01101001 ? delayTapWire_im_1[105] :
              (controlSigOut == 8'b01101010 ? delayTapWire_im_1[106] :
              (controlSigOut == 8'b01101011 ? delayTapWire_im_1[107] :
              (controlSigOut == 8'b01101100 ? delayTapWire_im_1[108] :
              (controlSigOut == 8'b01101101 ? delayTapWire_im_1[109] :
              (controlSigOut == 8'b01101110 ? delayTapWire_im_1[110] :
              (controlSigOut == 8'b01101111 ? delayTapWire_im_1[111] :
              (controlSigOut == 8'b01110000 ? delayTapWire_im_1[112] :
              (controlSigOut == 8'b01110001 ? delayTapWire_im_1[113] :
              (controlSigOut == 8'b01110010 ? delayTapWire_im_1[114] :
              (controlSigOut == 8'b01110011 ? delayTapWire_im_1[115] :
              (controlSigOut == 8'b01110100 ? delayTapWire_im_1[116] :
              (controlSigOut == 8'b01110101 ? delayTapWire_im_1[117] :
              (controlSigOut == 8'b01110110 ? delayTapWire_im_1[118] :
              (controlSigOut == 8'b01110111 ? delayTapWire_im_1[119] :
              (controlSigOut == 8'b01111000 ? delayTapWire_im_1[120] :
              (controlSigOut == 8'b01111001 ? delayTapWire_im_1[121] :
              (controlSigOut == 8'b01111010 ? delayTapWire_im_1[122] :
              (controlSigOut == 8'b01111011 ? delayTapWire_im_1[123] :
              (controlSigOut == 8'b01111100 ? delayTapWire_im_1[124] :
              (controlSigOut == 8'b01111101 ? delayTapWire_im_1[125] :
              (controlSigOut == 8'b01111110 ? delayTapWire_im_1[126] :
              (controlSigOut == 8'b01111111 ? delayTapWire_im_1[127] :
              delayTapWire_im_1[128]))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));



  assign Out1_re = Delay3_out1_re;

  assign Out1_im = Delay3_out1_im;

  assign switch_compare_1_1 = y > 1'b0;



  assign REGB_re = (switch_compare_1_1 == 1'b0 ? Delay1_out1_re :
              DATA_A_re);
  assign REGB_im = (switch_compare_1_1 == 1'b0 ? Delay1_out1_im :
              DATA_A_im);



  assign Out2_re = REGB_re;

  assign Out2_im = REGB_im;

endmodule  // For_Each_Subsystem

