ARM GAS  /tmp/ccGVx5Wn.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"pprz_algebra_float.c"
  13              		.text
  14              		.section	.text.float_mat_minor_4d,"ax",%progbits
  15              		.align	1
  16              		.p2align 4,,15
  17              		.arch armv7e-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu fpv4-sp-d16
  22              		.type	float_mat_minor_4d, %function
  23              	float_mat_minor_4d:
  24              		@ args = 12, pretend = 0, frame = 0
  25              		@ frame_needed = 0, uses_anonymous_args = 0
  26              		@ link register save eliminated.
  27 0000 30B4     		push	{r4, r5}
  28 0002 029D     		ldr	r5, [sp, #8]
  29 0004 00EB0111 		add	r1, r0, r1, lsl #4
  30 0008 00EB0212 		add	r2, r0, r2, lsl #4
  31 000c 00EB0313 		add	r3, r0, r3, lsl #4
  32 0010 01EB8500 		add	r0, r1, r5, lsl #2
  33 0014 D0ED004A 		vldr.32	s9, [r0]
  34 0018 DDE90340 		ldrd	r4, r0, [sp, #12]
  35 001c 02EB800C 		add	ip, r2, r0, lsl #2
  36 0020 9CED007A 		vldr.32	s14, [ip]
  37 0024 03EB850C 		add	ip, r3, r5, lsl #2
  38 0028 DCED007A 		vldr.32	s15, [ip]
  39 002c 02EB8505 		add	r5, r2, r5, lsl #2
  40 0030 02EB8402 		add	r2, r2, r4, lsl #2
  41 0034 D2ED005A 		vldr.32	s11, [r2]
  42 0038 D5ED006A 		vldr.32	s13, [r5]
  43 003c 03EB8002 		add	r2, r3, r0, lsl #2
  44 0040 03EB8403 		add	r3, r3, r4, lsl #2
  45 0044 27EEC70A 		vnmul.f32	s0, s15, s14
  46 0048 92ED005A 		vldr.32	s10, [r2]
  47 004c 93ED006A 		vldr.32	s12, [r3]
  48 0050 A5EE260A 		vfma.f32	s0, s10, s13
  49 0054 01EB8404 		add	r4, r1, r4, lsl #2
  50 0058 01EB8000 		add	r0, r1, r0, lsl #2
  51 005c 27EE467A 		vnmul.f32	s14, s14, s12
  52 0060 67EEE57A 		vnmul.f32	s15, s15, s11
  53 0064 A5EE857A 		vfma.f32	s14, s11, s10
  54 0068 94ED005A 		vldr.32	s10, [r4]
  55 006c 20EE450A 		vnmul.f32	s0, s0, s10
  56 0070 E6EE267A 		vfma.f32	s15, s12, s13
  57 0074 30BC     		pop	{r4, r5}
ARM GAS  /tmp/ccGVx5Wn.s 			page 2


  58 0076 A4EE870A 		vfma.f32	s0, s9, s14
  59 007a 90ED007A 		vldr.32	s14, [r0]
  60 007e A7EE270A 		vfma.f32	s0, s14, s15
  61 0082 7047     		bx	lr
  62              		.size	float_mat_minor_4d, .-float_mat_minor_4d
  63              		.section	.text.float_vect3_integrate_fi,"ax",%progbits
  64              		.align	1
  65              		.p2align 4,,15
  66              		.global	float_vect3_integrate_fi
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu fpv4-sp-d16
  71              		.type	float_vect3_integrate_fi, %function
  72              	float_vect3_integrate_fi:
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76 0000 D1ED004A 		vldr.32	s9, [r1]
  77 0004 91ED015A 		vldr.32	s10, [r1, #4]
  78 0008 D1ED025A 		vldr.32	s11, [r1, #8]
  79 000c 90ED006A 		vldr.32	s12, [r0]
  80 0010 D0ED016A 		vldr.32	s13, [r0, #4]
  81 0014 90ED027A 		vldr.32	s14, [r0, #8]
  82 0018 07EE902A 		vmov	s15, r2
  83 001c A4EEA76A 		vfma.f32	s12, s9, s15
  84 0020 E5EE276A 		vfma.f32	s13, s10, s15
  85 0024 A5EEA77A 		vfma.f32	s14, s11, s15
  86 0028 80ED006A 		vstr.32	s12, [r0]
  87 002c C0ED016A 		vstr.32	s13, [r0, #4]
  88 0030 80ED027A 		vstr.32	s14, [r0, #8]
  89 0034 7047     		bx	lr
  90              		.size	float_vect3_integrate_fi, .-float_vect3_integrate_fi
  91 0036 00BF     		.section	.text.float_rates_integrate_fi,"ax",%progbits
  92              		.align	1
  93              		.p2align 4,,15
  94              		.global	float_rates_integrate_fi
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  98              		.fpu fpv4-sp-d16
  99              		.type	float_rates_integrate_fi, %function
 100              	float_rates_integrate_fi:
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104 0000 D1ED004A 		vldr.32	s9, [r1]
 105 0004 91ED015A 		vldr.32	s10, [r1, #4]
 106 0008 D1ED025A 		vldr.32	s11, [r1, #8]
 107 000c 90ED006A 		vldr.32	s12, [r0]
 108 0010 D0ED016A 		vldr.32	s13, [r0, #4]
 109 0014 90ED027A 		vldr.32	s14, [r0, #8]
 110 0018 07EE902A 		vmov	s15, r2
 111 001c A4EEA76A 		vfma.f32	s12, s9, s15
 112 0020 E5EE276A 		vfma.f32	s13, s10, s15
 113 0024 A5EEA77A 		vfma.f32	s14, s11, s15
 114 0028 80ED006A 		vstr.32	s12, [r0]
ARM GAS  /tmp/ccGVx5Wn.s 			page 3


 115 002c C0ED016A 		vstr.32	s13, [r0, #4]
 116 0030 80ED027A 		vstr.32	s14, [r0, #8]
 117 0034 7047     		bx	lr
 118              		.size	float_rates_integrate_fi, .-float_rates_integrate_fi
 119 0036 00BF     		.section	.text.float_rates_of_euler_dot,"ax",%progbits
 120              		.align	1
 121              		.p2align 4,,15
 122              		.global	float_rates_of_euler_dot
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 126              		.fpu fpv4-sp-d16
 127              		.type	float_rates_of_euler_dot, %function
 128              	float_rates_of_euler_dot:
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 132 0002 4F68     		ldr	r7, [r1, #4]	@ float
 133 0004 2DED048B 		vpush.64	{d8, d9}
 134 0008 0446     		mov	r4, r0
 135 000a 3846     		mov	r0, r7	@ float
 136 000c 1546     		mov	r5, r2
 137 000e 0E46     		mov	r6, r1
 138 0010 FFF7FEFF 		bl	sinf
 139 0014 95ED029A 		vldr.32	s18, [r5, #8]
 140 0018 D5ED007A 		vldr.32	s15, [r5]
 141 001c 3668     		ldr	r6, [r6]	@ float
 142 001e 07EE100A 		vmov	s14, r0
 143 0022 E7EE497A 		vfms.f32	s15, s14, s18
 144 0026 3046     		mov	r0, r6	@ float
 145 0028 C4ED007A 		vstr.32	s15, [r4]
 146 002c FFF7FEFF 		bl	cosf
 147 0030 0346     		mov	r3, r0	@ float
 148 0032 3046     		mov	r0, r6	@ float
 149 0034 08EE903A 		vmov	s17, r3
 150 0038 FFF7FEFF 		bl	sinf
 151 003c 0346     		mov	r3, r0	@ float
 152 003e 3846     		mov	r0, r7	@ float
 153 0040 08EE103A 		vmov	s16, r3
 154 0044 FFF7FEFF 		bl	cosf
 155 0048 07EE900A 		vmov	s15, r0
 156 004c 28EE277A 		vmul.f32	s14, s16, s15
 157 0050 68EEA77A 		vmul.f32	s15, s17, s15
 158 0054 D5ED016A 		vldr.32	s13, [r5, #4]
 159 0058 27EE097A 		vmul.f32	s14, s14, s18
 160 005c 67EE897A 		vmul.f32	s15, s15, s18
 161 0060 A8EEA67A 		vfma.f32	s14, s17, s13
 162 0064 E8EE667A 		vfms.f32	s15, s16, s13
 163 0068 BDEC048B 		vldm	sp!, {d8-d9}
 164 006c 84ED017A 		vstr.32	s14, [r4, #4]
 165 0070 C4ED027A 		vstr.32	s15, [r4, #8]
 166 0074 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 167              		.size	float_rates_of_euler_dot, .-float_rates_of_euler_dot
 168 0076 00BF     		.section	.text.float_rmat_inv,"ax",%progbits
 169              		.align	1
 170              		.p2align 4,,15
 171              		.global	float_rmat_inv
ARM GAS  /tmp/ccGVx5Wn.s 			page 4


 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 175              		.fpu fpv4-sp-d16
 176              		.type	float_rmat_inv, %function
 177              	float_rmat_inv:
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180 0000 00B5     		push	{lr}
 181 0002 8A69     		ldr	r2, [r1, #24]	@ float
 182 0004 D1F80CE0 		ldr	lr, [r1, #12]	@ float
 183 0008 CB69     		ldr	r3, [r1, #28]	@ float
 184 000a D1F800C0 		ldr	ip, [r1]	@ float
 185 000e 8260     		str	r2, [r0, #8]	@ float
 186 0010 C0F804E0 		str	lr, [r0, #4]	@ float
 187 0014 0A69     		ldr	r2, [r1, #16]	@ float
 188 0016 C0F800C0 		str	ip, [r0]	@ float
 189 001a D1F804C0 		ldr	ip, [r1, #4]	@ float
 190 001e 4361     		str	r3, [r0, #20]	@ float
 191 0020 8B68     		ldr	r3, [r1, #8]	@ float
 192 0022 8361     		str	r3, [r0, #24]	@ float
 193 0024 0261     		str	r2, [r0, #16]	@ float
 194 0026 0B6A     		ldr	r3, [r1, #32]	@ float
 195 0028 4A69     		ldr	r2, [r1, #20]	@ float
 196 002a C0F80CC0 		str	ip, [r0, #12]	@ float
 197 002e C261     		str	r2, [r0, #28]	@ float
 198 0030 0362     		str	r3, [r0, #32]	@ float
 199 0032 5DF804FB 		ldr	pc, [sp], #4
 200              		.size	float_rmat_inv, .-float_rmat_inv
 201 0036 00BF     		.section	.text.float_rmat_norm,"ax",%progbits
 202              		.align	1
 203              		.p2align 4,,15
 204              		.global	float_rmat_norm
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu fpv4-sp-d16
 209              		.type	float_rmat_norm, %function
 210              	float_rmat_norm:
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 214 0000 D0ED017A 		vldr.32	s15, [r0, #4]
 215 0004 D0ED006A 		vldr.32	s13, [r0]
 216 0008 90ED027A 		vldr.32	s14, [r0, #8]
 217 000c D0ED034A 		vldr.32	s9, [r0, #12]
 218 0010 90ED045A 		vldr.32	s10, [r0, #16]
 219 0014 D0ED055A 		vldr.32	s11, [r0, #20]
 220 0018 90ED066A 		vldr.32	s12, [r0, #24]
 221 001c 67EEA77A 		vmul.f32	s15, s15, s15
 222 0020 E6EEA67A 		vfma.f32	s15, s13, s13
 223 0024 D0ED076A 		vldr.32	s13, [r0, #28]
 224 0028 E7EE077A 		vfma.f32	s15, s14, s14
 225 002c 90ED087A 		vldr.32	s14, [r0, #32]
 226 0030 E4EEA47A 		vfma.f32	s15, s9, s9
 227 0034 E5EE057A 		vfma.f32	s15, s10, s10
 228 0038 E5EEA57A 		vfma.f32	s15, s11, s11
ARM GAS  /tmp/ccGVx5Wn.s 			page 5


 229 003c E6EE067A 		vfma.f32	s15, s12, s12
 230 0040 E6EEA67A 		vfma.f32	s15, s13, s13
 231 0044 E7EE077A 		vfma.f32	s15, s14, s14
 232 0048 F5EE407A 		vcmp.f32	s15, #0
 233 004c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 234 0050 04D4     		bmi	.L18
 235 0052 F1EEE77A 		vsqrt.f32	s15, s15
 236 0056 17EE900A 		vmov	r0, s15
 237 005a 7047     		bx	lr
 238              	.L18:
 239 005c 17EE900A 		vmov	r0, s15
 240 0060 FFF7FEBF 		b	sqrtf
 241              		.size	float_rmat_norm, .-float_rmat_norm
 242              		.section	.text.float_rmat_comp,"ax",%progbits
 243              		.align	1
 244              		.p2align 4,,15
 245              		.global	float_rmat_comp
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 249              		.fpu fpv4-sp-d16
 250              		.type	float_rmat_comp, %function
 251              	float_rmat_comp:
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 255 0000 92ED016A 		vldr.32	s12, [r2, #4]
 256 0004 91ED037A 		vldr.32	s14, [r1, #12]
 257 0008 D2ED006A 		vldr.32	s13, [r2]
 258 000c D1ED007A 		vldr.32	s15, [r1]
 259 0010 92ED023A 		vldr.32	s6, [r2, #8]
 260 0014 D1ED063A 		vldr.32	s7, [r1, #24]
 261 0018 D1ED014A 		vldr.32	s9, [r1, #4]
 262 001c 92ED035A 		vldr.32	s10, [r2, #12]
 263 0020 92ED054A 		vldr.32	s8, [r2, #20]
 264 0024 D1ED020A 		vldr.32	s1, [r1, #8]
 265 0028 66EE075A 		vmul.f32	s11, s12, s14
 266 002c E6EEA75A 		vfma.f32	s11, s13, s15
 267 0030 D1ED047A 		vldr.32	s15, [r1, #16]
 268 0034 D2ED046A 		vldr.32	s13, [r2, #16]
 269 0038 E3EE235A 		vfma.f32	s11, s6, s7
 270 003c C0ED005A 		vstr.32	s11, [r0]
 271 0040 92ED001A 		vldr.32	s2, [r2]
 272 0044 D1ED001A 		vldr.32	s3, [r1]
 273 0048 66EE275A 		vmul.f32	s11, s12, s15
 274 004c 27EE266A 		vmul.f32	s12, s14, s13
 275 0050 E1EE245A 		vfma.f32	s11, s2, s9
 276 0054 A5EE216A 		vfma.f32	s12, s10, s3
 277 0058 D1ED074A 		vldr.32	s9, [r1, #28]
 278 005c 91ED085A 		vldr.32	s10, [r1, #32]
 279 0060 91ED057A 		vldr.32	s14, [r1, #20]
 280 0064 E3EE245A 		vfma.f32	s11, s6, s9
 281 0068 A3EE846A 		vfma.f32	s12, s7, s8
 282 006c C0ED015A 		vstr.32	s11, [r0, #4]
 283 0070 D2ED015A 		vldr.32	s11, [r2, #4]
 284 0074 80ED036A 		vstr.32	s12, [r0, #12]
 285 0078 92ED032A 		vldr.32	s4, [r2, #12]
ARM GAS  /tmp/ccGVx5Wn.s 			page 6


 286 007c D1ED012A 		vldr.32	s5, [r1, #4]
 287 0080 91ED036A 		vldr.32	s12, [r1, #12]
 288 0084 67EEA66A 		vmul.f32	s13, s15, s13
 289 0088 67EE255A 		vmul.f32	s11, s14, s11
 290 008c E2EE226A 		vfma.f32	s13, s4, s5
 291 0090 E1EE205A 		vfma.f32	s11, s2, s1
 292 0094 E4EE846A 		vfma.f32	s13, s9, s8
 293 0098 E3EE055A 		vfma.f32	s11, s6, s10
 294 009c D2ED077A 		vldr.32	s15, [r2, #28]
 295 00a0 92ED063A 		vldr.32	s6, [r2, #24]
 296 00a4 C0ED046A 		vstr.32	s13, [r0, #16]
 297 00a8 D2ED046A 		vldr.32	s13, [r2, #16]
 298 00ac C0ED025A 		vstr.32	s11, [r0, #8]
 299 00b0 27EE866A 		vmul.f32	s12, s15, s12
 300 00b4 D1ED025A 		vldr.32	s11, [r1, #8]
 301 00b8 27EE267A 		vmul.f32	s14, s14, s13
 302 00bc F0EE466A 		vmov.f32	s13, s12
 303 00c0 E1EE836A 		vfma.f32	s13, s3, s6
 304 00c4 A2EE257A 		vfma.f32	s14, s4, s11
 305 00c8 92ED086A 		vldr.32	s12, [r2, #32]
 306 00cc A5EE047A 		vfma.f32	s14, s10, s8
 307 00d0 E3EE866A 		vfma.f32	s13, s7, s12
 308 00d4 80ED057A 		vstr.32	s14, [r0, #20]
 309 00d8 C0ED066A 		vstr.32	s13, [r0, #24]
 310 00dc D1ED046A 		vldr.32	s13, [r1, #16]
 311 00e0 92ED067A 		vldr.32	s14, [r2, #24]
 312 00e4 67EEA67A 		vmul.f32	s15, s15, s13
 313 00e8 D1ED056A 		vldr.32	s13, [r1, #20]
 314 00ec E2EE877A 		vfma.f32	s15, s5, s14
 315 00f0 E4EE867A 		vfma.f32	s15, s9, s12
 316 00f4 C0ED077A 		vstr.32	s15, [r0, #28]
 317 00f8 D2ED077A 		vldr.32	s15, [r2, #28]
 318 00fc 67EEA67A 		vmul.f32	s15, s15, s13
 319 0100 E5EE877A 		vfma.f32	s15, s11, s14
 320 0104 E5EE067A 		vfma.f32	s15, s10, s12
 321 0108 C0ED087A 		vstr.32	s15, [r0, #32]
 322 010c 7047     		bx	lr
 323              		.size	float_rmat_comp, .-float_rmat_comp
 324 010e 00BF     		.section	.text.float_rmat_comp_inv,"ax",%progbits
 325              		.align	1
 326              		.p2align 4,,15
 327              		.global	float_rmat_comp_inv
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 331              		.fpu fpv4-sp-d16
 332              		.type	float_rmat_comp_inv, %function
 333              	float_rmat_comp_inv:
 334              		@ args = 0, pretend = 0, frame = 0
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336              		@ link register save eliminated.
 337 0000 D2ED037A 		vldr.32	s15, [r2, #12]
 338 0004 D1ED036A 		vldr.32	s13, [r1, #12]
 339 0008 D2ED005A 		vldr.32	s11, [r2]
 340 000c 91ED006A 		vldr.32	s12, [r1]
 341 0010 D2ED062A 		vldr.32	s5, [r2, #24]
 342 0014 91ED065A 		vldr.32	s10, [r1, #24]
ARM GAS  /tmp/ccGVx5Wn.s 			page 7


 343 0018 91ED014A 		vldr.32	s8, [r1, #4]
 344 001c D1ED073A 		vldr.32	s7, [r1, #28]
 345 0020 92ED041A 		vldr.32	s2, [r2, #16]
 346 0024 92ED073A 		vldr.32	s6, [r2, #28]
 347 0028 91ED022A 		vldr.32	s4, [r1, #8]
 348 002c 27EEA67A 		vmul.f32	s14, s15, s13
 349 0030 66EE816A 		vmul.f32	s13, s13, s2
 350 0034 A5EE867A 		vfma.f32	s14, s11, s12
 351 0038 91ED046A 		vldr.32	s12, [r1, #16]
 352 003c A2EE857A 		vfma.f32	s14, s5, s10
 353 0040 67EE865A 		vmul.f32	s11, s15, s12
 354 0044 80ED007A 		vstr.32	s14, [r0]
 355 0048 D2ED004A 		vldr.32	s9, [r2]
 356 004c 91ED057A 		vldr.32	s14, [r1, #20]
 357 0050 E4EE845A 		vfma.f32	s11, s9, s8
 358 0054 26EE016A 		vmul.f32	s12, s12, s2
 359 0058 E2EEA35A 		vfma.f32	s11, s5, s7
 360 005c 67EE877A 		vmul.f32	s15, s15, s14
 361 0060 C0ED015A 		vstr.32	s11, [r0, #4]
 362 0064 92ED014A 		vldr.32	s8, [r2, #4]
 363 0068 D1ED011A 		vldr.32	s3, [r1, #4]
 364 006c D2ED085A 		vldr.32	s11, [r2, #32]
 365 0070 A4EE216A 		vfma.f32	s12, s8, s3
 366 0074 E4EE827A 		vfma.f32	s15, s9, s4
 367 0078 D1ED084A 		vldr.32	s9, [r1, #32]
 368 007c 91ED002A 		vldr.32	s4, [r1]
 369 0080 A3EE836A 		vfma.f32	s12, s7, s6
 370 0084 E2EEA47A 		vfma.f32	s15, s5, s9
 371 0088 80ED046A 		vstr.32	s12, [r0, #16]
 372 008c C0ED027A 		vstr.32	s15, [r0, #8]
 373 0090 D2ED047A 		vldr.32	s15, [r2, #16]
 374 0094 D1ED022A 		vldr.32	s5, [r1, #8]
 375 0098 91ED046A 		vldr.32	s12, [r1, #16]
 376 009c 27EE277A 		vmul.f32	s14, s14, s15
 377 00a0 E4EE026A 		vfma.f32	s13, s8, s4
 378 00a4 A4EE227A 		vfma.f32	s14, s8, s5
 379 00a8 E5EE036A 		vfma.f32	s13, s10, s6
 380 00ac A4EE837A 		vfma.f32	s14, s9, s6
 381 00b0 92ED024A 		vldr.32	s8, [r2, #8]
 382 00b4 80ED057A 		vstr.32	s14, [r0, #20]
 383 00b8 C0ED036A 		vstr.32	s13, [r0, #12]
 384 00bc D2ED057A 		vldr.32	s15, [r2, #20]
 385 00c0 D1ED036A 		vldr.32	s13, [r1, #12]
 386 00c4 27EE867A 		vmul.f32	s14, s15, s12
 387 00c8 67EEA66A 		vmul.f32	s13, s15, s13
 388 00cc A1EE847A 		vfma.f32	s14, s3, s8
 389 00d0 E2EE046A 		vfma.f32	s13, s4, s8
 390 00d4 A3EEA57A 		vfma.f32	s14, s7, s11
 391 00d8 E5EE256A 		vfma.f32	s13, s10, s11
 392 00dc C0ED066A 		vstr.32	s13, [r0, #24]
 393 00e0 80ED077A 		vstr.32	s14, [r0, #28]
 394 00e4 91ED057A 		vldr.32	s14, [r1, #20]
 395 00e8 67EE877A 		vmul.f32	s15, s15, s14
 396 00ec E2EE847A 		vfma.f32	s15, s5, s8
 397 00f0 E4EEA57A 		vfma.f32	s15, s9, s11
 398 00f4 C0ED087A 		vstr.32	s15, [r0, #32]
 399 00f8 7047     		bx	lr
ARM GAS  /tmp/ccGVx5Wn.s 			page 8


 400              		.size	float_rmat_comp_inv, .-float_rmat_comp_inv
 401 00fa 00BF     		.section	.text.float_rmat_vmult,"ax",%progbits
 402              		.align	1
 403              		.p2align 4,,15
 404              		.global	float_rmat_vmult
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu fpv4-sp-d16
 409              		.type	float_rmat_vmult, %function
 410              	float_rmat_vmult:
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 414 0000 D2ED017A 		vldr.32	s15, [r2, #4]
 415 0004 91ED017A 		vldr.32	s14, [r1, #4]
 416 0008 D1ED005A 		vldr.32	s11, [r1]
 417 000c 92ED006A 		vldr.32	s12, [r2]
 418 0010 D2ED026A 		vldr.32	s13, [r2, #8]
 419 0014 D1ED054A 		vldr.32	s9, [r1, #20]
 420 0018 91ED065A 		vldr.32	s10, [r1, #24]
 421 001c 27EE877A 		vmul.f32	s14, s15, s14
 422 0020 A5EE867A 		vfma.f32	s14, s11, s12
 423 0024 D1ED025A 		vldr.32	s11, [r1, #8]
 424 0028 91ED046A 		vldr.32	s12, [r1, #16]
 425 002c A5EEA67A 		vfma.f32	s14, s11, s13
 426 0030 D1ED035A 		vldr.32	s11, [r1, #12]
 427 0034 80ED007A 		vstr.32	s14, [r0]
 428 0038 67EE867A 		vmul.f32	s15, s15, s12
 429 003c 92ED006A 		vldr.32	s12, [r2]
 430 0040 91ED077A 		vldr.32	s14, [r1, #28]
 431 0044 E5EE867A 		vfma.f32	s15, s11, s12
 432 0048 D1ED085A 		vldr.32	s11, [r1, #32]
 433 004c E6EEA47A 		vfma.f32	s15, s13, s9
 434 0050 C0ED017A 		vstr.32	s15, [r0, #4]
 435 0054 D2ED017A 		vldr.32	s15, [r2, #4]
 436 0058 67EE277A 		vmul.f32	s15, s14, s15
 437 005c E6EE057A 		vfma.f32	s15, s12, s10
 438 0060 E6EEA57A 		vfma.f32	s15, s13, s11
 439 0064 C0ED027A 		vstr.32	s15, [r0, #8]
 440 0068 7047     		bx	lr
 441              		.size	float_rmat_vmult, .-float_rmat_vmult
 442 006a 00BF     		.section	.text.float_rmat_transp_vmult,"ax",%progbits
 443              		.align	1
 444              		.p2align 4,,15
 445              		.global	float_rmat_transp_vmult
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv4-sp-d16
 450              		.type	float_rmat_transp_vmult, %function
 451              	float_rmat_transp_vmult:
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 455 0000 D2ED017A 		vldr.32	s15, [r2, #4]
 456 0004 91ED037A 		vldr.32	s14, [r1, #12]
ARM GAS  /tmp/ccGVx5Wn.s 			page 9


 457 0008 D1ED005A 		vldr.32	s11, [r1]
 458 000c 92ED006A 		vldr.32	s12, [r2]
 459 0010 D2ED026A 		vldr.32	s13, [r2, #8]
 460 0014 D1ED074A 		vldr.32	s9, [r1, #28]
 461 0018 91ED025A 		vldr.32	s10, [r1, #8]
 462 001c 27EE877A 		vmul.f32	s14, s15, s14
 463 0020 A5EE867A 		vfma.f32	s14, s11, s12
 464 0024 D1ED065A 		vldr.32	s11, [r1, #24]
 465 0028 91ED046A 		vldr.32	s12, [r1, #16]
 466 002c A5EEA67A 		vfma.f32	s14, s11, s13
 467 0030 D1ED015A 		vldr.32	s11, [r1, #4]
 468 0034 80ED007A 		vstr.32	s14, [r0]
 469 0038 67EE867A 		vmul.f32	s15, s15, s12
 470 003c 92ED006A 		vldr.32	s12, [r2]
 471 0040 91ED057A 		vldr.32	s14, [r1, #20]
 472 0044 E5EE867A 		vfma.f32	s15, s11, s12
 473 0048 D1ED085A 		vldr.32	s11, [r1, #32]
 474 004c E6EEA47A 		vfma.f32	s15, s13, s9
 475 0050 C0ED017A 		vstr.32	s15, [r0, #4]
 476 0054 D2ED017A 		vldr.32	s15, [r2, #4]
 477 0058 67EE277A 		vmul.f32	s15, s14, s15
 478 005c E6EE057A 		vfma.f32	s15, s12, s10
 479 0060 E6EEA57A 		vfma.f32	s15, s13, s11
 480 0064 C0ED027A 		vstr.32	s15, [r0, #8]
 481 0068 7047     		bx	lr
 482              		.size	float_rmat_transp_vmult, .-float_rmat_transp_vmult
 483 006a 00BF     		.section	.text.float_rmat_mult,"ax",%progbits
 484              		.align	1
 485              		.p2align 4,,15
 486              		.global	float_rmat_mult
 487              		.syntax unified
 488              		.thumb
 489              		.thumb_func
 490              		.fpu fpv4-sp-d16
 491              		.type	float_rmat_mult, %function
 492              	float_rmat_mult:
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 496 0000 D2ED017A 		vldr.32	s15, [r2, #4]
 497 0004 91ED017A 		vldr.32	s14, [r1, #4]
 498 0008 D1ED005A 		vldr.32	s11, [r1]
 499 000c 92ED006A 		vldr.32	s12, [r2]
 500 0010 D2ED026A 		vldr.32	s13, [r2, #8]
 501 0014 D1ED054A 		vldr.32	s9, [r1, #20]
 502 0018 91ED065A 		vldr.32	s10, [r1, #24]
 503 001c 27EE877A 		vmul.f32	s14, s15, s14
 504 0020 A5EE867A 		vfma.f32	s14, s11, s12
 505 0024 D1ED025A 		vldr.32	s11, [r1, #8]
 506 0028 91ED046A 		vldr.32	s12, [r1, #16]
 507 002c A5EEA67A 		vfma.f32	s14, s11, s13
 508 0030 D1ED035A 		vldr.32	s11, [r1, #12]
 509 0034 80ED007A 		vstr.32	s14, [r0]
 510 0038 67EE867A 		vmul.f32	s15, s15, s12
 511 003c 92ED006A 		vldr.32	s12, [r2]
 512 0040 91ED077A 		vldr.32	s14, [r1, #28]
 513 0044 E5EE867A 		vfma.f32	s15, s11, s12
ARM GAS  /tmp/ccGVx5Wn.s 			page 10


 514 0048 D1ED085A 		vldr.32	s11, [r1, #32]
 515 004c E6EEA47A 		vfma.f32	s15, s13, s9
 516 0050 C0ED017A 		vstr.32	s15, [r0, #4]
 517 0054 D2ED017A 		vldr.32	s15, [r2, #4]
 518 0058 67EE277A 		vmul.f32	s15, s14, s15
 519 005c E6EE057A 		vfma.f32	s15, s12, s10
 520 0060 E6EEA57A 		vfma.f32	s15, s13, s11
 521 0064 C0ED027A 		vstr.32	s15, [r0, #8]
 522 0068 7047     		bx	lr
 523              		.size	float_rmat_mult, .-float_rmat_mult
 524 006a 00BF     		.section	.text.float_rmat_transp_mult,"ax",%progbits
 525              		.align	1
 526              		.p2align 4,,15
 527              		.global	float_rmat_transp_mult
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 531              		.fpu fpv4-sp-d16
 532              		.type	float_rmat_transp_mult, %function
 533              	float_rmat_transp_mult:
 534              		@ args = 0, pretend = 0, frame = 0
 535              		@ frame_needed = 0, uses_anonymous_args = 0
 536              		@ link register save eliminated.
 537 0000 D2ED017A 		vldr.32	s15, [r2, #4]
 538 0004 91ED037A 		vldr.32	s14, [r1, #12]
 539 0008 D1ED005A 		vldr.32	s11, [r1]
 540 000c 92ED006A 		vldr.32	s12, [r2]
 541 0010 D2ED026A 		vldr.32	s13, [r2, #8]
 542 0014 D1ED074A 		vldr.32	s9, [r1, #28]
 543 0018 91ED025A 		vldr.32	s10, [r1, #8]
 544 001c 27EE877A 		vmul.f32	s14, s15, s14
 545 0020 A5EE867A 		vfma.f32	s14, s11, s12
 546 0024 D1ED065A 		vldr.32	s11, [r1, #24]
 547 0028 91ED046A 		vldr.32	s12, [r1, #16]
 548 002c A5EEA67A 		vfma.f32	s14, s11, s13
 549 0030 D1ED015A 		vldr.32	s11, [r1, #4]
 550 0034 80ED007A 		vstr.32	s14, [r0]
 551 0038 67EE867A 		vmul.f32	s15, s15, s12
 552 003c 92ED006A 		vldr.32	s12, [r2]
 553 0040 91ED057A 		vldr.32	s14, [r1, #20]
 554 0044 E5EE867A 		vfma.f32	s15, s11, s12
 555 0048 D1ED085A 		vldr.32	s11, [r1, #32]
 556 004c E6EEA47A 		vfma.f32	s15, s13, s9
 557 0050 C0ED017A 		vstr.32	s15, [r0, #4]
 558 0054 D2ED017A 		vldr.32	s15, [r2, #4]
 559 0058 67EE277A 		vmul.f32	s15, s14, s15
 560 005c E6EE057A 		vfma.f32	s15, s12, s10
 561 0060 E6EEA57A 		vfma.f32	s15, s13, s11
 562 0064 C0ED027A 		vstr.32	s15, [r0, #8]
 563 0068 7047     		bx	lr
 564              		.size	float_rmat_transp_mult, .-float_rmat_transp_mult
 565 006a 00BF     		.section	.text.float_rmat_ratemult,"ax",%progbits
 566              		.align	1
 567              		.p2align 4,,15
 568              		.global	float_rmat_ratemult
 569              		.syntax unified
 570              		.thumb
ARM GAS  /tmp/ccGVx5Wn.s 			page 11


 571              		.thumb_func
 572              		.fpu fpv4-sp-d16
 573              		.type	float_rmat_ratemult, %function
 574              	float_rmat_ratemult:
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 578 0000 D2ED017A 		vldr.32	s15, [r2, #4]
 579 0004 91ED017A 		vldr.32	s14, [r1, #4]
 580 0008 D1ED005A 		vldr.32	s11, [r1]
 581 000c 92ED006A 		vldr.32	s12, [r2]
 582 0010 D2ED026A 		vldr.32	s13, [r2, #8]
 583 0014 D1ED054A 		vldr.32	s9, [r1, #20]
 584 0018 91ED065A 		vldr.32	s10, [r1, #24]
 585 001c 27EE877A 		vmul.f32	s14, s15, s14
 586 0020 A5EE867A 		vfma.f32	s14, s11, s12
 587 0024 D1ED025A 		vldr.32	s11, [r1, #8]
 588 0028 91ED046A 		vldr.32	s12, [r1, #16]
 589 002c A5EEA67A 		vfma.f32	s14, s11, s13
 590 0030 D1ED035A 		vldr.32	s11, [r1, #12]
 591 0034 80ED007A 		vstr.32	s14, [r0]
 592 0038 67EE867A 		vmul.f32	s15, s15, s12
 593 003c 92ED006A 		vldr.32	s12, [r2]
 594 0040 91ED077A 		vldr.32	s14, [r1, #28]
 595 0044 E5EE867A 		vfma.f32	s15, s11, s12
 596 0048 D1ED085A 		vldr.32	s11, [r1, #32]
 597 004c E6EEA47A 		vfma.f32	s15, s13, s9
 598 0050 C0ED017A 		vstr.32	s15, [r0, #4]
 599 0054 D2ED017A 		vldr.32	s15, [r2, #4]
 600 0058 67EE277A 		vmul.f32	s15, s14, s15
 601 005c E6EE057A 		vfma.f32	s15, s12, s10
 602 0060 E6EEA57A 		vfma.f32	s15, s13, s11
 603 0064 C0ED027A 		vstr.32	s15, [r0, #8]
 604 0068 7047     		bx	lr
 605              		.size	float_rmat_ratemult, .-float_rmat_ratemult
 606 006a 00BF     		.section	.text.float_rmat_transp_ratemult,"ax",%progbits
 607              		.align	1
 608              		.p2align 4,,15
 609              		.global	float_rmat_transp_ratemult
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 613              		.fpu fpv4-sp-d16
 614              		.type	float_rmat_transp_ratemult, %function
 615              	float_rmat_transp_ratemult:
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 619 0000 D2ED017A 		vldr.32	s15, [r2, #4]
 620 0004 91ED037A 		vldr.32	s14, [r1, #12]
 621 0008 D1ED005A 		vldr.32	s11, [r1]
 622 000c 92ED006A 		vldr.32	s12, [r2]
 623 0010 D2ED026A 		vldr.32	s13, [r2, #8]
 624 0014 D1ED074A 		vldr.32	s9, [r1, #28]
 625 0018 91ED025A 		vldr.32	s10, [r1, #8]
 626 001c 27EE877A 		vmul.f32	s14, s15, s14
 627 0020 A5EE867A 		vfma.f32	s14, s11, s12
ARM GAS  /tmp/ccGVx5Wn.s 			page 12


 628 0024 D1ED065A 		vldr.32	s11, [r1, #24]
 629 0028 91ED046A 		vldr.32	s12, [r1, #16]
 630 002c A5EEA67A 		vfma.f32	s14, s11, s13
 631 0030 D1ED015A 		vldr.32	s11, [r1, #4]
 632 0034 80ED007A 		vstr.32	s14, [r0]
 633 0038 67EE867A 		vmul.f32	s15, s15, s12
 634 003c 92ED006A 		vldr.32	s12, [r2]
 635 0040 91ED057A 		vldr.32	s14, [r1, #20]
 636 0044 E5EE867A 		vfma.f32	s15, s11, s12
 637 0048 D1ED085A 		vldr.32	s11, [r1, #32]
 638 004c E6EEA47A 		vfma.f32	s15, s13, s9
 639 0050 C0ED017A 		vstr.32	s15, [r0, #4]
 640 0054 D2ED017A 		vldr.32	s15, [r2, #4]
 641 0058 67EE277A 		vmul.f32	s15, s14, s15
 642 005c E6EE057A 		vfma.f32	s15, s12, s10
 643 0060 E6EEA57A 		vfma.f32	s15, s13, s11
 644 0064 C0ED027A 		vstr.32	s15, [r0, #8]
 645 0068 7047     		bx	lr
 646              		.size	float_rmat_transp_ratemult, .-float_rmat_transp_ratemult
 647              		.global	__aeabi_f2d
 648              		.global	__aeabi_dsub
 649              		.global	__aeabi_dmul
 650              		.global	__aeabi_dadd
 651              		.global	__aeabi_d2f
 652 006a 00BF     		.section	.text.float_rmat_of_axis_angle,"ax",%progbits
 653              		.align	1
 654              		.p2align 4,,15
 655              		.global	float_rmat_of_axis_angle
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 659              		.fpu fpv4-sp-d16
 660              		.type	float_rmat_of_axis_angle, %function
 661              	float_rmat_of_axis_angle:
 662              		@ args = 0, pretend = 0, frame = 0
 663              		@ frame_needed = 0, uses_anonymous_args = 0
 664 0000 2DE9D043 		push	{r4, r6, r7, r8, r9, lr}
 665 0004 0446     		mov	r4, r0
 666 0006 2DED0A8B 		vpush.64	{d8, d9, d10, d11, d12}
 667 000a 1046     		mov	r0, r2	@ float
 668 000c 91ED008A 		vldr.32	s16, [r1]
 669 0010 D1ED018A 		vldr.32	s17, [r1, #4]
 670 0014 91ED029A 		vldr.32	s18, [r1, #8]
 671 0018 1646     		mov	r6, r2	@ float
 672 001a FFF7FEFF 		bl	cosf
 673 001e 0346     		mov	r3, r0	@ float
 674 0020 3046     		mov	r0, r6	@ float
 675 0022 0AEE903A 		vmov	s21, r3
 676 0026 FFF7FEFF 		bl	sinf
 677 002a 68EE087A 		vmul.f32	s15, s16, s16
 678 002e 0346     		mov	r3, r0	@ float
 679 0030 17EE900A 		vmov	r0, s15
 680 0034 0AEE103A 		vmov	s20, r3
 681 0038 FFF7FEFF 		bl	__aeabi_f2d
 682 003c 8046     		mov	r8, r0
 683 003e 1AEE900A 		vmov	r0, s21
 684 0042 8946     		mov	r9, r1
ARM GAS  /tmp/ccGVx5Wn.s 			page 13


 685 0044 FFF7FEFF 		bl	__aeabi_f2d
 686 0048 4246     		mov	r2, r8
 687 004a 0646     		mov	r6, r0
 688 004c 0F46     		mov	r7, r1
 689 004e 4B46     		mov	r3, r9
 690 0050 3349     		ldr	r1, .L29
 691 0052 0020     		movs	r0, #0
 692 0054 FFF7FEFF 		bl	__aeabi_dsub
 693 0058 3246     		mov	r2, r6
 694 005a 3B46     		mov	r3, r7
 695 005c FFF7FEFF 		bl	__aeabi_dmul
 696 0060 4246     		mov	r2, r8
 697 0062 4B46     		mov	r3, r9
 698 0064 FFF7FEFF 		bl	__aeabi_dadd
 699 0068 F7EE009A 		vmov.f32	s19, #1.0e+0
 700 006c FFF7FEFF 		bl	__aeabi_d2f
 701 0070 79EEEA9A 		vsub.f32	s19, s19, s21
 702 0074 68EE287A 		vmul.f32	s15, s16, s17
 703 0078 28EE09CA 		vmul.f32	s24, s16, s18
 704 007c 68EE89AA 		vmul.f32	s21, s17, s18
 705 0080 68EEA8BA 		vmul.f32	s23, s17, s17
 706 0084 29EE09BA 		vmul.f32	s22, s18, s18
 707 0088 6AEE688A 		vnmul.f32	s17, s20, s17
 708 008c 29EE0A9A 		vmul.f32	s18, s18, s20
 709 0090 ECEE298A 		vfma.f32	s17, s24, s19
 710 0094 2060     		str	r0, [r4]	@ float
 711 0096 A7EEA99A 		vfma.f32	s18, s15, s19
 712 009a 1BEE900A 		vmov	r0, s23
 713 009e 84ED019A 		vstr.32	s18, [r4, #4]
 714 00a2 C4ED028A 		vstr.32	s17, [r4, #8]
 715 00a6 84ED039A 		vstr.32	s18, [r4, #12]
 716 00aa FFF7FEFF 		bl	__aeabi_f2d
 717 00ae 8046     		mov	r8, r0
 718 00b0 8946     		mov	r9, r1
 719 00b2 4246     		mov	r2, r8
 720 00b4 4B46     		mov	r3, r9
 721 00b6 1A49     		ldr	r1, .L29
 722 00b8 0020     		movs	r0, #0
 723 00ba FFF7FEFF 		bl	__aeabi_dsub
 724 00be 3246     		mov	r2, r6
 725 00c0 3B46     		mov	r3, r7
 726 00c2 FFF7FEFF 		bl	__aeabi_dmul
 727 00c6 28EE0A8A 		vmul.f32	s16, s16, s20
 728 00ca 4246     		mov	r2, r8
 729 00cc 4B46     		mov	r3, r9
 730 00ce FFF7FEFF 		bl	__aeabi_dadd
 731 00d2 FFF7FEFF 		bl	__aeabi_d2f
 732 00d6 AAEEA98A 		vfma.f32	s16, s21, s19
 733 00da 0346     		mov	r3, r0	@ float
 734 00dc 2361     		str	r3, [r4, #16]	@ float
 735 00de 1BEE100A 		vmov	r0, s22
 736 00e2 C4ED068A 		vstr.32	s17, [r4, #24]
 737 00e6 84ED058A 		vstr.32	s16, [r4, #20]
 738 00ea 84ED078A 		vstr.32	s16, [r4, #28]
 739 00ee FFF7FEFF 		bl	__aeabi_f2d
 740 00f2 8046     		mov	r8, r0
 741 00f4 8946     		mov	r9, r1
ARM GAS  /tmp/ccGVx5Wn.s 			page 14


 742 00f6 4246     		mov	r2, r8
 743 00f8 4B46     		mov	r3, r9
 744 00fa 0949     		ldr	r1, .L29
 745 00fc 0020     		movs	r0, #0
 746 00fe FFF7FEFF 		bl	__aeabi_dsub
 747 0102 3246     		mov	r2, r6
 748 0104 3B46     		mov	r3, r7
 749 0106 FFF7FEFF 		bl	__aeabi_dmul
 750 010a 4246     		mov	r2, r8
 751 010c 4B46     		mov	r3, r9
 752 010e FFF7FEFF 		bl	__aeabi_dadd
 753 0112 FFF7FEFF 		bl	__aeabi_d2f
 754 0116 BDEC0A8B 		vldm	sp!, {d8-d12}
 755 011a 2062     		str	r0, [r4, #32]	@ float
 756 011c BDE8D083 		pop	{r4, r6, r7, r8, r9, pc}
 757              	.L30:
 758              		.align	2
 759              	.L29:
 760 0120 0000F03F 		.word	1072693248
 761              		.size	float_rmat_of_axis_angle, .-float_rmat_of_axis_angle
 762              		.section	.text.float_rmat_of_eulers_321,"ax",%progbits
 763              		.align	1
 764              		.p2align 4,,15
 765              		.global	float_rmat_of_eulers_321
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 769              		.fpu fpv4-sp-d16
 770              		.type	float_rmat_of_eulers_321, %function
 771              	float_rmat_of_eulers_321:
 772              		@ args = 0, pretend = 0, frame = 0
 773              		@ frame_needed = 0, uses_anonymous_args = 0
 774 0000 70B5     		push	{r4, r5, r6, lr}
 775 0002 0E68     		ldr	r6, [r1]	@ float
 776 0004 2DED068B 		vpush.64	{d8, d9, d10}
 777 0008 0446     		mov	r4, r0
 778 000a 3046     		mov	r0, r6	@ float
 779 000c 0D46     		mov	r5, r1
 780 000e FFF7FEFF 		bl	sinf
 781 0012 0346     		mov	r3, r0	@ float
 782 0014 3046     		mov	r0, r6	@ float
 783 0016 09EE103A 		vmov	s18, r3
 784 001a FFF7FEFF 		bl	cosf
 785 001e 6E68     		ldr	r6, [r5, #4]	@ float
 786 0020 08EE900A 		vmov	s17, r0
 787 0024 3046     		mov	r0, r6	@ float
 788 0026 FFF7FEFF 		bl	sinf
 789 002a 0346     		mov	r3, r0	@ float
 790 002c 3046     		mov	r0, r6	@ float
 791 002e 09EE903A 		vmov	s19, r3
 792 0032 FFF7FEFF 		bl	cosf
 793 0036 AD68     		ldr	r5, [r5, #8]	@ float
 794 0038 0AEE100A 		vmov	s20, r0
 795 003c 2846     		mov	r0, r5	@ float
 796 003e FFF7FEFF 		bl	sinf
 797 0042 0346     		mov	r3, r0	@ float
 798 0044 2846     		mov	r0, r5	@ float
ARM GAS  /tmp/ccGVx5Wn.s 			page 15


 799 0046 08EE103A 		vmov	s16, r3
 800 004a FFF7FEFF 		bl	cosf
 801 004e 07EE900A 		vmov	s15, r0
 802 0052 69EE294A 		vmul.f32	s9, s18, s19
 803 0056 28EEA95A 		vmul.f32	s10, s17, s19
 804 005a 28EEA76A 		vmul.f32	s12, s17, s15
 805 005e 27EEC97A 		vnmul.f32	s14, s15, s18
 806 0062 68EE685A 		vnmul.f32	s11, s16, s17
 807 0066 69EE086A 		vmul.f32	s13, s18, s16
 808 006a A4EE886A 		vfma.f32	s12, s9, s16
 809 006e A5EE087A 		vfma.f32	s14, s10, s16
 810 0072 29EE0A9A 		vmul.f32	s18, s18, s20
 811 0076 2AEE088A 		vmul.f32	s16, s20, s16
 812 007a 68EE8A8A 		vmul.f32	s17, s17, s20
 813 007e F1EE699A 		vneg.f32	s19, s19
 814 0082 E4EEA75A 		vfma.f32	s11, s9, s15
 815 0086 E5EE276A 		vfma.f32	s13, s10, s15
 816 008a 84ED018A 		vstr.32	s16, [r4, #4]
 817 008e 6AEE277A 		vmul.f32	s15, s20, s15
 818 0092 C4ED029A 		vstr.32	s19, [r4, #8]
 819 0096 84ED059A 		vstr.32	s18, [r4, #20]
 820 009a C4ED088A 		vstr.32	s17, [r4, #32]
 821 009e BDEC068B 		vldm	sp!, {d8-d10}
 822 00a2 C4ED007A 		vstr.32	s15, [r4]
 823 00a6 C4ED035A 		vstr.32	s11, [r4, #12]
 824 00aa 84ED046A 		vstr.32	s12, [r4, #16]
 825 00ae C4ED066A 		vstr.32	s13, [r4, #24]
 826 00b2 84ED077A 		vstr.32	s14, [r4, #28]
 827 00b6 70BD     		pop	{r4, r5, r6, pc}
 828              		.size	float_rmat_of_eulers_321, .-float_rmat_of_eulers_321
 829              		.section	.text.float_rmat_of_eulers_312,"ax",%progbits
 830              		.align	1
 831              		.p2align 4,,15
 832              		.global	float_rmat_of_eulers_312
 833              		.syntax unified
 834              		.thumb
 835              		.thumb_func
 836              		.fpu fpv4-sp-d16
 837              		.type	float_rmat_of_eulers_312, %function
 838              	float_rmat_of_eulers_312:
 839              		@ args = 0, pretend = 0, frame = 0
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 841 0000 70B5     		push	{r4, r5, r6, lr}
 842 0002 0E68     		ldr	r6, [r1]	@ float
 843 0004 2DED068B 		vpush.64	{d8, d9, d10}
 844 0008 0446     		mov	r4, r0
 845 000a 3046     		mov	r0, r6	@ float
 846 000c 0D46     		mov	r5, r1
 847 000e FFF7FEFF 		bl	sinf
 848 0012 0346     		mov	r3, r0	@ float
 849 0014 3046     		mov	r0, r6	@ float
 850 0016 0AEE103A 		vmov	s20, r3
 851 001a FFF7FEFF 		bl	cosf
 852 001e 6E68     		ldr	r6, [r5, #4]	@ float
 853 0020 08EE900A 		vmov	s17, r0
 854 0024 3046     		mov	r0, r6	@ float
 855 0026 FFF7FEFF 		bl	sinf
ARM GAS  /tmp/ccGVx5Wn.s 			page 16


 856 002a 0346     		mov	r3, r0	@ float
 857 002c 3046     		mov	r0, r6	@ float
 858 002e 09EE103A 		vmov	s18, r3
 859 0032 FFF7FEFF 		bl	cosf
 860 0036 AD68     		ldr	r5, [r5, #8]	@ float
 861 0038 09EE900A 		vmov	s19, r0
 862 003c 2846     		mov	r0, r5	@ float
 863 003e FFF7FEFF 		bl	sinf
 864 0042 0346     		mov	r3, r0	@ float
 865 0044 2846     		mov	r0, r5	@ float
 866 0046 08EE103A 		vmov	s16, r3
 867 004a FFF7FEFF 		bl	cosf
 868 004e 6AEE096A 		vmul.f32	s13, s20, s18
 869 0052 07EE900A 		vmov	s15, r0
 870 0056 2AEE297A 		vmul.f32	s14, s20, s19
 871 005a 68EE665A 		vnmul.f32	s11, s16, s13
 872 005e 27EE086A 		vmul.f32	s12, s14, s16
 873 0062 66EEA76A 		vmul.f32	s13, s13, s15
 874 0066 27EEC77A 		vnmul.f32	s14, s15, s14
 875 006a E9EEA75A 		vfma.f32	s11, s19, s15
 876 006e E9EE886A 		vfma.f32	s13, s19, s16
 877 0072 A9EE276A 		vfma.f32	s12, s18, s15
 878 0076 A9EE087A 		vfma.f32	s14, s18, s16
 879 007a 68EEA77A 		vmul.f32	s15, s17, s15
 880 007e 28EEC99A 		vnmul.f32	s18, s17, s18
 881 0082 28EEC88A 		vnmul.f32	s16, s17, s16
 882 0086 68EEA98A 		vmul.f32	s17, s17, s19
 883 008a 84ED029A 		vstr.32	s18, [r4, #8]
 884 008e 84ED038A 		vstr.32	s16, [r4, #12]
 885 0092 84ED05AA 		vstr.32	s20, [r4, #20]
 886 0096 C4ED088A 		vstr.32	s17, [r4, #32]
 887 009a BDEC068B 		vldm	sp!, {d8-d10}
 888 009e C4ED005A 		vstr.32	s11, [r4]
 889 00a2 C4ED016A 		vstr.32	s13, [r4, #4]
 890 00a6 C4ED047A 		vstr.32	s15, [r4, #16]
 891 00aa 84ED066A 		vstr.32	s12, [r4, #24]
 892 00ae 84ED077A 		vstr.32	s14, [r4, #28]
 893 00b2 70BD     		pop	{r4, r5, r6, pc}
 894              		.size	float_rmat_of_eulers_312, .-float_rmat_of_eulers_312
 895              		.section	.text.float_rmat_of_quat,"ax",%progbits
 896              		.align	1
 897              		.p2align 4,,15
 898              		.global	float_rmat_of_quat
 899              		.syntax unified
 900              		.thumb
 901              		.thumb_func
 902              		.fpu fpv4-sp-d16
 903              		.type	float_rmat_of_quat, %function
 904              	float_rmat_of_quat:
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907 0000 38B5     		push	{r3, r4, r5, lr}
 908 0002 0446     		mov	r4, r0
 909 0004 2DED048B 		vpush.64	{d8, d9}
 910 0008 0868     		ldr	r0, [r1]	@ float
 911 000a 0D46     		mov	r5, r1
 912 000c FFF7FEFF 		bl	__aeabi_f2d
ARM GAS  /tmp/ccGVx5Wn.s 			page 17


 913 0010 35A3     		adr	r3, .L37
 914 0012 D3E90023 		ldrd	r2, [r3]
 915 0016 FFF7FEFF 		bl	__aeabi_dmul
 916 001a FFF7FEFF 		bl	__aeabi_d2f
 917 001e 0346     		mov	r3, r0	@ float
 918 0020 6868     		ldr	r0, [r5, #4]	@ float
 919 0022 08EE103A 		vmov	s16, r3
 920 0026 FFF7FEFF 		bl	__aeabi_f2d
 921 002a 2FA3     		adr	r3, .L37
 922 002c D3E90023 		ldrd	r2, [r3]
 923 0030 FFF7FEFF 		bl	__aeabi_dmul
 924 0034 FFF7FEFF 		bl	__aeabi_d2f
 925 0038 0346     		mov	r3, r0	@ float
 926 003a A868     		ldr	r0, [r5, #8]	@ float
 927 003c 08EE903A 		vmov	s17, r3
 928 0040 FFF7FEFF 		bl	__aeabi_f2d
 929 0044 28A3     		adr	r3, .L37
 930 0046 D3E90023 		ldrd	r2, [r3]
 931 004a FFF7FEFF 		bl	__aeabi_dmul
 932 004e FFF7FEFF 		bl	__aeabi_d2f
 933 0052 0346     		mov	r3, r0	@ float
 934 0054 E868     		ldr	r0, [r5, #12]	@ float
 935 0056 09EE103A 		vmov	s18, r3
 936 005a FFF7FEFF 		bl	__aeabi_f2d
 937 005e 22A3     		adr	r3, .L37
 938 0060 D3E90023 		ldrd	r2, [r3]
 939 0064 FFF7FEFF 		bl	__aeabi_dmul
 940 0068 FFF7FEFF 		bl	__aeabi_d2f
 941 006c BFEE007A 		vmov.f32	s14, #-1.0e+0
 942 0070 07EE900A 		vmov	s15, r0
 943 0074 A8EE087A 		vfma.f32	s14, s16, s16
 944 0078 68EE895A 		vmul.f32	s11, s17, s18
 945 007c 28EEA76A 		vmul.f32	s12, s17, s15
 946 0080 69EE276A 		vmul.f32	s13, s18, s15
 947 0084 B0EE473A 		vmov.f32	s6, s14
 948 0088 F0EE653A 		vmov.f32	s7, s11
 949 008c B0EE464A 		vmov.f32	s8, s12
 950 0090 F0EE474A 		vmov.f32	s9, s14
 951 0094 B0EE665A 		vmov.f32	s10, s13
 952 0098 A8EEA83A 		vfma.f32	s6, s17, s17
 953 009c E8EE273A 		vfma.f32	s7, s16, s15
 954 00a0 A8EE494A 		vfms.f32	s8, s16, s18
 955 00a4 E8EE675A 		vfms.f32	s11, s16, s15
 956 00a8 E9EE094A 		vfma.f32	s9, s18, s18
 957 00ac A8EE285A 		vfma.f32	s10, s16, s17
 958 00b0 A8EE096A 		vfma.f32	s12, s16, s18
 959 00b4 E8EE686A 		vfms.f32	s13, s16, s17
 960 00b8 BDEC048B 		vldm	sp!, {d8-d9}
 961 00bc A7EEA77A 		vfma.f32	s14, s15, s15
 962 00c0 84ED003A 		vstr.32	s6, [r4]
 963 00c4 C4ED013A 		vstr.32	s7, [r4, #4]
 964 00c8 84ED024A 		vstr.32	s8, [r4, #8]
 965 00cc C4ED035A 		vstr.32	s11, [r4, #12]
 966 00d0 C4ED044A 		vstr.32	s9, [r4, #16]
 967 00d4 84ED055A 		vstr.32	s10, [r4, #20]
 968 00d8 84ED066A 		vstr.32	s12, [r4, #24]
 969 00dc C4ED076A 		vstr.32	s13, [r4, #28]
ARM GAS  /tmp/ccGVx5Wn.s 			page 18


 970 00e0 84ED087A 		vstr.32	s14, [r4, #32]
 971 00e4 38BD     		pop	{r3, r4, r5, pc}
 972              	.L38:
 973 00e6 00BF     		.align	3
 974              	.L37:
 975 00e8 CD3B7F66 		.word	1719614413
 976 00ec 9EA0F63F 		.word	1073127582
 977              		.size	float_rmat_of_quat, .-float_rmat_of_quat
 978              		.section	.text.float_rmat_integrate_fi,"ax",%progbits
 979              		.align	1
 980              		.p2align 4,,15
 981              		.global	float_rmat_integrate_fi
 982              		.syntax unified
 983              		.thumb
 984              		.thumb_func
 985              		.fpu fpv4-sp-d16
 986              		.type	float_rmat_integrate_fi, %function
 987              	float_rmat_integrate_fi:
 988              		@ args = 0, pretend = 0, frame = 72
 989              		@ frame_needed = 0, uses_anonymous_args = 0
 990 0000 30B5     		push	{r4, r5, lr}
 991 0002 07EE902A 		vmov	s15, r2
 992 0006 D1ED026A 		vldr.32	s13, [r1, #8]
 993 000a 91ED017A 		vldr.32	s14, [r1, #4]
 994 000e 91ED006A 		vldr.32	s12, [r1]
 995 0012 93B0     		sub	sp, sp, #76
 996 0014 66EEA74A 		vmul.f32	s9, s13, s15
 997 0018 27EEC75A 		vnmul.f32	s10, s15, s14
 998 001c 67EEE66A 		vnmul.f32	s13, s15, s13
 999 0020 66EE275A 		vmul.f32	s11, s12, s15
 1000 0024 27EE277A 		vmul.f32	s14, s14, s15
 1001 0028 67EEC67A 		vnmul.f32	s15, s15, s12
 1002 002c 0146     		mov	r1, r0
 1003 002e 4FF07E53 		mov	r3, #1065353216
 1004 0032 09A8     		add	r0, sp, #36
 1005 0034 6A46     		mov	r2, sp
 1006 0036 0093     		str	r3, [sp]	@ float
 1007 0038 CDED014A 		vstr.32	s9, [sp, #4]
 1008 003c 8DED025A 		vstr.32	s10, [sp, #8]
 1009 0040 CDED036A 		vstr.32	s13, [sp, #12]
 1010 0044 0493     		str	r3, [sp, #16]	@ float
 1011 0046 CDED055A 		vstr.32	s11, [sp, #20]
 1012 004a 8DED067A 		vstr.32	s14, [sp, #24]
 1013 004e CDED077A 		vstr.32	s15, [sp, #28]
 1014 0052 0893     		str	r3, [sp, #32]	@ float
 1015 0054 0446     		mov	r4, r0
 1016 0056 FFF7FEFF 		bl	float_rmat_comp
 1017 005a 11AD     		add	r5, sp, #68
 1018 005c 8C46     		mov	ip, r1
 1019              	.L40:
 1020 005e A646     		mov	lr, r4
 1021 0060 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 1022 0064 AE45     		cmp	lr, r5
 1023 0066 0CF1100C 		add	ip, ip, #16
 1024 006a 04F11004 		add	r4, r4, #16
 1025 006e 4CF8100C 		str	r0, [ip, #-16]	@ unaligned
 1026 0072 4CF80C1C 		str	r1, [ip, #-12]	@ unaligned
ARM GAS  /tmp/ccGVx5Wn.s 			page 19


 1027 0076 4CF8082C 		str	r2, [ip, #-8]	@ unaligned
 1028 007a 4CF8043C 		str	r3, [ip, #-4]	@ unaligned
 1029 007e EED1     		bne	.L40
 1030 0080 2068     		ldr	r0, [r4]
 1031 0082 CCF80000 		str	r0, [ip]	@ unaligned
 1032 0086 13B0     		add	sp, sp, #76
 1033              		@ sp needed
 1034 0088 30BD     		pop	{r4, r5, pc}
 1035              		.size	float_rmat_integrate_fi, .-float_rmat_integrate_fi
 1036 008a 00BF     		.section	.text.float_rmat_reorthogonalize,"ax",%progbits
 1037              		.align	1
 1038              		.p2align 4,,15
 1039              		.global	float_rmat_reorthogonalize
 1040              		.syntax unified
 1041              		.thumb
 1042              		.thumb_func
 1043              		.fpu fpv4-sp-d16
 1044              		.type	float_rmat_reorthogonalize, %function
 1045              	float_rmat_reorthogonalize:
 1046              		@ args = 0, pretend = 0, frame = 0
 1047              		@ frame_needed = 0, uses_anonymous_args = 0
 1048 0000 10B5     		push	{r4, lr}
 1049 0002 D0ED015A 		vldr.32	s11, [r0, #4]
 1050 0006 90ED047A 		vldr.32	s14, [r0, #16]
 1051 000a D0ED007A 		vldr.32	s15, [r0]
 1052 000e D0ED036A 		vldr.32	s13, [r0, #12]
 1053 0012 90ED026A 		vldr.32	s12, [r0, #8]
 1054 0016 2DED0A8B 		vpush.64	{d8, d9, d10, d11, d12}
 1055 001a 25EE878A 		vmul.f32	s16, s11, s14
 1056 001e D0ED058A 		vldr.32	s17, [r0, #20]
 1057 0022 A7EEA68A 		vfma.f32	s16, s15, s13
 1058 0026 0446     		mov	r4, r0
 1059 0028 BEEE005A 		vmov.f32	s10, #-5.0e-1
 1060 002c A6EE288A 		vfma.f32	s16, s12, s17
 1061 0030 F0EE659A 		vmov.f32	s19, s11
 1062 0034 28EE058A 		vmul.f32	s16, s16, s10
 1063 0038 B0EE67AA 		vmov.f32	s20, s15
 1064 003c E7EE089A 		vfma.f32	s19, s14, s16
 1065 0040 A6EE88AA 		vfma.f32	s20, s13, s16
 1066 0044 E7EE886A 		vfma.f32	s13, s15, s16
 1067 0048 69EEA97A 		vmul.f32	s15, s19, s19
 1068 004c B0EE469A 		vmov.f32	s18, s12
 1069 0050 A8EE889A 		vfma.f32	s18, s17, s16
 1070 0054 A5EE887A 		vfma.f32	s14, s11, s16
 1071 0058 E6EE088A 		vfma.f32	s17, s12, s16
 1072 005c EAEE0A7A 		vfma.f32	s15, s20, s20
 1073 0060 66EEE9AA 		vnmul.f32	s21, s13, s19
 1074 0064 F0EE66CA 		vmov.f32	s25, s13
 1075 0068 B0EE47CA 		vmov.f32	s24, s14
 1076 006c 67EE496A 		vnmul.f32	s13, s14, s18
 1077 0070 E9EE097A 		vfma.f32	s15, s18, s18
 1078 0074 28EECA7A 		vnmul.f32	s14, s17, s20
 1079 0078 E9EEA86A 		vfma.f32	s13, s19, s17
 1080 007c A9EE2C7A 		vfma.f32	s14, s18, s25
 1081 0080 B7EE096A 		vmov.f32	s12, #1.5625e+0
 1082 0084 F4EEC67A 		vcmpe.f32	s15, s12
 1083 0088 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
ARM GAS  /tmp/ccGVx5Wn.s 			page 20


 1084 008c EAEE0CAA 		vfma.f32	s21, s20, s24
 1085 0090 F0EE66BA 		vmov.f32	s23, s13
 1086 0094 B0EE47BA 		vmov.f32	s22, s14
 1087 0098 07D5     		bpl	.L44
 1088 009a 9FED6E7A 		vldr.32	s14, .L108
 1089 009e F4EEC77A 		vcmpe.f32	s15, s14
 1090 00a2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1091 00a6 00F3B780 		bgt	.L102
 1092              	.L44:
 1093 00aa 9FED6B7A 		vldr.32	s14, .L108+4
 1094 00ae F4EEC77A 		vcmpe.f32	s15, s14
 1095 00b2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1096 00b6 06D5     		bpl	.L93
 1097 00b8 9FED687A 		vldr.32	s14, .L108+8
 1098 00bc F4EEC77A 		vcmpe.f32	s15, s14
 1099 00c0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1100 00c4 7EDC     		bgt	.L103
 1101              	.L93:
 1102 00c6 9FED666A 		vldr.32	s12, .L108+12
 1103              	.L47:
 1104 00ca 6CEE0C7A 		vmul.f32	s15, s24, s24
 1105 00ce B7EE097A 		vmov.f32	s14, #1.5625e+0
 1106 00d2 ECEEAC7A 		vfma.f32	s15, s25, s25
 1107 00d6 2AEE06AA 		vmul.f32	s20, s20, s12
 1108 00da E8EEA87A 		vfma.f32	s15, s17, s17
 1109 00de 69EE869A 		vmul.f32	s19, s19, s12
 1110 00e2 29EE069A 		vmul.f32	s18, s18, s12
 1111 00e6 F4EEC77A 		vcmpe.f32	s15, s14
 1112 00ea F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1113 00ee 84ED00AA 		vstr.32	s20, [r4]
 1114 00f2 C4ED019A 		vstr.32	s19, [r4, #4]
 1115 00f6 84ED029A 		vstr.32	s18, [r4, #8]
 1116 00fa 06D5     		bpl	.L53
 1117 00fc 9FED557A 		vldr.32	s14, .L108
 1118 0100 F4EEC77A 		vcmpe.f32	s15, s14
 1119 0104 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1120 0108 74DC     		bgt	.L104
 1121              	.L53:
 1122 010a 9FED537A 		vldr.32	s14, .L108+4
 1123 010e F4EEC77A 		vcmpe.f32	s15, s14
 1124 0112 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1125 0116 06D5     		bpl	.L96
 1126 0118 9FED507A 		vldr.32	s14, .L108+8
 1127 011c F4EEC77A 		vcmpe.f32	s15, s14
 1128 0120 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1129 0124 5ADC     		bgt	.L105
 1130              	.L96:
 1131 0126 9FED4E6A 		vldr.32	s12, .L108+12
 1132              	.L56:
 1133 012a 6BEE0B7A 		vmul.f32	s15, s22, s22
 1134 012e 6CEE866A 		vmul.f32	s13, s25, s12
 1135 0132 EBEEAB7A 		vfma.f32	s15, s23, s23
 1136 0136 2CEE067A 		vmul.f32	s14, s24, s12
 1137 013a EAEEAA7A 		vfma.f32	s15, s21, s21
 1138 013e 68EE868A 		vmul.f32	s17, s17, s12
 1139 0142 B7EE096A 		vmov.f32	s12, #1.5625e+0
 1140 0146 F4EEC67A 		vcmpe.f32	s15, s12
ARM GAS  /tmp/ccGVx5Wn.s 			page 21


 1141 014a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1142 014e C4ED036A 		vstr.32	s13, [r4, #12]
 1143 0152 84ED047A 		vstr.32	s14, [r4, #16]
 1144 0156 C4ED058A 		vstr.32	s17, [r4, #20]
 1145 015a 06D5     		bpl	.L62
 1146 015c 9FED3D7A 		vldr.32	s14, .L108
 1147 0160 F4EEC77A 		vcmpe.f32	s15, s14
 1148 0164 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1149 0168 4DDC     		bgt	.L106
 1150              	.L62:
 1151 016a 9FED3B7A 		vldr.32	s14, .L108+4
 1152 016e F4EEC77A 		vcmpe.f32	s15, s14
 1153 0172 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1154 0176 06D5     		bpl	.L99
 1155 0178 9FED387A 		vldr.32	s14, .L108+8
 1156 017c F4EEC77A 		vcmpe.f32	s15, s14
 1157 0180 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1158 0184 12DC     		bgt	.L107
 1159              	.L99:
 1160 0186 9FED366A 		vldr.32	s12, .L108+12
 1161              	.L65:
 1162 018a 6BEE866A 		vmul.f32	s13, s23, s12
 1163 018e 2BEE067A 		vmul.f32	s14, s22, s12
 1164 0192 6AEE867A 		vmul.f32	s15, s21, s12
 1165 0196 18EE100A 		vmov	r0, s16
 1166 019a BDEC0A8B 		vldm	sp!, {d8-d12}
 1167 019e C4ED066A 		vstr.32	s13, [r4, #24]
 1168 01a2 84ED077A 		vstr.32	s14, [r4, #28]
 1169 01a6 C4ED087A 		vstr.32	s15, [r4, #32]
 1170 01aa 10BD     		pop	{r4, pc}
 1171              	.L107:
 1172 01ac F5EE407A 		vcmp.f32	s15, #0
 1173 01b0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1174 01b4 39D4     		bmi	.L100
 1175 01b6 B1EEE77A 		vsqrt.f32	s14, s15
 1176              	.L70:
 1177 01ba F7EE007A 		vmov.f32	s15, #1.0e+0
 1178 01be 87EE876A 		vdiv.f32	s12, s15, s14
 1179 01c2 E2E7     		b	.L65
 1180              	.L103:
 1181 01c4 F5EE407A 		vcmp.f32	s15, #0
 1182 01c8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1183 01cc 3BD4     		bmi	.L94
 1184 01ce B1EEE77A 		vsqrt.f32	s14, s15
 1185              	.L52:
 1186 01d2 F7EE007A 		vmov.f32	s15, #1.0e+0
 1187 01d6 87EE876A 		vdiv.f32	s12, s15, s14
 1188 01da 76E7     		b	.L47
 1189              	.L105:
 1190 01dc F5EE407A 		vcmp.f32	s15, #0
 1191 01e0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1192 01e4 28D4     		bmi	.L97
 1193 01e6 B1EEE77A 		vsqrt.f32	s14, s15
 1194              	.L61:
 1195 01ea F7EE007A 		vmov.f32	s15, #1.0e+0
 1196 01ee 87EE876A 		vdiv.f32	s12, s15, s14
 1197 01f2 9AE7     		b	.L56
ARM GAS  /tmp/ccGVx5Wn.s 			page 22


 1198              	.L104:
 1199 01f4 B0EE086A 		vmov.f32	s12, #3.0e+0
 1200 01f8 36EE676A 		vsub.f32	s12, s12, s15
 1201 01fc F6EE007A 		vmov.f32	s15, #5.0e-1
 1202 0200 26EE276A 		vmul.f32	s12, s12, s15
 1203 0204 91E7     		b	.L56
 1204              	.L106:
 1205 0206 B0EE086A 		vmov.f32	s12, #3.0e+0
 1206 020a 36EE676A 		vsub.f32	s12, s12, s15
 1207 020e F6EE007A 		vmov.f32	s15, #5.0e-1
 1208 0212 26EE276A 		vmul.f32	s12, s12, s15
 1209 0216 B8E7     		b	.L65
 1210              	.L102:
 1211 0218 B0EE086A 		vmov.f32	s12, #3.0e+0
 1212 021c 36EE676A 		vsub.f32	s12, s12, s15
 1213 0220 F6EE007A 		vmov.f32	s15, #5.0e-1
 1214 0224 26EE276A 		vmul.f32	s12, s12, s15
 1215 0228 4FE7     		b	.L47
 1216              	.L100:
 1217 022a 17EE900A 		vmov	r0, s15
 1218 022e FFF7FEFF 		bl	sqrtf
 1219 0232 07EE100A 		vmov	s14, r0
 1220 0236 C0E7     		b	.L70
 1221              	.L97:
 1222 0238 17EE900A 		vmov	r0, s15
 1223 023c FFF7FEFF 		bl	sqrtf
 1224 0240 07EE100A 		vmov	s14, r0
 1225 0244 D1E7     		b	.L61
 1226              	.L94:
 1227 0246 17EE900A 		vmov	r0, s15
 1228 024a FFF7FEFF 		bl	sqrtf
 1229 024e 07EE100A 		vmov	s14, r0
 1230 0252 BEE7     		b	.L52
 1231              	.L109:
 1232              		.align	2
 1233              	.L108:
 1234 0254 0AD7233F 		.word	1059313418
 1235 0258 0000C842 		.word	1120403456
 1236 025c 0AD7233C 		.word	1008981770
 1237 0260 00000000 		.word	0
 1238              		.size	float_rmat_reorthogonalize, .-float_rmat_reorthogonalize
 1239              		.section	.text.float_quat_comp,"ax",%progbits
 1240              		.align	1
 1241              		.p2align 4,,15
 1242              		.global	float_quat_comp
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1246              		.fpu fpv4-sp-d16
 1247              		.type	float_quat_comp, %function
 1248              	float_quat_comp:
 1249              		@ args = 0, pretend = 0, frame = 0
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 1251              		@ link register save eliminated.
 1252 0000 D2ED013A 		vldr.32	s7, [r2, #4]
 1253 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 1254 0008 91ED006A 		vldr.32	s12, [r1]
ARM GAS  /tmp/ccGVx5Wn.s 			page 23


 1255 000c D2ED006A 		vldr.32	s13, [r2]
 1256 0010 D1ED024A 		vldr.32	s9, [r1, #8]
 1257 0014 92ED024A 		vldr.32	s8, [r2, #8]
 1258 0018 23EEE77A 		vnmul.f32	s14, s7, s15
 1259 001c A6EE267A 		vfma.f32	s14, s12, s13
 1260 0020 D1ED036A 		vldr.32	s13, [r1, #12]
 1261 0024 92ED036A 		vldr.32	s12, [r2, #12]
 1262 0028 A4EEC47A 		vfms.f32	s14, s9, s8
 1263 002c A6EEC67A 		vfms.f32	s14, s13, s12
 1264 0030 80ED007A 		vstr.32	s14, [r0]
 1265 0034 D2ED005A 		vldr.32	s11, [r2]
 1266 0038 91ED005A 		vldr.32	s10, [r1]
 1267 003c 67EEA57A 		vmul.f32	s15, s15, s11
 1268 0040 E3EE857A 		vfma.f32	s15, s7, s10
 1269 0044 E4EE867A 		vfma.f32	s15, s9, s12
 1270 0048 E4EE667A 		vfms.f32	s15, s8, s13
 1271 004c C0ED017A 		vstr.32	s15, [r0, #4]
 1272 0050 D1ED017A 		vldr.32	s15, [r1, #4]
 1273 0054 D2ED013A 		vldr.32	s7, [r2, #4]
 1274 0058 27EEC67A 		vnmul.f32	s14, s15, s12
 1275 005c A4EE057A 		vfma.f32	s14, s8, s10
 1276 0060 A4EEA57A 		vfma.f32	s14, s9, s11
 1277 0064 A6EEA37A 		vfma.f32	s14, s13, s7
 1278 0068 80ED027A 		vstr.32	s14, [r0, #8]
 1279 006c D2ED024A 		vldr.32	s9, [r2, #8]
 1280 0070 91ED027A 		vldr.32	s14, [r1, #8]
 1281 0074 67EEA47A 		vmul.f32	s15, s15, s9
 1282 0078 E6EE057A 		vfma.f32	s15, s12, s10
 1283 007c E3EEC77A 		vfms.f32	s15, s7, s14
 1284 0080 E6EEA57A 		vfma.f32	s15, s13, s11
 1285 0084 C0ED037A 		vstr.32	s15, [r0, #12]
 1286 0088 7047     		bx	lr
 1287              		.size	float_quat_comp, .-float_quat_comp
 1288 008a 00BF     		.section	.text.float_quat_comp_inv,"ax",%progbits
 1289              		.align	1
 1290              		.p2align 4,,15
 1291              		.global	float_quat_comp_inv
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1295              		.fpu fpv4-sp-d16
 1296              		.type	float_quat_comp_inv, %function
 1297              	float_quat_comp_inv:
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300              		@ link register save eliminated.
 1301 0000 D2ED013A 		vldr.32	s7, [r2, #4]
 1302 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 1303 0008 91ED006A 		vldr.32	s12, [r1]
 1304 000c D2ED006A 		vldr.32	s13, [r2]
 1305 0010 D1ED024A 		vldr.32	s9, [r1, #8]
 1306 0014 92ED024A 		vldr.32	s8, [r2, #8]
 1307 0018 27EEA37A 		vmul.f32	s14, s15, s7
 1308 001c A6EE267A 		vfma.f32	s14, s12, s13
 1309 0020 D1ED036A 		vldr.32	s13, [r1, #12]
 1310 0024 92ED036A 		vldr.32	s12, [r2, #12]
 1311 0028 A4EE847A 		vfma.f32	s14, s9, s8
ARM GAS  /tmp/ccGVx5Wn.s 			page 24


 1312 002c A6EE867A 		vfma.f32	s14, s13, s12
 1313 0030 80ED007A 		vstr.32	s14, [r0]
 1314 0034 D2ED005A 		vldr.32	s11, [r2]
 1315 0038 91ED005A 		vldr.32	s10, [r1]
 1316 003c 67EEA57A 		vmul.f32	s15, s15, s11
 1317 0040 E5EE637A 		vfms.f32	s15, s10, s7
 1318 0044 E4EEC67A 		vfms.f32	s15, s9, s12
 1319 0048 E4EE267A 		vfma.f32	s15, s8, s13
 1320 004c C0ED017A 		vstr.32	s15, [r0, #4]
 1321 0050 91ED013A 		vldr.32	s6, [r1, #4]
 1322 0054 D2ED013A 		vldr.32	s7, [r2, #4]
 1323 0058 26EE037A 		vmul.f32	s14, s12, s6
 1324 005c A5EE447A 		vfms.f32	s14, s10, s8
 1325 0060 A4EEA57A 		vfma.f32	s14, s9, s11
 1326 0064 A6EEE37A 		vfms.f32	s14, s13, s7
 1327 0068 80ED027A 		vstr.32	s14, [r0, #8]
 1328 006c D2ED027A 		vldr.32	s15, [r2, #8]
 1329 0070 91ED027A 		vldr.32	s14, [r1, #8]
 1330 0074 67EEC37A 		vnmul.f32	s15, s15, s6
 1331 0078 E5EE467A 		vfms.f32	s15, s10, s12
 1332 007c E3EE877A 		vfma.f32	s15, s7, s14
 1333 0080 E6EEA57A 		vfma.f32	s15, s13, s11
 1334 0084 C0ED037A 		vstr.32	s15, [r0, #12]
 1335 0088 7047     		bx	lr
 1336              		.size	float_quat_comp_inv, .-float_quat_comp_inv
 1337 008a 00BF     		.section	.text.float_quat_inv_comp,"ax",%progbits
 1338              		.align	1
 1339              		.p2align 4,,15
 1340              		.global	float_quat_inv_comp
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1344              		.fpu fpv4-sp-d16
 1345              		.type	float_quat_inv_comp, %function
 1346              	float_quat_inv_comp:
 1347              		@ args = 0, pretend = 0, frame = 0
 1348              		@ frame_needed = 0, uses_anonymous_args = 0
 1349              		@ link register save eliminated.
 1350 0000 D2ED013A 		vldr.32	s7, [r2, #4]
 1351 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 1352 0008 91ED006A 		vldr.32	s12, [r1]
 1353 000c D2ED006A 		vldr.32	s13, [r2]
 1354 0010 D1ED024A 		vldr.32	s9, [r1, #8]
 1355 0014 92ED024A 		vldr.32	s8, [r2, #8]
 1356 0018 27EEA37A 		vmul.f32	s14, s15, s7
 1357 001c A6EE267A 		vfma.f32	s14, s12, s13
 1358 0020 D1ED036A 		vldr.32	s13, [r1, #12]
 1359 0024 92ED036A 		vldr.32	s12, [r2, #12]
 1360 0028 A4EE847A 		vfma.f32	s14, s9, s8
 1361 002c A6EE867A 		vfma.f32	s14, s13, s12
 1362 0030 80ED007A 		vstr.32	s14, [r0]
 1363 0034 D2ED005A 		vldr.32	s11, [r2]
 1364 0038 91ED005A 		vldr.32	s10, [r1]
 1365 003c 65EEE77A 		vnmul.f32	s15, s11, s15
 1366 0040 E3EE857A 		vfma.f32	s15, s7, s10
 1367 0044 E4EEC67A 		vfms.f32	s15, s9, s12
 1368 0048 E4EE267A 		vfma.f32	s15, s8, s13
ARM GAS  /tmp/ccGVx5Wn.s 			page 25


 1369 004c C0ED017A 		vstr.32	s15, [r0, #4]
 1370 0050 91ED013A 		vldr.32	s6, [r1, #4]
 1371 0054 D2ED013A 		vldr.32	s7, [r2, #4]
 1372 0058 26EE037A 		vmul.f32	s14, s12, s6
 1373 005c A4EE057A 		vfma.f32	s14, s8, s10
 1374 0060 A4EEE57A 		vfms.f32	s14, s9, s11
 1375 0064 A6EEE37A 		vfms.f32	s14, s13, s7
 1376 0068 80ED027A 		vstr.32	s14, [r0, #8]
 1377 006c D2ED027A 		vldr.32	s15, [r2, #8]
 1378 0070 91ED027A 		vldr.32	s14, [r1, #8]
 1379 0074 67EEC37A 		vnmul.f32	s15, s15, s6
 1380 0078 E6EE057A 		vfma.f32	s15, s12, s10
 1381 007c E3EE877A 		vfma.f32	s15, s7, s14
 1382 0080 E6EEE57A 		vfms.f32	s15, s13, s11
 1383 0084 C0ED037A 		vstr.32	s15, [r0, #12]
 1384 0088 7047     		bx	lr
 1385              		.size	float_quat_inv_comp, .-float_quat_inv_comp
 1386 008a 00BF     		.section	.text.float_quat_comp_norm_shortest,"ax",%progbits
 1387              		.align	1
 1388              		.p2align 4,,15
 1389              		.global	float_quat_comp_norm_shortest
 1390              		.syntax unified
 1391              		.thumb
 1392              		.thumb_func
 1393              		.fpu fpv4-sp-d16
 1394              		.type	float_quat_comp_norm_shortest, %function
 1395              	float_quat_comp_norm_shortest:
 1396              		@ args = 0, pretend = 0, frame = 0
 1397              		@ frame_needed = 0, uses_anonymous_args = 0
 1398 0000 10B5     		push	{r4, lr}
 1399 0002 FFF7FEFF 		bl	float_quat_comp
 1400 0006 90ED007A 		vldr.32	s14, [r0]
 1401 000a D0ED017A 		vldr.32	s15, [r0, #4]
 1402 000e 90ED026A 		vldr.32	s12, [r0, #8]
 1403 0012 D0ED036A 		vldr.32	s13, [r0, #12]
 1404 0016 B5EEC07A 		vcmpe.f32	s14, #0
 1405 001a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1406 001e 0446     		mov	r4, r0
 1407 0020 0FD5     		bpl	.L115
 1408 0022 B1EE477A 		vneg.f32	s14, s14
 1409 0026 F1EE677A 		vneg.f32	s15, s15
 1410 002a B1EE466A 		vneg.f32	s12, s12
 1411 002e F1EE666A 		vneg.f32	s13, s13
 1412 0032 80ED007A 		vstr.32	s14, [r0]
 1413 0036 C0ED017A 		vstr.32	s15, [r0, #4]
 1414 003a 80ED026A 		vstr.32	s12, [r0, #8]
 1415 003e C0ED036A 		vstr.32	s13, [r0, #12]
 1416              	.L115:
 1417 0042 67EEA77A 		vmul.f32	s15, s15, s15
 1418 0046 E7EE077A 		vfma.f32	s15, s14, s14
 1419 004a E6EE067A 		vfma.f32	s15, s12, s12
 1420 004e E6EEA67A 		vfma.f32	s15, s13, s13
 1421 0052 F5EE407A 		vcmp.f32	s15, #0
 1422 0056 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1423 005a 21D4     		bmi	.L123
 1424 005c B1EEE77A 		vsqrt.f32	s14, s15
 1425              	.L118:
ARM GAS  /tmp/ccGVx5Wn.s 			page 26


 1426 0060 DFED137A 		vldr.32	s15, .L125
 1427 0064 B4EEE77A 		vcmpe.f32	s14, s15
 1428 0068 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1429 006c 17DD     		ble	.L113
 1430 006e 94ED006A 		vldr.32	s12, [r4]
 1431 0072 D4ED016A 		vldr.32	s13, [r4, #4]
 1432 0076 D4ED027A 		vldr.32	s15, [r4, #8]
 1433 007a 94ED035A 		vldr.32	s10, [r4, #12]
 1434 007e C6EE075A 		vdiv.f32	s11, s12, s14
 1435 0082 86EE876A 		vdiv.f32	s12, s13, s14
 1436 0086 C7EE876A 		vdiv.f32	s13, s15, s14
 1437 008a C5EE077A 		vdiv.f32	s15, s10, s14
 1438 008e C4ED005A 		vstr.32	s11, [r4]
 1439 0092 84ED016A 		vstr.32	s12, [r4, #4]
 1440 0096 C4ED026A 		vstr.32	s13, [r4, #8]
 1441 009a C4ED037A 		vstr.32	s15, [r4, #12]
 1442              	.L113:
 1443 009e 10BD     		pop	{r4, pc}
 1444              	.L123:
 1445 00a0 17EE900A 		vmov	r0, s15
 1446 00a4 FFF7FEFF 		bl	sqrtf
 1447 00a8 07EE100A 		vmov	s14, r0
 1448 00ac D8E7     		b	.L118
 1449              	.L126:
 1450 00ae 00BF     		.align	2
 1451              	.L125:
 1452 00b0 00008000 		.word	8388608
 1453              		.size	float_quat_comp_norm_shortest, .-float_quat_comp_norm_shortest
 1454              		.section	.text.float_quat_comp_inv_norm_shortest,"ax",%progbits
 1455              		.align	1
 1456              		.p2align 4,,15
 1457              		.global	float_quat_comp_inv_norm_shortest
 1458              		.syntax unified
 1459              		.thumb
 1460              		.thumb_func
 1461              		.fpu fpv4-sp-d16
 1462              		.type	float_quat_comp_inv_norm_shortest, %function
 1463              	float_quat_comp_inv_norm_shortest:
 1464              		@ args = 0, pretend = 0, frame = 0
 1465              		@ frame_needed = 0, uses_anonymous_args = 0
 1466 0000 10B5     		push	{r4, lr}
 1467 0002 FFF7FEFF 		bl	float_quat_comp_inv
 1468 0006 90ED007A 		vldr.32	s14, [r0]
 1469 000a D0ED017A 		vldr.32	s15, [r0, #4]
 1470 000e 90ED026A 		vldr.32	s12, [r0, #8]
 1471 0012 D0ED036A 		vldr.32	s13, [r0, #12]
 1472 0016 B5EEC07A 		vcmpe.f32	s14, #0
 1473 001a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1474 001e 0446     		mov	r4, r0
 1475 0020 0FD5     		bpl	.L129
 1476 0022 B1EE477A 		vneg.f32	s14, s14
 1477 0026 F1EE677A 		vneg.f32	s15, s15
 1478 002a B1EE466A 		vneg.f32	s12, s12
 1479 002e F1EE666A 		vneg.f32	s13, s13
 1480 0032 80ED007A 		vstr.32	s14, [r0]
 1481 0036 C0ED017A 		vstr.32	s15, [r0, #4]
 1482 003a 80ED026A 		vstr.32	s12, [r0, #8]
ARM GAS  /tmp/ccGVx5Wn.s 			page 27


 1483 003e C0ED036A 		vstr.32	s13, [r0, #12]
 1484              	.L129:
 1485 0042 67EEA77A 		vmul.f32	s15, s15, s15
 1486 0046 E7EE077A 		vfma.f32	s15, s14, s14
 1487 004a E6EE067A 		vfma.f32	s15, s12, s12
 1488 004e E6EEA67A 		vfma.f32	s15, s13, s13
 1489 0052 F5EE407A 		vcmp.f32	s15, #0
 1490 0056 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1491 005a 21D4     		bmi	.L137
 1492 005c B1EEE77A 		vsqrt.f32	s14, s15
 1493              	.L132:
 1494 0060 DFED137A 		vldr.32	s15, .L139
 1495 0064 B4EEE77A 		vcmpe.f32	s14, s15
 1496 0068 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1497 006c 17DD     		ble	.L127
 1498 006e 94ED006A 		vldr.32	s12, [r4]
 1499 0072 D4ED016A 		vldr.32	s13, [r4, #4]
 1500 0076 D4ED027A 		vldr.32	s15, [r4, #8]
 1501 007a 94ED035A 		vldr.32	s10, [r4, #12]
 1502 007e C6EE075A 		vdiv.f32	s11, s12, s14
 1503 0082 86EE876A 		vdiv.f32	s12, s13, s14
 1504 0086 C7EE876A 		vdiv.f32	s13, s15, s14
 1505 008a C5EE077A 		vdiv.f32	s15, s10, s14
 1506 008e C4ED005A 		vstr.32	s11, [r4]
 1507 0092 84ED016A 		vstr.32	s12, [r4, #4]
 1508 0096 C4ED026A 		vstr.32	s13, [r4, #8]
 1509 009a C4ED037A 		vstr.32	s15, [r4, #12]
 1510              	.L127:
 1511 009e 10BD     		pop	{r4, pc}
 1512              	.L137:
 1513 00a0 17EE900A 		vmov	r0, s15
 1514 00a4 FFF7FEFF 		bl	sqrtf
 1515 00a8 07EE100A 		vmov	s14, r0
 1516 00ac D8E7     		b	.L132
 1517              	.L140:
 1518 00ae 00BF     		.align	2
 1519              	.L139:
 1520 00b0 00008000 		.word	8388608
 1521              		.size	float_quat_comp_inv_norm_shortest, .-float_quat_comp_inv_norm_shortest
 1522              		.section	.text.float_quat_inv_comp_norm_shortest,"ax",%progbits
 1523              		.align	1
 1524              		.p2align 4,,15
 1525              		.global	float_quat_inv_comp_norm_shortest
 1526              		.syntax unified
 1527              		.thumb
 1528              		.thumb_func
 1529              		.fpu fpv4-sp-d16
 1530              		.type	float_quat_inv_comp_norm_shortest, %function
 1531              	float_quat_inv_comp_norm_shortest:
 1532              		@ args = 0, pretend = 0, frame = 0
 1533              		@ frame_needed = 0, uses_anonymous_args = 0
 1534 0000 10B5     		push	{r4, lr}
 1535 0002 FFF7FEFF 		bl	float_quat_inv_comp
 1536 0006 90ED007A 		vldr.32	s14, [r0]
 1537 000a D0ED017A 		vldr.32	s15, [r0, #4]
 1538 000e 90ED026A 		vldr.32	s12, [r0, #8]
 1539 0012 D0ED036A 		vldr.32	s13, [r0, #12]
ARM GAS  /tmp/ccGVx5Wn.s 			page 28


 1540 0016 B5EEC07A 		vcmpe.f32	s14, #0
 1541 001a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1542 001e 0446     		mov	r4, r0
 1543 0020 0FD5     		bpl	.L143
 1544 0022 B1EE477A 		vneg.f32	s14, s14
 1545 0026 F1EE677A 		vneg.f32	s15, s15
 1546 002a B1EE466A 		vneg.f32	s12, s12
 1547 002e F1EE666A 		vneg.f32	s13, s13
 1548 0032 80ED007A 		vstr.32	s14, [r0]
 1549 0036 C0ED017A 		vstr.32	s15, [r0, #4]
 1550 003a 80ED026A 		vstr.32	s12, [r0, #8]
 1551 003e C0ED036A 		vstr.32	s13, [r0, #12]
 1552              	.L143:
 1553 0042 67EEA77A 		vmul.f32	s15, s15, s15
 1554 0046 E7EE077A 		vfma.f32	s15, s14, s14
 1555 004a E6EE067A 		vfma.f32	s15, s12, s12
 1556 004e E6EEA67A 		vfma.f32	s15, s13, s13
 1557 0052 F5EE407A 		vcmp.f32	s15, #0
 1558 0056 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1559 005a 21D4     		bmi	.L151
 1560 005c B1EEE77A 		vsqrt.f32	s14, s15
 1561              	.L146:
 1562 0060 DFED137A 		vldr.32	s15, .L153
 1563 0064 B4EEE77A 		vcmpe.f32	s14, s15
 1564 0068 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1565 006c 17DD     		ble	.L141
 1566 006e 94ED006A 		vldr.32	s12, [r4]
 1567 0072 D4ED016A 		vldr.32	s13, [r4, #4]
 1568 0076 D4ED027A 		vldr.32	s15, [r4, #8]
 1569 007a 94ED035A 		vldr.32	s10, [r4, #12]
 1570 007e C6EE075A 		vdiv.f32	s11, s12, s14
 1571 0082 86EE876A 		vdiv.f32	s12, s13, s14
 1572 0086 C7EE876A 		vdiv.f32	s13, s15, s14
 1573 008a C5EE077A 		vdiv.f32	s15, s10, s14
 1574 008e C4ED005A 		vstr.32	s11, [r4]
 1575 0092 84ED016A 		vstr.32	s12, [r4, #4]
 1576 0096 C4ED026A 		vstr.32	s13, [r4, #8]
 1577 009a C4ED037A 		vstr.32	s15, [r4, #12]
 1578              	.L141:
 1579 009e 10BD     		pop	{r4, pc}
 1580              	.L151:
 1581 00a0 17EE900A 		vmov	r0, s15
 1582 00a4 FFF7FEFF 		bl	sqrtf
 1583 00a8 07EE100A 		vmov	s14, r0
 1584 00ac D8E7     		b	.L146
 1585              	.L154:
 1586 00ae 00BF     		.align	2
 1587              	.L153:
 1588 00b0 00008000 		.word	8388608
 1589              		.size	float_quat_inv_comp_norm_shortest, .-float_quat_inv_comp_norm_shortest
 1590              		.global	__aeabi_dcmplt
 1591              		.section	.text.float_quat_differential,"ax",%progbits
 1592              		.align	1
 1593              		.p2align 4,,15
 1594              		.global	float_quat_differential
 1595              		.syntax unified
 1596              		.thumb
ARM GAS  /tmp/ccGVx5Wn.s 			page 29


 1597              		.thumb_func
 1598              		.fpu fpv4-sp-d16
 1599              		.type	float_quat_differential, %function
 1600              	float_quat_differential:
 1601              		@ args = 0, pretend = 0, frame = 0
 1602              		@ frame_needed = 0, uses_anonymous_args = 0
 1603 0000 D1ED017A 		vldr.32	s15, [r1, #4]
 1604 0004 D1ED006A 		vldr.32	s13, [r1]
 1605 0008 91ED027A 		vldr.32	s14, [r1, #8]
 1606 000c 67EEA77A 		vmul.f32	s15, s15, s15
 1607 0010 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1608 0012 E6EEA67A 		vfma.f32	s15, s13, s13
 1609 0016 0C46     		mov	r4, r1
 1610 0018 0546     		mov	r5, r0
 1611 001a 2DED028B 		vpush.64	{d8}
 1612 001e E7EE077A 		vfma.f32	s15, s14, s14
 1613 0022 08EE902A 		vmov	s17, r2
 1614 0026 F5EE407A 		vcmp.f32	s15, #0
 1615 002a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1616 002e 4AD4     		bmi	.L164
 1617 0030 B1EEE78A 		vsqrt.f32	s16, s15
 1618              	.L158:
 1619 0034 18EE100A 		vmov	r0, s16
 1620 0038 FFF7FEFF 		bl	__aeabi_f2d
 1621 003c 27A3     		adr	r3, .L167+4
 1622 003e D3E90023 		ldrd	r2, [r3]
 1623 0042 FFF7FEFF 		bl	__aeabi_dcmplt
 1624 0046 48B1     		cbz	r0, .L165
 1625 0048 BDEC028B 		vldm	sp!, {d8}
 1626 004c 0023     		movs	r3, #0
 1627 004e 4FF07E52 		mov	r2, #1065353216
 1628 0052 2A60     		str	r2, [r5]	@ float
 1629 0054 6B60     		str	r3, [r5, #4]	@ float
 1630 0056 AB60     		str	r3, [r5, #8]	@ float
 1631 0058 EB60     		str	r3, [r5, #12]	@ float
 1632 005a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1633              	.L165:
 1634 005c 68EE887A 		vmul.f32	s15, s17, s16
 1635 0060 17EE900A 		vmov	r0, s15
 1636 0064 FFF7FEFF 		bl	__aeabi_f2d
 1637 0068 0022     		movs	r2, #0
 1638 006a 1B4B     		ldr	r3, .L167
 1639 006c FFF7FEFF 		bl	__aeabi_dmul
 1640 0070 0646     		mov	r6, r0
 1641 0072 0F46     		mov	r7, r1
 1642 0074 FFF7FEFF 		bl	sin
 1643 0078 FFF7FEFF 		bl	__aeabi_d2f
 1644 007c 3946     		mov	r1, r7
 1645 007e 0346     		mov	r3, r0	@ float
 1646 0080 3046     		mov	r0, r6
 1647 0082 08EE903A 		vmov	s17, r3
 1648 0086 FFF7FEFF 		bl	cos
 1649 008a FFF7FEFF 		bl	__aeabi_d2f
 1650 008e 94ED007A 		vldr.32	s14, [r4]
 1651 0092 D4ED017A 		vldr.32	s15, [r4, #4]
 1652 0096 94ED026A 		vldr.32	s12, [r4, #8]
 1653 009a 2860     		str	r0, [r5]	@ float
ARM GAS  /tmp/ccGVx5Wn.s 			page 30


 1654 009c C7EE086A 		vdiv.f32	s13, s14, s16
 1655 00a0 87EE887A 		vdiv.f32	s14, s15, s16
 1656 00a4 C6EE087A 		vdiv.f32	s15, s12, s16
 1657 00a8 66EEA86A 		vmul.f32	s13, s13, s17
 1658 00ac 27EE287A 		vmul.f32	s14, s14, s17
 1659 00b0 67EEA88A 		vmul.f32	s17, s15, s17
 1660 00b4 C5ED016A 		vstr.32	s13, [r5, #4]
 1661 00b8 C5ED038A 		vstr.32	s17, [r5, #12]
 1662 00bc BDEC028B 		vldm	sp!, {d8}
 1663 00c0 85ED027A 		vstr.32	s14, [r5, #8]
 1664 00c4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1665              	.L164:
 1666 00c6 17EE900A 		vmov	r0, s15
 1667 00ca FFF7FEFF 		bl	sqrtf
 1668 00ce 08EE100A 		vmov	s16, r0
 1669 00d2 AFE7     		b	.L158
 1670              	.L168:
 1671 00d4 AFF30080 		.align	3
 1672              	.L167:
 1673 00d8 0000E03F 		.word	1071644672
 1674 00dc 3A8C30E2 		.word	-500134854
 1675 00e0 8E79453E 		.word	1044740494
 1676              		.size	float_quat_differential, .-float_quat_differential
 1677              		.section	.text.float_quat_integrate_fi,"ax",%progbits
 1678              		.align	1
 1679              		.p2align 4,,15
 1680              		.global	float_quat_integrate_fi
 1681              		.syntax unified
 1682              		.thumb
 1683              		.thumb_func
 1684              		.fpu fpv4-sp-d16
 1685              		.type	float_quat_integrate_fi, %function
 1686              	float_quat_integrate_fi:
 1687              		@ args = 0, pretend = 0, frame = 0
 1688              		@ frame_needed = 0, uses_anonymous_args = 0
 1689 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1690 0002 0446     		mov	r4, r0
 1691 0004 2DED068B 		vpush.64	{d8, d9, d10}
 1692 0008 1046     		mov	r0, r2	@ float
 1693 000a 0D46     		mov	r5, r1
 1694 000c FFF7FEFF 		bl	__aeabi_f2d
 1695 0010 2E4B     		ldr	r3, .L171
 1696 0012 D4ED00AA 		vldr.32	s21, [r4]
 1697 0016 94ED018A 		vldr.32	s16, [r4, #4]
 1698 001a 94ED02AA 		vldr.32	s20, [r4, #8]
 1699 001e D4ED039A 		vldr.32	s19, [r4, #12]
 1700 0022 0022     		movs	r2, #0
 1701 0024 FFF7FEFF 		bl	__aeabi_dmul
 1702 0028 0646     		mov	r6, r0
 1703 002a 0F46     		mov	r7, r1
 1704 002c 2868     		ldr	r0, [r5]	@ float
 1705 002e FFF7FEFF 		bl	__aeabi_f2d
 1706 0032 3246     		mov	r2, r6
 1707 0034 3B46     		mov	r3, r7
 1708 0036 FFF7FEFF 		bl	__aeabi_dmul
 1709 003a FFF7FEFF 		bl	__aeabi_d2f
 1710 003e 08EE900A 		vmov	s17, r0
ARM GAS  /tmp/ccGVx5Wn.s 			page 31


 1711 0042 6868     		ldr	r0, [r5, #4]	@ float
 1712 0044 FFF7FEFF 		bl	__aeabi_f2d
 1713 0048 3246     		mov	r2, r6
 1714 004a 3B46     		mov	r3, r7
 1715 004c FFF7FEFF 		bl	__aeabi_dmul
 1716 0050 FFF7FEFF 		bl	__aeabi_d2f
 1717 0054 0346     		mov	r3, r0	@ float
 1718 0056 A868     		ldr	r0, [r5, #8]	@ float
 1719 0058 09EE103A 		vmov	s18, r3
 1720 005c FFF7FEFF 		bl	__aeabi_f2d
 1721 0060 3246     		mov	r2, r6
 1722 0062 3B46     		mov	r3, r7
 1723 0064 FFF7FEFF 		bl	__aeabi_dmul
 1724 0068 FFF7FEFF 		bl	__aeabi_d2f
 1725 006c 07EE100A 		vmov	s14, r0
 1726 0070 B0EE6A6A 		vmov.f32	s12, s21
 1727 0074 A8EE686A 		vfms.f32	s12, s16, s17
 1728 0078 67EE487A 		vnmul.f32	s15, s14, s16
 1729 007c F0EE486A 		vmov.f32	s13, s16
 1730 0080 28EE098A 		vmul.f32	s16, s16, s18
 1731 0084 EAEEA86A 		vfma.f32	s13, s21, s17
 1732 0088 AAEE878A 		vfma.f32	s16, s21, s14
 1733 008c EAEE897A 		vfma.f32	s15, s21, s18
 1734 0090 AAEE688A 		vfms.f32	s16, s20, s17
 1735 0094 AAEE496A 		vfms.f32	s12, s20, s18
 1736 0098 EAEE076A 		vfma.f32	s13, s20, s14
 1737 009c 77EE8A7A 		vadd.f32	s15, s15, s20
 1738 00a0 38EE298A 		vadd.f32	s16, s16, s19
 1739 00a4 A9EEC76A 		vfms.f32	s12, s19, s14
 1740 00a8 B0EE667A 		vmov.f32	s14, s13
 1741 00ac A9EEC97A 		vfms.f32	s14, s19, s18
 1742 00b0 E9EEA87A 		vfma.f32	s15, s19, s17
 1743 00b4 84ED038A 		vstr.32	s16, [r4, #12]
 1744 00b8 BDEC068B 		vldm	sp!, {d8-d10}
 1745 00bc 84ED006A 		vstr.32	s12, [r4]
 1746 00c0 84ED017A 		vstr.32	s14, [r4, #4]
 1747 00c4 C4ED027A 		vstr.32	s15, [r4, #8]
 1748 00c8 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1749              	.L172:
 1750 00ca 00BF     		.align	2
 1751              	.L171:
 1752 00cc 0000E03F 		.word	1071644672
 1753              		.size	float_quat_integrate_fi, .-float_quat_integrate_fi
 1754              		.section	.text.float_quat_integrate,"ax",%progbits
 1755              		.align	1
 1756              		.p2align 4,,15
 1757              		.global	float_quat_integrate
 1758              		.syntax unified
 1759              		.thumb
 1760              		.thumb_func
 1761              		.fpu fpv4-sp-d16
 1762              		.type	float_quat_integrate, %function
 1763              	float_quat_integrate:
 1764              		@ args = 0, pretend = 0, frame = 0
 1765              		@ frame_needed = 0, uses_anonymous_args = 0
 1766 0000 D1ED017A 		vldr.32	s15, [r1, #4]
 1767 0004 D1ED006A 		vldr.32	s13, [r1]
ARM GAS  /tmp/ccGVx5Wn.s 			page 32


 1768 0008 91ED027A 		vldr.32	s14, [r1, #8]
 1769 000c 67EEA77A 		vmul.f32	s15, s15, s15
 1770 0010 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1771 0012 E6EEA67A 		vfma.f32	s15, s13, s13
 1772 0016 0C46     		mov	r4, r1
 1773 0018 1646     		mov	r6, r2	@ float
 1774 001a 2DED028B 		vpush.64	{d8}
 1775 001e E7EE077A 		vfma.f32	s15, s14, s14
 1776 0022 0546     		mov	r5, r0
 1777 0024 F5EE407A 		vcmp.f32	s15, #0
 1778 0028 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1779 002c 6CD4     		bmi	.L181
 1780 002e F1EEE78A 		vsqrt.f32	s17, s15
 1781              	.L176:
 1782 0032 DFED397A 		vldr.32	s15, .L183
 1783 0036 F4EEE78A 		vcmpe.f32	s17, s15
 1784 003a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1785 003e 60DD     		ble	.L173
 1786 0040 18EE900A 		vmov	r0, s17
 1787 0044 FFF7FEFF 		bl	__aeabi_f2d
 1788 0048 344B     		ldr	r3, .L183+4
 1789 004a 0022     		movs	r2, #0
 1790 004c FFF7FEFF 		bl	__aeabi_dmul
 1791 0050 0246     		mov	r2, r0
 1792 0052 3046     		mov	r0, r6	@ float
 1793 0054 0F46     		mov	r7, r1
 1794 0056 1646     		mov	r6, r2
 1795 0058 FFF7FEFF 		bl	__aeabi_f2d
 1796 005c 0246     		mov	r2, r0
 1797 005e 0B46     		mov	r3, r1
 1798 0060 3046     		mov	r0, r6
 1799 0062 3946     		mov	r1, r7
 1800 0064 FFF7FEFF 		bl	__aeabi_dmul
 1801 0068 FFF7FEFF 		bl	__aeabi_d2f
 1802 006c 0646     		mov	r6, r0	@ float
 1803 006e FFF7FEFF 		bl	cosf
 1804 0072 0346     		mov	r3, r0	@ float
 1805 0074 3046     		mov	r0, r6	@ float
 1806 0076 08EE103A 		vmov	s16, r3
 1807 007a FFF7FEFF 		bl	sinf
 1808 007e 07EE900A 		vmov	s15, r0
 1809 0082 87EEA87A 		vdiv.f32	s14, s15, s17
 1810 0086 D4ED026A 		vldr.32	s13, [r4, #8]
 1811 008a 94ED005A 		vldr.32	s10, [r4]
 1812 008e D4ED014A 		vldr.32	s9, [r4, #4]
 1813 0092 D5ED017A 		vldr.32	s15, [r5, #4]
 1814 0096 95ED003A 		vldr.32	s6, [r5]
 1815 009a D5ED023A 		vldr.32	s7, [r5, #8]
 1816 009e 95ED034A 		vldr.32	s8, [r5, #12]
 1817 00a2 27EE055A 		vmul.f32	s10, s14, s10
 1818 00a6 67EE244A 		vmul.f32	s9, s14, s9
 1819 00aa 27EE267A 		vmul.f32	s14, s14, s13
 1820 00ae 67EEC55A 		vnmul.f32	s11, s15, s10
 1821 00b2 67EEC76A 		vnmul.f32	s13, s15, s14
 1822 00b6 28EE276A 		vmul.f32	s12, s16, s15
 1823 00ba 64EEA77A 		vmul.f32	s15, s9, s15
 1824 00be E8EE035A 		vfma.f32	s11, s16, s6
ARM GAS  /tmp/ccGVx5Wn.s 			page 33


 1825 00c2 E4EE836A 		vfma.f32	s13, s9, s6
 1826 00c6 E7EE037A 		vfma.f32	s15, s14, s6
 1827 00ca A5EE036A 		vfma.f32	s12, s10, s6
 1828 00ce E4EEE35A 		vfms.f32	s11, s9, s7
 1829 00d2 E8EE236A 		vfma.f32	s13, s16, s7
 1830 00d6 A7EE236A 		vfma.f32	s12, s14, s7
 1831 00da E5EE637A 		vfms.f32	s15, s10, s7
 1832 00de E7EE445A 		vfms.f32	s11, s14, s8
 1833 00e2 B0EE667A 		vmov.f32	s14, s13
 1834 00e6 A4EEC46A 		vfms.f32	s12, s9, s8
 1835 00ea A5EE047A 		vfma.f32	s14, s10, s8
 1836 00ee E8EE047A 		vfma.f32	s15, s16, s8
 1837 00f2 C5ED005A 		vstr.32	s11, [r5]
 1838 00f6 85ED016A 		vstr.32	s12, [r5, #4]
 1839 00fa 85ED027A 		vstr.32	s14, [r5, #8]
 1840 00fe C5ED037A 		vstr.32	s15, [r5, #12]
 1841              	.L173:
 1842 0102 BDEC028B 		vldm	sp!, {d8}
 1843 0106 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1844              	.L181:
 1845 0108 17EE900A 		vmov	r0, s15
 1846 010c FFF7FEFF 		bl	sqrtf
 1847 0110 08EE900A 		vmov	s17, r0
 1848 0114 8DE7     		b	.L176
 1849              	.L184:
 1850 0116 00BF     		.align	2
 1851              	.L183:
 1852 0118 00008000 		.word	8388608
 1853 011c 0000E03F 		.word	1071644672
 1854              		.size	float_quat_integrate, .-float_quat_integrate
 1855              		.section	.text.float_quat_vmult,"ax",%progbits
 1856              		.align	1
 1857              		.p2align 4,,15
 1858              		.global	float_quat_vmult
 1859              		.syntax unified
 1860              		.thumb
 1861              		.thumb_func
 1862              		.fpu fpv4-sp-d16
 1863              		.type	float_quat_vmult, %function
 1864              	float_quat_vmult:
 1865              		@ args = 0, pretend = 0, frame = 0
 1866              		@ frame_needed = 0, uses_anonymous_args = 0
 1867              		@ link register save eliminated.
 1868 0000 91ED006A 		vldr.32	s12, [r1]
 1869 0004 91ED014A 		vldr.32	s8, [r1, #4]
 1870 0008 D1ED024A 		vldr.32	s9, [r1, #8]
 1871 000c 91ED035A 		vldr.32	s10, [r1, #12]
 1872 0010 92ED017A 		vldr.32	s14, [r2, #4]
 1873 0014 D2ED002A 		vldr.32	s5, [r2]
 1874 0018 FEEE005A 		vmov.f32	s11, #-5.0e-1
 1875 001c E6EE065A 		vfma.f32	s11, s12, s12
 1876 0020 64EE247A 		vmul.f32	s15, s8, s9
 1877 0024 B0EE653A 		vmov.f32	s6, s11
 1878 0028 F0EE676A 		vmov.f32	s13, s15
 1879 002c E6EE056A 		vfma.f32	s13, s12, s10
 1880 0030 A4EE043A 		vfma.f32	s6, s8, s8
 1881 0034 64EE053A 		vmul.f32	s7, s8, s10
ARM GAS  /tmp/ccGVx5Wn.s 			page 34


 1882 0038 67EE266A 		vmul.f32	s13, s14, s13
 1883 003c E6EE457A 		vfms.f32	s15, s12, s10
 1884 0040 E2EE836A 		vfma.f32	s13, s5, s6
 1885 0044 B0EE633A 		vmov.f32	s6, s7
 1886 0048 A6EE643A 		vfms.f32	s6, s12, s9
 1887 004c D2ED022A 		vldr.32	s5, [r2, #8]
 1888 0050 E2EE836A 		vfma.f32	s13, s5, s6
 1889 0054 B0EE652A 		vmov.f32	s4, s11
 1890 0058 A4EEA42A 		vfma.f32	s4, s9, s9
 1891 005c 76EEA66A 		vadd.f32	s13, s13, s13
 1892 0060 B0EE673A 		vmov.f32	s6, s15
 1893 0064 C0ED006A 		vstr.32	s13, [r0]
 1894 0068 64EE857A 		vmul.f32	s15, s9, s10
 1895 006c D2ED006A 		vldr.32	s13, [r2]
 1896 0070 27EE027A 		vmul.f32	s14, s14, s4
 1897 0074 B0EE672A 		vmov.f32	s4, s15
 1898 0078 A6EE042A 		vfma.f32	s4, s12, s8
 1899 007c A6EE837A 		vfma.f32	s14, s13, s6
 1900 0080 E6EE447A 		vfms.f32	s15, s12, s8
 1901 0084 A2EE827A 		vfma.f32	s14, s5, s4
 1902 0088 E6EE243A 		vfma.f32	s7, s12, s9
 1903 008c 37EE077A 		vadd.f32	s14, s14, s14
 1904 0090 E5EE055A 		vfma.f32	s11, s10, s10
 1905 0094 80ED017A 		vstr.32	s14, [r0, #4]
 1906 0098 92ED017A 		vldr.32	s14, [r2, #4]
 1907 009c 67EE877A 		vmul.f32	s15, s15, s14
 1908 00a0 E6EEA37A 		vfma.f32	s15, s13, s7
 1909 00a4 E2EEA57A 		vfma.f32	s15, s5, s11
 1910 00a8 77EEA77A 		vadd.f32	s15, s15, s15
 1911 00ac C0ED027A 		vstr.32	s15, [r0, #8]
 1912 00b0 7047     		bx	lr
 1913              		.size	float_quat_vmult, .-float_quat_vmult
 1914 00b2 00BF     		.section	.text.float_quat_derivative,"ax",%progbits
 1915              		.align	1
 1916              		.p2align 4,,15
 1917              		.global	float_quat_derivative
 1918              		.syntax unified
 1919              		.thumb
 1920              		.thumb_func
 1921              		.fpu fpv4-sp-d16
 1922              		.type	float_quat_derivative, %function
 1923              	float_quat_derivative:
 1924              		@ args = 0, pretend = 0, frame = 0
 1925              		@ frame_needed = 0, uses_anonymous_args = 0
 1926              		@ link register save eliminated.
 1927 0000 D1ED014A 		vldr.32	s9, [r1, #4]
 1928 0004 92ED027A 		vldr.32	s14, [r2, #8]
 1929 0008 D1ED005A 		vldr.32	s11, [r1]
 1930 000c D2ED017A 		vldr.32	s15, [r2, #4]
 1931 0010 91ED025A 		vldr.32	s10, [r1, #8]
 1932 0014 92ED034A 		vldr.32	s8, [r2, #12]
 1933 0018 64EE876A 		vmul.f32	s13, s9, s14
 1934 001c BEEE006A 		vmov.f32	s12, #-5.0e-1
 1935 0020 E5EEA76A 		vfma.f32	s13, s11, s15
 1936 0024 25EE477A 		vnmul.f32	s14, s10, s14
 1937 0028 E5EE046A 		vfma.f32	s13, s10, s8
 1938 002c 66EE866A 		vmul.f32	s13, s13, s12
ARM GAS  /tmp/ccGVx5Wn.s 			page 35


 1939 0030 C0ED006A 		vstr.32	s13, [r0]
 1940 0034 D2ED006A 		vldr.32	s13, [r2]
 1941 0038 A5EEE67A 		vfms.f32	s14, s11, s13
 1942 003c A4EE847A 		vfma.f32	s14, s9, s8
 1943 0040 27EE067A 		vmul.f32	s14, s14, s12
 1944 0044 80ED017A 		vstr.32	s14, [r0, #4]
 1945 0048 D2ED017A 		vldr.32	s15, [r2, #4]
 1946 004c 25EE277A 		vmul.f32	s14, s10, s15
 1947 0050 67EEE47A 		vnmul.f32	s15, s15, s9
 1948 0054 A4EEE67A 		vfms.f32	s14, s9, s13
 1949 0058 E5EE667A 		vfms.f32	s15, s10, s13
 1950 005c A5EEC47A 		vfms.f32	s14, s11, s8
 1951 0060 27EE067A 		vmul.f32	s14, s14, s12
 1952 0064 80ED027A 		vstr.32	s14, [r0, #8]
 1953 0068 92ED027A 		vldr.32	s14, [r2, #8]
 1954 006c E5EE877A 		vfma.f32	s15, s11, s14
 1955 0070 67EE867A 		vmul.f32	s15, s15, s12
 1956 0074 C0ED037A 		vstr.32	s15, [r0, #12]
 1957 0078 7047     		bx	lr
 1958              		.size	float_quat_derivative, .-float_quat_derivative
 1959 007a 00BF     		.section	.text.float_quat_derivative_lagrange,"ax",%progbits
 1960              		.align	1
 1961              		.p2align 4,,15
 1962              		.global	float_quat_derivative_lagrange
 1963              		.syntax unified
 1964              		.thumb
 1965              		.thumb_func
 1966              		.fpu fpv4-sp-d16
 1967              		.type	float_quat_derivative_lagrange, %function
 1968              	float_quat_derivative_lagrange:
 1969              		@ args = 0, pretend = 0, frame = 8
 1970              		@ frame_needed = 0, uses_anonymous_args = 0
 1971 0000 D2ED017A 		vldr.32	s15, [r2, #4]
 1972 0004 92ED005A 		vldr.32	s10, [r2]
 1973 0008 D2ED025A 		vldr.32	s11, [r2, #8]
 1974 000c 92ED036A 		vldr.32	s12, [r2, #12]
 1975 0010 27EEA77A 		vmul.f32	s14, s15, s15
 1976 0014 10B5     		push	{r4, lr}
 1977 0016 A5EE057A 		vfma.f32	s14, s10, s10
 1978 001a 82B0     		sub	sp, sp, #8
 1979 001c 0446     		mov	r4, r0
 1980 001e A5EEA57A 		vfma.f32	s14, s11, s11
 1981 0022 A6EE067A 		vfma.f32	s14, s12, s12
 1982 0026 B5EE407A 		vcmp.f32	s14, #0
 1983 002a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1984 002e 49D4     		bmi	.L192
 1985 0030 B1EEC74A 		vsqrt.f32	s8, s14
 1986              	.L190:
 1987 0034 F7EE006A 		vmov.f32	s13, #1.0e+0
 1988 0038 D1ED004A 		vldr.32	s9, [r1]
 1989 003c D1ED013A 		vldr.32	s7, [r1, #4]
 1990 0040 76EEC46A 		vsub.f32	s13, s13, s8
 1991 0044 B8EE007A 		vmov.f32	s14, #-2.0e+0
 1992 0048 66EE876A 		vmul.f32	s13, s13, s14
 1993 004c 24EEA77A 		vmul.f32	s14, s9, s15
 1994 0050 91ED024A 		vldr.32	s8, [r1, #8]
 1995 0054 A6EE857A 		vfma.f32	s14, s13, s10
ARM GAS  /tmp/ccGVx5Wn.s 			page 36


 1996 0058 BEEE005A 		vmov.f32	s10, #-5.0e-1
 1997 005c A3EEA57A 		vfma.f32	s14, s7, s11
 1998 0060 66EEA77A 		vmul.f32	s15, s13, s15
 1999 0064 A4EE067A 		vfma.f32	s14, s8, s12
 2000 0068 27EE057A 		vmul.f32	s14, s14, s10
 2001 006c 84ED007A 		vstr.32	s14, [r4]
 2002 0070 92ED003A 		vldr.32	s6, [r2]
 2003 0074 E4EEC37A 		vfms.f32	s15, s9, s6
 2004 0078 E4EE657A 		vfms.f32	s15, s8, s11
 2005 007c E3EE867A 		vfma.f32	s15, s7, s12
 2006 0080 67EE857A 		vmul.f32	s15, s15, s10
 2007 0084 C4ED017A 		vstr.32	s15, [r4, #4]
 2008 0088 D2ED017A 		vldr.32	s15, [r2, #4]
 2009 008c 24EE277A 		vmul.f32	s14, s8, s15
 2010 0090 67EEE37A 		vnmul.f32	s15, s15, s7
 2011 0094 A3EEC37A 		vfms.f32	s14, s7, s6
 2012 0098 E4EE437A 		vfms.f32	s15, s8, s6
 2013 009c A6EEA57A 		vfma.f32	s14, s13, s11
 2014 00a0 A4EEC67A 		vfms.f32	s14, s9, s12
 2015 00a4 27EE057A 		vmul.f32	s14, s14, s10
 2016 00a8 84ED027A 		vstr.32	s14, [r4, #8]
 2017 00ac 92ED027A 		vldr.32	s14, [r2, #8]
 2018 00b0 E4EE877A 		vfma.f32	s15, s9, s14
 2019 00b4 E6EE867A 		vfma.f32	s15, s13, s12
 2020 00b8 67EE857A 		vmul.f32	s15, s15, s10
 2021 00bc C4ED037A 		vstr.32	s15, [r4, #12]
 2022 00c0 02B0     		add	sp, sp, #8
 2023              		@ sp needed
 2024 00c2 10BD     		pop	{r4, pc}
 2025              	.L192:
 2026 00c4 17EE100A 		vmov	r0, s14
 2027 00c8 CDE90012 		strd	r1, r2, [sp]
 2028 00cc FFF7FEFF 		bl	sqrtf
 2029 00d0 019A     		ldr	r2, [sp, #4]
 2030 00d2 0099     		ldr	r1, [sp]
 2031 00d4 92ED005A 		vldr.32	s10, [r2]
 2032 00d8 D2ED017A 		vldr.32	s15, [r2, #4]
 2033 00dc D2ED025A 		vldr.32	s11, [r2, #8]
 2034 00e0 92ED036A 		vldr.32	s12, [r2, #12]
 2035 00e4 04EE100A 		vmov	s8, r0
 2036 00e8 A4E7     		b	.L190
 2037              		.size	float_quat_derivative_lagrange, .-float_quat_derivative_lagrange
 2038 00ea 00BF     		.section	.text.float_quat_of_eulers,"ax",%progbits
 2039              		.align	1
 2040              		.p2align 4,,15
 2041              		.global	float_quat_of_eulers
 2042              		.syntax unified
 2043              		.thumb
 2044              		.thumb_func
 2045              		.fpu fpv4-sp-d16
 2046              		.type	float_quat_of_eulers, %function
 2047              	float_quat_of_eulers:
 2048              		@ args = 0, pretend = 0, frame = 0
 2049              		@ frame_needed = 0, uses_anonymous_args = 0
 2050 0000 D1ED007A 		vldr.32	s15, [r1]
 2051 0004 D1ED026A 		vldr.32	s13, [r1, #8]
 2052 0008 B6EE007A 		vmov.f32	s14, #5.0e-1
ARM GAS  /tmp/ccGVx5Wn.s 			page 37


 2053 000c 67EE877A 		vmul.f32	s15, s15, s14
 2054 0010 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2055 0012 17EE907A 		vmov	r7, s15
 2056 0016 D1ED017A 		vldr.32	s15, [r1, #4]
 2057 001a 67EE877A 		vmul.f32	s15, s15, s14
 2058 001e 2DED068B 		vpush.64	{d8, d9, d10}
 2059 0022 17EE906A 		vmov	r6, s15
 2060 0026 66EE877A 		vmul.f32	s15, s13, s14
 2061 002a 0446     		mov	r4, r0
 2062 002c 3846     		mov	r0, r7	@ float
 2063 002e 17EE905A 		vmov	r5, s15
 2064 0032 FFF7FEFF 		bl	sinf
 2065 0036 0346     		mov	r3, r0	@ float
 2066 0038 3846     		mov	r0, r7	@ float
 2067 003a 08EE103A 		vmov	s16, r3
 2068 003e FFF7FEFF 		bl	cosf
 2069 0042 0346     		mov	r3, r0	@ float
 2070 0044 3046     		mov	r0, r6	@ float
 2071 0046 09EE103A 		vmov	s18, r3
 2072 004a FFF7FEFF 		bl	sinf
 2073 004e 0346     		mov	r3, r0	@ float
 2074 0050 3046     		mov	r0, r6	@ float
 2075 0052 0AEE103A 		vmov	s20, r3
 2076 0056 FFF7FEFF 		bl	cosf
 2077 005a 0346     		mov	r3, r0	@ float
 2078 005c 2846     		mov	r0, r5	@ float
 2079 005e 08EE903A 		vmov	s17, r3
 2080 0062 FFF7FEFF 		bl	sinf
 2081 0066 0346     		mov	r3, r0	@ float
 2082 0068 2846     		mov	r0, r5	@ float
 2083 006a 09EE903A 		vmov	s19, r3
 2084 006e FFF7FEFF 		bl	cosf
 2085 0072 68EE0A6A 		vmul.f32	s13, s16, s20
 2086 0076 06EE100A 		vmov	s12, r0
 2087 007a 68EE287A 		vmul.f32	s15, s16, s17
 2088 007e 29EE287A 		vmul.f32	s14, s18, s17
 2089 0082 26EEA95A 		vmul.f32	s10, s13, s19
 2090 0086 69EE4A4A 		vnmul.f32	s9, s18, s20
 2091 008a 67EE865A 		vmul.f32	s11, s15, s12
 2092 008e 29EE0A9A 		vmul.f32	s18, s18, s20
 2093 0092 67EEA97A 		vmul.f32	s15, s15, s19
 2094 0096 66EE666A 		vnmul.f32	s13, s12, s13
 2095 009a E4EEA95A 		vfma.f32	s11, s9, s19
 2096 009e E9EE067A 		vfma.f32	s15, s18, s12
 2097 00a2 E7EE296A 		vfma.f32	s13, s14, s19
 2098 00a6 BDEC068B 		vldm	sp!, {d8-d10}
 2099 00aa A7EE065A 		vfma.f32	s10, s14, s12
 2100 00ae C4ED015A 		vstr.32	s11, [r4, #4]
 2101 00b2 84ED005A 		vstr.32	s10, [r4]
 2102 00b6 C4ED027A 		vstr.32	s15, [r4, #8]
 2103 00ba C4ED036A 		vstr.32	s13, [r4, #12]
 2104 00be F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2105              		.size	float_quat_of_eulers, .-float_quat_of_eulers
 2106              		.section	.text.float_quat_of_eulers_zxy,"ax",%progbits
 2107              		.align	1
 2108              		.p2align 4,,15
 2109              		.global	float_quat_of_eulers_zxy
ARM GAS  /tmp/ccGVx5Wn.s 			page 38


 2110              		.syntax unified
 2111              		.thumb
 2112              		.thumb_func
 2113              		.fpu fpv4-sp-d16
 2114              		.type	float_quat_of_eulers_zxy, %function
 2115              	float_quat_of_eulers_zxy:
 2116              		@ args = 0, pretend = 0, frame = 0
 2117              		@ frame_needed = 0, uses_anonymous_args = 0
 2118 0000 D1ED007A 		vldr.32	s15, [r1]
 2119 0004 D1ED026A 		vldr.32	s13, [r1, #8]
 2120 0008 B6EE007A 		vmov.f32	s14, #5.0e-1
 2121 000c 67EE877A 		vmul.f32	s15, s15, s14
 2122 0010 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2123 0012 17EE907A 		vmov	r7, s15
 2124 0016 D1ED017A 		vldr.32	s15, [r1, #4]
 2125 001a 67EE877A 		vmul.f32	s15, s15, s14
 2126 001e 2DED068B 		vpush.64	{d8, d9, d10}
 2127 0022 17EE906A 		vmov	r6, s15
 2128 0026 66EE877A 		vmul.f32	s15, s13, s14
 2129 002a 0446     		mov	r4, r0
 2130 002c 3846     		mov	r0, r7	@ float
 2131 002e 17EE905A 		vmov	r5, s15
 2132 0032 FFF7FEFF 		bl	sinf
 2133 0036 0346     		mov	r3, r0	@ float
 2134 0038 3846     		mov	r0, r7	@ float
 2135 003a 09EE103A 		vmov	s18, r3
 2136 003e FFF7FEFF 		bl	cosf
 2137 0042 0346     		mov	r3, r0	@ float
 2138 0044 3046     		mov	r0, r6	@ float
 2139 0046 08EE903A 		vmov	s17, r3
 2140 004a FFF7FEFF 		bl	sinf
 2141 004e 0346     		mov	r3, r0	@ float
 2142 0050 3046     		mov	r0, r6	@ float
 2143 0052 09EE903A 		vmov	s19, r3
 2144 0056 FFF7FEFF 		bl	cosf
 2145 005a 0346     		mov	r3, r0	@ float
 2146 005c 2846     		mov	r0, r5	@ float
 2147 005e 0AEE103A 		vmov	s20, r3
 2148 0062 FFF7FEFF 		bl	sinf
 2149 0066 0346     		mov	r3, r0	@ float
 2150 0068 2846     		mov	r0, r5	@ float
 2151 006a 08EE103A 		vmov	s16, r3
 2152 006e FFF7FEFF 		bl	cosf
 2153 0072 29EE0A7A 		vmul.f32	s14, s18, s20
 2154 0076 28EE8A4A 		vmul.f32	s8, s17, s20
 2155 007a 69EE294A 		vmul.f32	s9, s18, s19
 2156 007e 68EEA97A 		vmul.f32	s15, s17, s19
 2157 0082 06EE900A 		vmov	s13, r0
 2158 0086 28EE645A 		vnmul.f32	s10, s16, s9
 2159 008a 68EE675A 		vnmul.f32	s11, s16, s15
 2160 008e 27EE086A 		vmul.f32	s12, s14, s16
 2161 0092 24EE088A 		vmul.f32	s16, s8, s16
 2162 0096 E7EE265A 		vfma.f32	s11, s14, s13
 2163 009a A4EEA68A 		vfma.f32	s16, s9, s13
 2164 009e B0EE467A 		vmov.f32	s14, s12
 2165 00a2 84ED038A 		vstr.32	s16, [r4, #12]
 2166 00a6 BDEC068B 		vldm	sp!, {d8-d10}
ARM GAS  /tmp/ccGVx5Wn.s 			page 39


 2167 00aa A4EE265A 		vfma.f32	s10, s8, s13
 2168 00ae A7EEA67A 		vfma.f32	s14, s15, s13
 2169 00b2 84ED005A 		vstr.32	s10, [r4]
 2170 00b6 C4ED015A 		vstr.32	s11, [r4, #4]
 2171 00ba 84ED027A 		vstr.32	s14, [r4, #8]
 2172 00be F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2173              		.size	float_quat_of_eulers_zxy, .-float_quat_of_eulers_zxy
 2174              		.section	.text.float_quat_of_eulers_yxz,"ax",%progbits
 2175              		.align	1
 2176              		.p2align 4,,15
 2177              		.global	float_quat_of_eulers_yxz
 2178              		.syntax unified
 2179              		.thumb
 2180              		.thumb_func
 2181              		.fpu fpv4-sp-d16
 2182              		.type	float_quat_of_eulers_yxz, %function
 2183              	float_quat_of_eulers_yxz:
 2184              		@ args = 0, pretend = 0, frame = 0
 2185              		@ frame_needed = 0, uses_anonymous_args = 0
 2186 0000 D1ED007A 		vldr.32	s15, [r1]
 2187 0004 D1ED026A 		vldr.32	s13, [r1, #8]
 2188 0008 B6EE007A 		vmov.f32	s14, #5.0e-1
 2189 000c 67EE877A 		vmul.f32	s15, s15, s14
 2190 0010 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2191 0012 17EE907A 		vmov	r7, s15
 2192 0016 D1ED017A 		vldr.32	s15, [r1, #4]
 2193 001a 67EE877A 		vmul.f32	s15, s15, s14
 2194 001e 2DED068B 		vpush.64	{d8, d9, d10}
 2195 0022 17EE906A 		vmov	r6, s15
 2196 0026 66EE877A 		vmul.f32	s15, s13, s14
 2197 002a 0446     		mov	r4, r0
 2198 002c 3846     		mov	r0, r7	@ float
 2199 002e 17EE905A 		vmov	r5, s15
 2200 0032 FFF7FEFF 		bl	sinf
 2201 0036 0346     		mov	r3, r0	@ float
 2202 0038 3846     		mov	r0, r7	@ float
 2203 003a 09EE103A 		vmov	s18, r3
 2204 003e FFF7FEFF 		bl	cosf
 2205 0042 0346     		mov	r3, r0	@ float
 2206 0044 3046     		mov	r0, r6	@ float
 2207 0046 08EE103A 		vmov	s16, r3
 2208 004a FFF7FEFF 		bl	sinf
 2209 004e 0346     		mov	r3, r0	@ float
 2210 0050 3046     		mov	r0, r6	@ float
 2211 0052 08EE903A 		vmov	s17, r3
 2212 0056 FFF7FEFF 		bl	cosf
 2213 005a 0346     		mov	r3, r0	@ float
 2214 005c 2846     		mov	r0, r5	@ float
 2215 005e 0AEE103A 		vmov	s20, r3
 2216 0062 FFF7FEFF 		bl	sinf
 2217 0066 0346     		mov	r3, r0	@ float
 2218 0068 2846     		mov	r0, r5	@ float
 2219 006a 09EE903A 		vmov	s19, r3
 2220 006e FFF7FEFF 		bl	cosf
 2221 0072 69EE0A6A 		vmul.f32	s13, s18, s20
 2222 0076 05EE900A 		vmov	s11, r0
 2223 007a 29EE286A 		vmul.f32	s12, s18, s17
ARM GAS  /tmp/ccGVx5Wn.s 			page 40


 2224 007e 28EE287A 		vmul.f32	s14, s16, s17
 2225 0082 68EE0A7A 		vmul.f32	s15, s16, s20
 2226 0086 26EE294A 		vmul.f32	s8, s12, s19
 2227 008a 67EE294A 		vmul.f32	s9, s14, s19
 2228 008e 29EEE65A 		vnmul.f32	s10, s19, s13
 2229 0092 25EEC66A 		vnmul.f32	s12, s11, s12
 2230 0096 E6EEA54A 		vfma.f32	s9, s13, s11
 2231 009a A7EEA96A 		vfma.f32	s12, s15, s19
 2232 009e BDEC068B 		vldm	sp!, {d8-d10}
 2233 00a2 F0EE456A 		vmov.f32	s13, s10
 2234 00a6 A7EEA54A 		vfma.f32	s8, s15, s11
 2235 00aa E7EE256A 		vfma.f32	s13, s14, s11
 2236 00ae 84ED004A 		vstr.32	s8, [r4]
 2237 00b2 C4ED014A 		vstr.32	s9, [r4, #4]
 2238 00b6 C4ED026A 		vstr.32	s13, [r4, #8]
 2239 00ba 84ED036A 		vstr.32	s12, [r4, #12]
 2240 00be F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2241              		.size	float_quat_of_eulers_yxz, .-float_quat_of_eulers_yxz
 2242              		.section	.text.float_quat_of_axis_angle,"ax",%progbits
 2243              		.align	1
 2244              		.p2align 4,,15
 2245              		.global	float_quat_of_axis_angle
 2246              		.syntax unified
 2247              		.thumb
 2248              		.thumb_func
 2249              		.fpu fpv4-sp-d16
 2250              		.type	float_quat_of_axis_angle, %function
 2251              	float_quat_of_axis_angle:
 2252              		@ args = 0, pretend = 0, frame = 0
 2253              		@ frame_needed = 0, uses_anonymous_args = 0
 2254 0000 70B5     		push	{r4, r5, r6, lr}
 2255 0002 07EE102A 		vmov	s14, r2
 2256 0006 F6EE007A 		vmov.f32	s15, #5.0e-1
 2257 000a 67EE277A 		vmul.f32	s15, s14, s15
 2258 000e 0446     		mov	r4, r0
 2259 0010 2DED028B 		vpush.64	{d8}
 2260 0014 17EE900A 		vmov	r0, s15
 2261 0018 0D46     		mov	r5, r1
 2262 001a 17EE906A 		vmov	r6, s15
 2263 001e FFF7FEFF 		bl	sinf
 2264 0022 0346     		mov	r3, r0	@ float
 2265 0024 3046     		mov	r0, r6	@ float
 2266 0026 08EE103A 		vmov	s16, r3
 2267 002a FFF7FEFF 		bl	cosf
 2268 002e D5ED006A 		vldr.32	s13, [r5]
 2269 0032 95ED017A 		vldr.32	s14, [r5, #4]
 2270 0036 D5ED027A 		vldr.32	s15, [r5, #8]
 2271 003a 2060     		str	r0, [r4]	@ float
 2272 003c 66EE886A 		vmul.f32	s13, s13, s16
 2273 0040 27EE087A 		vmul.f32	s14, s14, s16
 2274 0044 27EE888A 		vmul.f32	s16, s15, s16
 2275 0048 C4ED016A 		vstr.32	s13, [r4, #4]
 2276 004c 84ED038A 		vstr.32	s16, [r4, #12]
 2277 0050 BDEC028B 		vldm	sp!, {d8}
 2278 0054 84ED027A 		vstr.32	s14, [r4, #8]
 2279 0058 70BD     		pop	{r4, r5, r6, pc}
 2280              		.size	float_quat_of_axis_angle, .-float_quat_of_axis_angle
ARM GAS  /tmp/ccGVx5Wn.s 			page 41


 2281 005a 00BF     		.section	.text.float_quat_of_orientation_vect,"ax",%progbits
 2282              		.align	1
 2283              		.p2align 4,,15
 2284              		.global	float_quat_of_orientation_vect
 2285              		.syntax unified
 2286              		.thumb
 2287              		.thumb_func
 2288              		.fpu fpv4-sp-d16
 2289              		.type	float_quat_of_orientation_vect, %function
 2290              	float_quat_of_orientation_vect:
 2291              		@ args = 0, pretend = 0, frame = 0
 2292              		@ frame_needed = 0, uses_anonymous_args = 0
 2293 0000 D1ED017A 		vldr.32	s15, [r1, #4]
 2294 0004 D1ED006A 		vldr.32	s13, [r1]
 2295 0008 91ED027A 		vldr.32	s14, [r1, #8]
 2296 000c 67EEA77A 		vmul.f32	s15, s15, s15
 2297 0010 70B5     		push	{r4, r5, r6, lr}
 2298 0012 E6EEA67A 		vfma.f32	s15, s13, s13
 2299 0016 0C46     		mov	r4, r1
 2300 0018 0546     		mov	r5, r0
 2301 001a 2DED028B 		vpush.64	{d8}
 2302 001e E7EE077A 		vfma.f32	s15, s14, s14
 2303 0022 F5EE407A 		vcmp.f32	s15, #0
 2304 0026 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2305 002a 3CD4     		bmi	.L211
 2306 002c B1EEE78A 		vsqrt.f32	s16, s15
 2307              	.L205:
 2308 0030 18EE100A 		vmov	r0, s16
 2309 0034 FFF7FEFF 		bl	__aeabi_f2d
 2310 0038 1FA3     		adr	r3, .L214
 2311 003a D3E90023 		ldrd	r2, [r3]
 2312 003e FFF7FEFF 		bl	__aeabi_dcmplt
 2313 0042 48B1     		cbz	r0, .L212
 2314 0044 BDEC028B 		vldm	sp!, {d8}
 2315 0048 0023     		movs	r3, #0
 2316 004a 4FF07E52 		mov	r2, #1065353216
 2317 004e 2A60     		str	r2, [r5]	@ float
 2318 0050 6B60     		str	r3, [r5, #4]	@ float
 2319 0052 AB60     		str	r3, [r5, #8]	@ float
 2320 0054 EB60     		str	r3, [r5, #12]	@ float
 2321 0056 70BD     		pop	{r4, r5, r6, pc}
 2322              	.L212:
 2323 0058 F6EE007A 		vmov.f32	s15, #5.0e-1
 2324 005c 68EE277A 		vmul.f32	s15, s16, s15
 2325 0060 17EE900A 		vmov	r0, s15
 2326 0064 17EE906A 		vmov	r6, s15
 2327 0068 FFF7FEFF 		bl	sinf
 2328 006c 07EE900A 		vmov	s15, r0
 2329 0070 C7EE888A 		vdiv.f32	s17, s15, s16
 2330 0074 3046     		mov	r0, r6	@ float
 2331 0076 FFF7FEFF 		bl	cosf
 2332 007a D4ED006A 		vldr.32	s13, [r4]
 2333 007e 94ED017A 		vldr.32	s14, [r4, #4]
 2334 0082 D4ED027A 		vldr.32	s15, [r4, #8]
 2335 0086 2860     		str	r0, [r5]	@ float
 2336 0088 66EEA86A 		vmul.f32	s13, s13, s17
 2337 008c 27EE287A 		vmul.f32	s14, s14, s17
ARM GAS  /tmp/ccGVx5Wn.s 			page 42


 2338 0090 67EEA87A 		vmul.f32	s15, s15, s17
 2339 0094 BDEC028B 		vldm	sp!, {d8}
 2340 0098 C5ED016A 		vstr.32	s13, [r5, #4]
 2341 009c 85ED027A 		vstr.32	s14, [r5, #8]
 2342 00a0 C5ED037A 		vstr.32	s15, [r5, #12]
 2343 00a4 70BD     		pop	{r4, r5, r6, pc}
 2344              	.L211:
 2345 00a6 17EE900A 		vmov	r0, s15
 2346 00aa FFF7FEFF 		bl	sqrtf
 2347 00ae 08EE100A 		vmov	s16, r0
 2348 00b2 BDE7     		b	.L205
 2349              	.L215:
 2350 00b4 AFF30080 		.align	3
 2351              	.L214:
 2352 00b8 3A8C30E2 		.word	-500134854
 2353 00bc 8E79453E 		.word	1044740494
 2354              		.size	float_quat_of_orientation_vect, .-float_quat_of_orientation_vect
 2355              		.section	.text.float_quat_of_rmat,"ax",%progbits
 2356              		.align	1
 2357              		.p2align 4,,15
 2358              		.global	float_quat_of_rmat
 2359              		.syntax unified
 2360              		.thumb
 2361              		.thumb_func
 2362              		.fpu fpv4-sp-d16
 2363              		.type	float_quat_of_rmat, %function
 2364              	float_quat_of_rmat:
 2365              		@ args = 0, pretend = 0, frame = 8
 2366              		@ frame_needed = 0, uses_anonymous_args = 0
 2367 0000 91ED006A 		vldr.32	s12, [r1]
 2368 0004 91ED047A 		vldr.32	s14, [r1, #16]
 2369 0008 D1ED086A 		vldr.32	s13, [r1, #32]
 2370 000c 76EE077A 		vadd.f32	s15, s12, s14
 2371 0010 10B5     		push	{r4, lr}
 2372 0012 77EEA67A 		vadd.f32	s15, s15, s13
 2373 0016 82B0     		sub	sp, sp, #8
 2374 0018 F5EEC07A 		vcmpe.f32	s15, #0
 2375 001c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2376 0020 0446     		mov	r4, r0
 2377 0022 7EDC     		bgt	.L252
 2378 0024 B4EEC76A 		vcmpe.f32	s12, s14
 2379 0028 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2380 002c 3DDC     		bgt	.L253
 2381              	.L223:
 2382 002e B4EEE67A 		vcmpe.f32	s14, s13
 2383 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2384 0036 40F3A780 		ble	.L248
 2385 003a 37EE467A 		vsub.f32	s14, s14, s12
 2386 003e F7EE007A 		vmov.f32	s15, #1.0e+0
 2387 0042 37EE667A 		vsub.f32	s14, s14, s13
 2388 0046 37EE277A 		vadd.f32	s14, s14, s15
 2389 004a B5EE407A 		vcmp.f32	s14, #0
 2390 004e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2391 0052 00F1E280 		bmi	.L249
 2392 0056 F1EEC77A 		vsqrt.f32	s15, s14
 2393              	.L233:
 2394 005a 91ED075A 		vldr.32	s10, [r1, #28]
ARM GAS  /tmp/ccGVx5Wn.s 			page 43


 2395 005e D1ED065A 		vldr.32	s11, [r1, #24]
 2396 0062 91ED024A 		vldr.32	s8, [r1, #8]
 2397 0066 91ED016A 		vldr.32	s12, [r1, #4]
 2398 006a D1ED034A 		vldr.32	s9, [r1, #12]
 2399 006e D1ED056A 		vldr.32	s13, [r1, #20]
 2400 0072 37EEA77A 		vadd.f32	s14, s15, s15
 2401 0076 75EEC45A 		vsub.f32	s11, s11, s8
 2402 007a 36EE246A 		vadd.f32	s12, s12, s9
 2403 007e 76EE856A 		vadd.f32	s13, s13, s10
 2404 0082 85EE875A 		vdiv.f32	s10, s11, s14
 2405 0086 C6EE075A 		vdiv.f32	s11, s12, s14
 2406 008a 86EE876A 		vdiv.f32	s12, s13, s14
 2407 008e B6EE007A 		vmov.f32	s14, #5.0e-1
 2408 0092 67EE877A 		vmul.f32	s15, s15, s14
 2409 0096 84ED005A 		vstr.32	s10, [r4]
 2410 009a C4ED027A 		vstr.32	s15, [r4, #8]
 2411 009e C4ED015A 		vstr.32	s11, [r4, #4]
 2412 00a2 84ED036A 		vstr.32	s12, [r4, #12]
 2413              	.L216:
 2414 00a6 02B0     		add	sp, sp, #8
 2415              		@ sp needed
 2416 00a8 10BD     		pop	{r4, pc}
 2417              	.L253:
 2418 00aa B4EEE66A 		vcmpe.f32	s12, s13
 2419 00ae F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2420 00b2 BCDD     		ble	.L223
 2421 00b4 36EE477A 		vsub.f32	s14, s12, s14
 2422 00b8 B7EE006A 		vmov.f32	s12, #1.0e+0
 2423 00bc 37EE667A 		vsub.f32	s14, s14, s13
 2424 00c0 37EE067A 		vadd.f32	s14, s14, s12
 2425 00c4 B5EE407A 		vcmp.f32	s14, #0
 2426 00c8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2427 00cc 00F1AE80 		bmi	.L247
 2428 00d0 F1EEC77A 		vsqrt.f32	s15, s14
 2429              	.L228:
 2430 00d4 91ED025A 		vldr.32	s10, [r1, #8]
 2431 00d8 D1ED055A 		vldr.32	s11, [r1, #20]
 2432 00dc 91ED074A 		vldr.32	s8, [r1, #28]
 2433 00e0 91ED016A 		vldr.32	s12, [r1, #4]
 2434 00e4 D1ED034A 		vldr.32	s9, [r1, #12]
 2435 00e8 D1ED066A 		vldr.32	s13, [r1, #24]
 2436 00ec 37EEA77A 		vadd.f32	s14, s15, s15
 2437 00f0 75EEC45A 		vsub.f32	s11, s11, s8
 2438 00f4 36EE246A 		vadd.f32	s12, s12, s9
 2439 00f8 76EE856A 		vadd.f32	s13, s13, s10
 2440 00fc 85EE875A 		vdiv.f32	s10, s11, s14
 2441 0100 C6EE075A 		vdiv.f32	s11, s12, s14
 2442 0104 86EE876A 		vdiv.f32	s12, s13, s14
 2443 0108 B6EE007A 		vmov.f32	s14, #5.0e-1
 2444 010c 67EE877A 		vmul.f32	s15, s15, s14
 2445 0110 84ED005A 		vstr.32	s10, [r4]
 2446 0114 C4ED017A 		vstr.32	s15, [r4, #4]
 2447 0118 C4ED025A 		vstr.32	s11, [r4, #8]
 2448 011c 84ED036A 		vstr.32	s12, [r4, #12]
 2449 0120 C1E7     		b	.L216
 2450              	.L252:
 2451 0122 B7EE007A 		vmov.f32	s14, #1.0e+0
ARM GAS  /tmp/ccGVx5Wn.s 			page 44


 2452 0126 77EE877A 		vadd.f32	s15, s15, s14
 2453 012a F5EE407A 		vcmp.f32	s15, #0
 2454 012e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2455 0132 60D4     		bmi	.L246
 2456 0134 B1EEE77A 		vsqrt.f32	s14, s15
 2457              	.L221:
 2458 0138 91ED035A 		vldr.32	s10, [r1, #12]
 2459 013c D1ED055A 		vldr.32	s11, [r1, #20]
 2460 0140 91ED074A 		vldr.32	s8, [r1, #28]
 2461 0144 91ED066A 		vldr.32	s12, [r1, #24]
 2462 0148 D1ED024A 		vldr.32	s9, [r1, #8]
 2463 014c D1ED016A 		vldr.32	s13, [r1, #4]
 2464 0150 77EE077A 		vadd.f32	s15, s14, s14
 2465 0154 75EEC45A 		vsub.f32	s11, s11, s8
 2466 0158 36EE646A 		vsub.f32	s12, s12, s9
 2467 015c 76EEC56A 		vsub.f32	s13, s13, s10
 2468 0160 85EEA75A 		vdiv.f32	s10, s11, s15
 2469 0164 C6EE275A 		vdiv.f32	s11, s12, s15
 2470 0168 86EEA76A 		vdiv.f32	s12, s13, s15
 2471 016c F6EE007A 		vmov.f32	s15, #5.0e-1
 2472 0170 27EE277A 		vmul.f32	s14, s14, s15
 2473 0174 84ED015A 		vstr.32	s10, [r4, #4]
 2474 0178 84ED007A 		vstr.32	s14, [r4]
 2475 017c C4ED025A 		vstr.32	s11, [r4, #8]
 2476 0180 84ED036A 		vstr.32	s12, [r4, #12]
 2477 0184 02B0     		add	sp, sp, #8
 2478              		@ sp needed
 2479 0186 10BD     		pop	{r4, pc}
 2480              	.L248:
 2481 0188 76EEC66A 		vsub.f32	s13, s13, s12
 2482 018c F7EE007A 		vmov.f32	s15, #1.0e+0
 2483 0190 36EEC77A 		vsub.f32	s14, s13, s14
 2484 0194 37EE277A 		vadd.f32	s14, s14, s15
 2485 0198 B5EE407A 		vcmp.f32	s14, #0
 2486 019c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2487 01a0 32D4     		bmi	.L250
 2488 01a2 F1EEC77A 		vsqrt.f32	s15, s14
 2489              	.L236:
 2490 01a6 91ED075A 		vldr.32	s10, [r1, #28]
 2491 01aa D1ED015A 		vldr.32	s11, [r1, #4]
 2492 01ae 91ED034A 		vldr.32	s8, [r1, #12]
 2493 01b2 91ED066A 		vldr.32	s12, [r1, #24]
 2494 01b6 D1ED024A 		vldr.32	s9, [r1, #8]
 2495 01ba D1ED056A 		vldr.32	s13, [r1, #20]
 2496 01be 37EEA77A 		vadd.f32	s14, s15, s15
 2497 01c2 75EEC45A 		vsub.f32	s11, s11, s8
 2498 01c6 36EE246A 		vadd.f32	s12, s12, s9
 2499 01ca 76EE856A 		vadd.f32	s13, s13, s10
 2500 01ce 85EE875A 		vdiv.f32	s10, s11, s14
 2501 01d2 C6EE075A 		vdiv.f32	s11, s12, s14
 2502 01d6 86EE876A 		vdiv.f32	s12, s13, s14
 2503 01da B6EE007A 		vmov.f32	s14, #5.0e-1
 2504 01de 67EE877A 		vmul.f32	s15, s15, s14
 2505 01e2 84ED005A 		vstr.32	s10, [r4]
 2506 01e6 C4ED037A 		vstr.32	s15, [r4, #12]
 2507 01ea C4ED015A 		vstr.32	s11, [r4, #4]
 2508 01ee 84ED026A 		vstr.32	s12, [r4, #8]
ARM GAS  /tmp/ccGVx5Wn.s 			page 45


 2509 01f2 02B0     		add	sp, sp, #8
 2510              		@ sp needed
 2511 01f4 10BD     		pop	{r4, pc}
 2512              	.L246:
 2513 01f6 17EE900A 		vmov	r0, s15
 2514 01fa 0191     		str	r1, [sp, #4]
 2515 01fc FFF7FEFF 		bl	sqrtf
 2516 0200 0199     		ldr	r1, [sp, #4]
 2517 0202 07EE100A 		vmov	s14, r0
 2518 0206 97E7     		b	.L221
 2519              	.L250:
 2520 0208 17EE100A 		vmov	r0, s14
 2521 020c 0191     		str	r1, [sp, #4]
 2522 020e FFF7FEFF 		bl	sqrtf
 2523 0212 0199     		ldr	r1, [sp, #4]
 2524 0214 07EE900A 		vmov	s15, r0
 2525 0218 C5E7     		b	.L236
 2526              	.L249:
 2527 021a 17EE100A 		vmov	r0, s14
 2528 021e 0191     		str	r1, [sp, #4]
 2529 0220 FFF7FEFF 		bl	sqrtf
 2530 0224 0199     		ldr	r1, [sp, #4]
 2531 0226 07EE900A 		vmov	s15, r0
 2532 022a 16E7     		b	.L233
 2533              	.L247:
 2534 022c 17EE100A 		vmov	r0, s14
 2535 0230 0191     		str	r1, [sp, #4]
 2536 0232 FFF7FEFF 		bl	sqrtf
 2537 0236 0199     		ldr	r1, [sp, #4]
 2538 0238 07EE900A 		vmov	s15, r0
 2539 023c 4AE7     		b	.L228
 2540              		.size	float_quat_of_rmat, .-float_quat_of_rmat
 2541 023e 00BF     		.section	.text.float_quat_tilt_twist,"ax",%progbits
 2542              		.align	1
 2543              		.p2align 4,,15
 2544              		.global	float_quat_tilt_twist
 2545              		.syntax unified
 2546              		.thumb
 2547              		.thumb_func
 2548              		.fpu fpv4-sp-d16
 2549              		.type	float_quat_tilt_twist, %function
 2550              	float_quat_tilt_twist:
 2551              		@ args = 0, pretend = 0, frame = 40
 2552              		@ frame_needed = 0, uses_anonymous_args = 0
 2553 0000 70B5     		push	{r4, r5, r6, lr}
 2554 0002 D2ED016A 		vldr.32	s13, [r2, #4]
 2555 0006 92ED027A 		vldr.32	s14, [r2, #8]
 2556 000a D2ED037A 		vldr.32	s15, [r2, #12]
 2557 000e D2F800C0 		ldr	ip, [r2]	@ float
 2558 0012 8AB0     		sub	sp, sp, #40
 2559 0014 0546     		mov	r5, r0
 2560 0016 F1EE666A 		vneg.f32	s13, s13
 2561 001a B1EE477A 		vneg.f32	s14, s14
 2562 001e F1EE677A 		vneg.f32	s15, s15
 2563 0022 0023     		movs	r3, #0
 2564 0024 F7EE001A 		vmov.f32	s3, #1.0e+0
 2565 0028 1646     		mov	r6, r2
ARM GAS  /tmp/ccGVx5Wn.s 			page 46


 2566 002a 0C46     		mov	r4, r1
 2567 002c 6A46     		mov	r2, sp
 2568 002e 06A9     		add	r1, sp, #24
 2569 0030 03A8     		add	r0, sp, #12
 2570 0032 CDED076A 		vstr.32	s13, [sp, #28]
 2571 0036 8DED087A 		vstr.32	s14, [sp, #32]
 2572 003a CDED097A 		vstr.32	s15, [sp, #36]
 2573 003e 0093     		str	r3, [sp]	@ float
 2574 0040 0193     		str	r3, [sp, #4]	@ float
 2575 0042 CDED021A 		vstr.32	s3, [sp, #8]
 2576 0046 CDF818C0 		str	ip, [sp, #24]	@ float
 2577 004a FFF7FEFF 		bl	float_quat_vmult
 2578 004e DDED023A 		vldr.32	s7, [sp, #8]
 2579 0052 DDED044A 		vldr.32	s9, [sp, #16]
 2580 0056 DDED057A 		vldr.32	s15, [sp, #20]
 2581 005a 9DED014A 		vldr.32	s8, [sp, #4]
 2582 005e 9DED005A 		vldr.32	s10, [sp]
 2583 0062 DDED036A 		vldr.32	s13, [sp, #12]
 2584 0066 64EEE35A 		vnmul.f32	s11, s9, s7
 2585 006a 37EEA16A 		vadd.f32	s12, s15, s3
 2586 006e E4EE275A 		vfma.f32	s11, s8, s15
 2587 0072 65EE677A 		vnmul.f32	s15, s10, s15
 2588 0076 25EEA57A 		vmul.f32	s14, s11, s11
 2589 007a E3EEA67A 		vfma.f32	s15, s7, s13
 2590 007e A6EE067A 		vfma.f32	s14, s12, s12
 2591 0082 66EEC46A 		vnmul.f32	s13, s13, s8
 2592 0086 A7EEA77A 		vfma.f32	s14, s15, s15
 2593 008a E4EE856A 		vfma.f32	s13, s9, s10
 2594 008e C5ED027A 		vstr.32	s15, [r5, #8]
 2595 0092 F0EE477A 		vmov.f32	s15, s14
 2596 0096 E6EEA67A 		vfma.f32	s15, s13, s13
 2597 009a 85ED006A 		vstr.32	s12, [r5]
 2598 009e F5EE407A 		vcmp.f32	s15, #0
 2599 00a2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2600 00a6 C5ED015A 		vstr.32	s11, [r5, #4]
 2601 00aa C5ED036A 		vstr.32	s13, [r5, #12]
 2602 00ae 72D4     		bmi	.L271
 2603 00b0 B1EEE77A 		vsqrt.f32	s14, s15
 2604              	.L257:
 2605 00b4 DFED3F7A 		vldr.32	s15, .L274
 2606 00b8 B4EEE77A 		vcmpe.f32	s14, s15
 2607 00bc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2608 00c0 17DD     		ble	.L258
 2609 00c2 95ED006A 		vldr.32	s12, [r5]
 2610 00c6 D5ED016A 		vldr.32	s13, [r5, #4]
 2611 00ca D5ED027A 		vldr.32	s15, [r5, #8]
 2612 00ce 95ED035A 		vldr.32	s10, [r5, #12]
 2613 00d2 C6EE075A 		vdiv.f32	s11, s12, s14
 2614 00d6 86EE876A 		vdiv.f32	s12, s13, s14
 2615 00da C7EE876A 		vdiv.f32	s13, s15, s14
 2616 00de C5EE077A 		vdiv.f32	s15, s10, s14
 2617 00e2 C5ED005A 		vstr.32	s11, [r5]
 2618 00e6 85ED016A 		vstr.32	s12, [r5, #4]
 2619 00ea C5ED026A 		vstr.32	s13, [r5, #8]
 2620 00ee C5ED037A 		vstr.32	s15, [r5, #12]
 2621              	.L258:
 2622 00f2 3246     		mov	r2, r6
ARM GAS  /tmp/ccGVx5Wn.s 			page 47


 2623 00f4 2946     		mov	r1, r5
 2624 00f6 2046     		mov	r0, r4
 2625 00f8 FFF7FEFF 		bl	float_quat_inv_comp
 2626 00fc 94ED007A 		vldr.32	s14, [r4]
 2627 0100 D4ED017A 		vldr.32	s15, [r4, #4]
 2628 0104 94ED026A 		vldr.32	s12, [r4, #8]
 2629 0108 D4ED036A 		vldr.32	s13, [r4, #12]
 2630 010c B5EEC07A 		vcmpe.f32	s14, #0
 2631 0110 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2632 0114 0FD5     		bpl	.L261
 2633 0116 B1EE477A 		vneg.f32	s14, s14
 2634 011a F1EE677A 		vneg.f32	s15, s15
 2635 011e B1EE466A 		vneg.f32	s12, s12
 2636 0122 F1EE666A 		vneg.f32	s13, s13
 2637 0126 84ED007A 		vstr.32	s14, [r4]
 2638 012a C4ED017A 		vstr.32	s15, [r4, #4]
 2639 012e 84ED026A 		vstr.32	s12, [r4, #8]
 2640 0132 C4ED036A 		vstr.32	s13, [r4, #12]
 2641              	.L261:
 2642 0136 67EEA77A 		vmul.f32	s15, s15, s15
 2643 013a E7EE077A 		vfma.f32	s15, s14, s14
 2644 013e E6EE067A 		vfma.f32	s15, s12, s12
 2645 0142 E6EEA67A 		vfma.f32	s15, s13, s13
 2646 0146 F5EE407A 		vcmp.f32	s15, #0
 2647 014a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2648 014e 29D4     		bmi	.L272
 2649 0150 B1EEE77A 		vsqrt.f32	s14, s15
 2650              	.L264:
 2651 0154 DFED177A 		vldr.32	s15, .L274
 2652 0158 B4EEE77A 		vcmpe.f32	s14, s15
 2653 015c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2654 0160 17DD     		ble	.L254
 2655 0162 94ED006A 		vldr.32	s12, [r4]
 2656 0166 D4ED016A 		vldr.32	s13, [r4, #4]
 2657 016a D4ED027A 		vldr.32	s15, [r4, #8]
 2658 016e 94ED035A 		vldr.32	s10, [r4, #12]
 2659 0172 C6EE075A 		vdiv.f32	s11, s12, s14
 2660 0176 86EE876A 		vdiv.f32	s12, s13, s14
 2661 017a C7EE876A 		vdiv.f32	s13, s15, s14
 2662 017e C5EE077A 		vdiv.f32	s15, s10, s14
 2663 0182 C4ED005A 		vstr.32	s11, [r4]
 2664 0186 84ED016A 		vstr.32	s12, [r4, #4]
 2665 018a C4ED026A 		vstr.32	s13, [r4, #8]
 2666 018e C4ED037A 		vstr.32	s15, [r4, #12]
 2667              	.L254:
 2668 0192 0AB0     		add	sp, sp, #40
 2669              		@ sp needed
 2670 0194 70BD     		pop	{r4, r5, r6, pc}
 2671              	.L271:
 2672 0196 17EE900A 		vmov	r0, s15
 2673 019a FFF7FEFF 		bl	sqrtf
 2674 019e 07EE100A 		vmov	s14, r0
 2675 01a2 87E7     		b	.L257
 2676              	.L272:
 2677 01a4 17EE900A 		vmov	r0, s15
 2678 01a8 FFF7FEFF 		bl	sqrtf
 2679 01ac 07EE100A 		vmov	s14, r0
ARM GAS  /tmp/ccGVx5Wn.s 			page 48


 2680 01b0 D0E7     		b	.L264
 2681              	.L275:
 2682 01b2 00BF     		.align	2
 2683              	.L274:
 2684 01b4 00008000 		.word	8388608
 2685              		.size	float_quat_tilt_twist, .-float_quat_tilt_twist
 2686              		.section	.text.float_eulers_of_rmat,"ax",%progbits
 2687              		.align	1
 2688              		.p2align 4,,15
 2689              		.global	float_eulers_of_rmat
 2690              		.syntax unified
 2691              		.thumb
 2692              		.thumb_func
 2693              		.fpu fpv4-sp-d16
 2694              		.type	float_eulers_of_rmat, %function
 2695              	float_eulers_of_rmat:
 2696              		@ args = 0, pretend = 0, frame = 0
 2697              		@ frame_needed = 0, uses_anonymous_args = 0
 2698 0000 70B5     		push	{r4, r5, r6, lr}
 2699 0002 2DED028B 		vpush.64	{d8}
 2700 0006 91ED028A 		vldr.32	s16, [r1, #8]
 2701 000a 0E68     		ldr	r6, [r1]	@ float
 2702 000c 4D68     		ldr	r5, [r1, #4]	@ float
 2703 000e FFEE007A 		vmov.f32	s15, #-1.0e+0
 2704 0012 B4EEE78A 		vcmpe.f32	s16, s15
 2705 0016 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2706 001a 0446     		mov	r4, r0
 2707 001c 4869     		ldr	r0, [r1, #20]	@ float
 2708 001e 096A     		ldr	r1, [r1, #32]	@ float
 2709 0020 1EDD     		ble	.L281
 2710 0022 F7EE007A 		vmov.f32	s15, #1.0e+0
 2711 0026 B4EEE78A 		vcmpe.f32	s16, s15
 2712 002a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2713 002e 58BF     		it	pl
 2714 0030 B0EE678A 		vmovpl.f32	s16, s15
 2715              	.L277:
 2716 0034 FFF7FEFF 		bl	atan2f
 2717 0038 0346     		mov	r3, r0	@ float
 2718 003a 2360     		str	r3, [r4]	@ float
 2719 003c 18EE100A 		vmov	r0, s16
 2720 0040 FFF7FEFF 		bl	asinf
 2721 0044 07EE900A 		vmov	s15, r0
 2722 0048 F1EE677A 		vneg.f32	s15, s15
 2723 004c 3146     		mov	r1, r6	@ float
 2724 004e 2846     		mov	r0, r5	@ float
 2725 0050 C4ED017A 		vstr.32	s15, [r4, #4]
 2726 0054 FFF7FEFF 		bl	atan2f
 2727 0058 BDEC028B 		vldm	sp!, {d8}
 2728 005c A060     		str	r0, [r4, #8]	@ float
 2729 005e 70BD     		pop	{r4, r5, r6, pc}
 2730              	.L281:
 2731 0060 B0EE678A 		vmov.f32	s16, s15
 2732 0064 E6E7     		b	.L277
 2733              		.size	float_eulers_of_rmat, .-float_eulers_of_rmat
 2734 0066 00BF     		.section	.text.float_eulers_of_quat,"ax",%progbits
 2735              		.align	1
 2736              		.p2align 4,,15
ARM GAS  /tmp/ccGVx5Wn.s 			page 49


 2737              		.global	float_eulers_of_quat
 2738              		.syntax unified
 2739              		.thumb
 2740              		.thumb_func
 2741              		.fpu fpv4-sp-d16
 2742              		.type	float_eulers_of_quat, %function
 2743              	float_eulers_of_quat:
 2744              		@ args = 0, pretend = 0, frame = 0
 2745              		@ frame_needed = 0, uses_anonymous_args = 0
 2746 0000 38B5     		push	{r3, r4, r5, lr}
 2747 0002 2DED088B 		vpush.64	{d8, d9, d10, d11}
 2748 0006 91ED02AA 		vldr.32	s20, [r1, #8]
 2749 000a D1ED03AA 		vldr.32	s21, [r1, #12]
 2750 000e D1ED019A 		vldr.32	s19, [r1, #4]
 2751 0012 91ED00BA 		vldr.32	s22, [r1]
 2752 0016 6AEE0ABA 		vmul.f32	s23, s20, s20
 2753 001a 0446     		mov	r4, r0
 2754 001c F0EE6B7A 		vmov.f32	s15, s23
 2755 0020 EAEEAA7A 		vfma.f32	s15, s21, s21
 2756 0024 69EE8A8A 		vmul.f32	s17, s19, s20
 2757 0028 17EE900A 		vmov	r0, s15
 2758 002c FFF7FEFF 		bl	__aeabi_f2d
 2759 0030 0246     		mov	r2, r0
 2760 0032 0B46     		mov	r3, r1
 2761 0034 FFF7FEFF 		bl	__aeabi_dadd
 2762 0038 2AEE2A9A 		vmul.f32	s18, s20, s21
 2763 003c 0246     		mov	r2, r0
 2764 003e 0B46     		mov	r3, r1
 2765 0040 0020     		movs	r0, #0
 2766 0042 2B49     		ldr	r1, .L290
 2767 0044 FFF7FEFF 		bl	__aeabi_dsub
 2768 0048 FFF7FEFF 		bl	__aeabi_d2f
 2769 004c E9EEA9BA 		vfma.f32	s23, s19, s19
 2770 0050 0546     		mov	r5, r0	@ float
 2771 0052 F0EE687A 		vmov.f32	s15, s17
 2772 0056 B0EE497A 		vmov.f32	s14, s18
 2773 005a EAEE8B7A 		vfma.f32	s15, s21, s22
 2774 005e A9EE8B7A 		vfma.f32	s14, s19, s22
 2775 0062 1BEE900A 		vmov	r0, s23
 2776 0066 77EEA78A 		vadd.f32	s17, s15, s15
 2777 006a 37EE079A 		vadd.f32	s18, s14, s14
 2778 006e FFF7FEFF 		bl	__aeabi_f2d
 2779 0072 29EEAA8A 		vmul.f32	s16, s19, s21
 2780 0076 0246     		mov	r2, r0
 2781 0078 0B46     		mov	r3, r1
 2782 007a FFF7FEFF 		bl	__aeabi_dadd
 2783 007e AAEE4B8A 		vfms.f32	s16, s20, s22
 2784 0082 0246     		mov	r2, r0
 2785 0084 0B46     		mov	r3, r1
 2786 0086 0020     		movs	r0, #0
 2787 0088 1949     		ldr	r1, .L290
 2788 008a FFF7FEFF 		bl	__aeabi_dsub
 2789 008e 38EE088A 		vadd.f32	s16, s16, s16
 2790 0092 FFF7FEFF 		bl	__aeabi_d2f
 2791 0096 FFEE007A 		vmov.f32	s15, #-1.0e+0
 2792 009a B4EEE78A 		vcmpe.f32	s16, s15
 2793 009e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
ARM GAS  /tmp/ccGVx5Wn.s 			page 50


 2794 00a2 0146     		mov	r1, r0	@ float
 2795 00a4 21DD     		ble	.L288
 2796 00a6 F7EE007A 		vmov.f32	s15, #1.0e+0
 2797 00aa B4EEE78A 		vcmpe.f32	s16, s15
 2798 00ae F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2799 00b2 58BF     		it	pl
 2800 00b4 B0EE678A 		vmovpl.f32	s16, s15
 2801              	.L284:
 2802 00b8 19EE100A 		vmov	r0, s18
 2803 00bc FFF7FEFF 		bl	atan2f
 2804 00c0 0346     		mov	r3, r0	@ float
 2805 00c2 2360     		str	r3, [r4]	@ float
 2806 00c4 18EE100A 		vmov	r0, s16
 2807 00c8 FFF7FEFF 		bl	asinf
 2808 00cc 07EE900A 		vmov	s15, r0
 2809 00d0 F1EE677A 		vneg.f32	s15, s15
 2810 00d4 18EE900A 		vmov	r0, s17
 2811 00d8 2946     		mov	r1, r5	@ float
 2812 00da C4ED017A 		vstr.32	s15, [r4, #4]
 2813 00de FFF7FEFF 		bl	atan2f
 2814 00e2 BDEC088B 		vldm	sp!, {d8-d11}
 2815 00e6 A060     		str	r0, [r4, #8]	@ float
 2816 00e8 38BD     		pop	{r3, r4, r5, pc}
 2817              	.L288:
 2818 00ea B0EE678A 		vmov.f32	s16, s15
 2819 00ee E3E7     		b	.L284
 2820              	.L291:
 2821              		.align	2
 2822              	.L290:
 2823 00f0 0000F03F 		.word	1072693248
 2824              		.size	float_eulers_of_quat, .-float_eulers_of_quat
 2825              		.section	.text.float_eulers_of_quat_yxz,"ax",%progbits
 2826              		.align	1
 2827              		.p2align 4,,15
 2828              		.global	float_eulers_of_quat_yxz
 2829              		.syntax unified
 2830              		.thumb
 2831              		.thumb_func
 2832              		.fpu fpv4-sp-d16
 2833              		.type	float_eulers_of_quat_yxz, %function
 2834              	float_eulers_of_quat_yxz:
 2835              		@ args = 0, pretend = 0, frame = 0
 2836              		@ frame_needed = 0, uses_anonymous_args = 0
 2837 0000 D1ED005A 		vldr.32	s11, [r1]
 2838 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 2839 0008 D1ED036A 		vldr.32	s13, [r1, #12]
 2840 000c 91ED025A 		vldr.32	s10, [r1, #8]
 2841 0010 10B5     		push	{r4, lr}
 2842 0012 25EEA57A 		vmul.f32	s14, s11, s11
 2843 0016 2DED048B 		vpush.64	{d8, d9}
 2844 001a A7EEE77A 		vfms.f32	s14, s15, s15
 2845 001e 0446     		mov	r4, r0
 2846 0020 25EE268A 		vmul.f32	s16, s10, s13
 2847 0024 A5EE057A 		vfma.f32	s14, s10, s10
 2848 0028 A7EEE58A 		vfms.f32	s16, s15, s11
 2849 002c 27EE856A 		vmul.f32	s12, s15, s10
 2850 0030 67EEA67A 		vmul.f32	s15, s15, s13
ARM GAS  /tmp/ccGVx5Wn.s 			page 51


 2851 0034 A6EEA56A 		vfma.f32	s12, s13, s11
 2852 0038 E5EE257A 		vfma.f32	s15, s10, s11
 2853 003c F8EE005A 		vmov.f32	s11, #-2.0e+0
 2854 0040 B0EE475A 		vmov.f32	s10, s14
 2855 0044 28EE258A 		vmul.f32	s16, s16, s11
 2856 0048 A6EEA65A 		vfma.f32	s10, s13, s13
 2857 004c A6EEE67A 		vfms.f32	s14, s13, s13
 2858 0050 FFEE005A 		vmov.f32	s11, #-1.0e+0
 2859 0054 B4EEE58A 		vcmpe.f32	s16, s11
 2860 0058 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2861 005c 15EE101A 		vmov	r1, s10
 2862 0060 77EEA77A 		vadd.f32	s15, s15, s15
 2863 0064 36EE069A 		vadd.f32	s18, s12, s12
 2864 0068 F0EE478A 		vmov.f32	s17, s14
 2865 006c 1EDD     		ble	.L297
 2866 006e B7EE007A 		vmov.f32	s14, #1.0e+0
 2867 0072 B4EEC78A 		vcmpe.f32	s16, s14
 2868 0076 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2869 007a 58BF     		it	pl
 2870 007c B0EE478A 		vmovpl.f32	s16, s14
 2871              	.L293:
 2872 0080 17EE900A 		vmov	r0, s15
 2873 0084 FFF7FEFF 		bl	atan2f
 2874 0088 0346     		mov	r3, r0	@ float
 2875 008a 6360     		str	r3, [r4, #4]	@ float
 2876 008c 18EE100A 		vmov	r0, s16
 2877 0090 FFF7FEFF 		bl	asinf
 2878 0094 0346     		mov	r3, r0	@ float
 2879 0096 18EE901A 		vmov	r1, s17
 2880 009a 19EE100A 		vmov	r0, s18
 2881 009e 2360     		str	r3, [r4]	@ float
 2882 00a0 FFF7FEFF 		bl	atan2f
 2883 00a4 BDEC048B 		vldm	sp!, {d8-d9}
 2884 00a8 A060     		str	r0, [r4, #8]	@ float
 2885 00aa 10BD     		pop	{r4, pc}
 2886              	.L297:
 2887 00ac B0EE658A 		vmov.f32	s16, s11
 2888 00b0 E6E7     		b	.L293
 2889              		.size	float_eulers_of_quat_yxz, .-float_eulers_of_quat_yxz
 2890 00b2 00BF     		.section	.text.float_eulers_of_quat_zxy,"ax",%progbits
 2891              		.align	1
 2892              		.p2align 4,,15
 2893              		.global	float_eulers_of_quat_zxy
 2894              		.syntax unified
 2895              		.thumb
 2896              		.thumb_func
 2897              		.fpu fpv4-sp-d16
 2898              		.type	float_eulers_of_quat_zxy, %function
 2899              	float_eulers_of_quat_zxy:
 2900              		@ args = 0, pretend = 0, frame = 0
 2901              		@ frame_needed = 0, uses_anonymous_args = 0
 2902 0000 D1ED005A 		vldr.32	s11, [r1]
 2903 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 2904 0008 91ED026A 		vldr.32	s12, [r1, #8]
 2905 000c D1ED036A 		vldr.32	s13, [r1, #12]
 2906 0010 10B5     		push	{r4, lr}
 2907 0012 25EEA57A 		vmul.f32	s14, s11, s11
ARM GAS  /tmp/ccGVx5Wn.s 			page 52


 2908 0016 2DED048B 		vpush.64	{d8, d9}
 2909 001a A7EEE77A 		vfms.f32	s14, s15, s15
 2910 001e 0446     		mov	r4, r0
 2911 0020 26EE268A 		vmul.f32	s16, s12, s13
 2912 0024 B0EE475A 		vmov.f32	s10, s14
 2913 0028 A7EEA58A 		vfma.f32	s16, s15, s11
 2914 002c A6EE065A 		vfma.f32	s10, s12, s12
 2915 0030 A6EE467A 		vfms.f32	s14, s12, s12
 2916 0034 27EEA69A 		vmul.f32	s18, s15, s13
 2917 0038 67EE867A 		vmul.f32	s15, s15, s12
 2918 003c A6EE659A 		vfms.f32	s18, s12, s11
 2919 0040 E6EEE57A 		vfms.f32	s15, s13, s11
 2920 0044 A6EEE65A 		vfms.f32	s10, s13, s13
 2921 0048 A6EEA67A 		vfma.f32	s14, s13, s13
 2922 004c 38EE088A 		vadd.f32	s16, s16, s16
 2923 0050 FFEE005A 		vmov.f32	s11, #-1.0e+0
 2924 0054 B4EEE58A 		vcmpe.f32	s16, s11
 2925 0058 B8EE006A 		vmov.f32	s12, #-2.0e+0
 2926 005c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2927 0060 15EE101A 		vmov	r1, s10
 2928 0064 67EE867A 		vmul.f32	s15, s15, s12
 2929 0068 29EE069A 		vmul.f32	s18, s18, s12
 2930 006c F0EE478A 		vmov.f32	s17, s14
 2931 0070 1EDD     		ble	.L304
 2932 0072 B7EE007A 		vmov.f32	s14, #1.0e+0
 2933 0076 B4EEC78A 		vcmpe.f32	s16, s14
 2934 007a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2935 007e 58BF     		it	pl
 2936 0080 B0EE478A 		vmovpl.f32	s16, s14
 2937              	.L300:
 2938 0084 17EE900A 		vmov	r0, s15
 2939 0088 FFF7FEFF 		bl	atan2f
 2940 008c 0346     		mov	r3, r0	@ float
 2941 008e A360     		str	r3, [r4, #8]	@ float
 2942 0090 18EE100A 		vmov	r0, s16
 2943 0094 FFF7FEFF 		bl	asinf
 2944 0098 0346     		mov	r3, r0	@ float
 2945 009a 18EE901A 		vmov	r1, s17
 2946 009e 19EE100A 		vmov	r0, s18
 2947 00a2 2360     		str	r3, [r4]	@ float
 2948 00a4 FFF7FEFF 		bl	atan2f
 2949 00a8 BDEC048B 		vldm	sp!, {d8-d9}
 2950 00ac 6060     		str	r0, [r4, #4]	@ float
 2951 00ae 10BD     		pop	{r4, pc}
 2952              	.L304:
 2953 00b0 B0EE658A 		vmov.f32	s16, s11
 2954 00b4 E6E7     		b	.L300
 2955              		.size	float_eulers_of_quat_zxy, .-float_eulers_of_quat_zxy
 2956 00b6 00BF     		.section	.text.float_mat_inv_2d,"ax",%progbits
 2957              		.align	1
 2958              		.p2align 4,,15
 2959              		.global	float_mat_inv_2d
 2960              		.syntax unified
 2961              		.thumb
 2962              		.thumb_func
 2963              		.fpu fpv4-sp-d16
 2964              		.type	float_mat_inv_2d, %function
ARM GAS  /tmp/ccGVx5Wn.s 			page 53


 2965              	float_mat_inv_2d:
 2966              		@ args = 0, pretend = 0, frame = 0
 2967              		@ frame_needed = 0, uses_anonymous_args = 0
 2968 0000 38B5     		push	{r3, r4, r5, lr}
 2969 0002 D1ED017A 		vldr.32	s15, [r1, #4]
 2970 0006 2DED028B 		vpush.64	{d8}
 2971 000a 91ED028A 		vldr.32	s16, [r1, #8]
 2972 000e D1ED038A 		vldr.32	s17, [r1, #12]
 2973 0012 28EE678A 		vnmul.f32	s16, s16, s15
 2974 0016 D1ED007A 		vldr.32	s15, [r1]
 2975 001a A7EEA88A 		vfma.f32	s16, s15, s17
 2976 001e 0546     		mov	r5, r0
 2977 0020 0C46     		mov	r4, r1
 2978 0022 F0EEC87A 		vabs.f32	s15, s16
 2979 0026 17EE900A 		vmov	r0, s15
 2980 002a FFF7FEFF 		bl	__aeabi_f2d
 2981 002e 14A3     		adr	r3, .L310
 2982 0030 D3E90023 		ldrd	r2, [r3]
 2983 0034 FFF7FEFF 		bl	__aeabi_dcmplt
 2984 0038 E0B9     		cbnz	r0, .L308
 2985 003a C8EE887A 		vdiv.f32	s15, s17, s16
 2986 003e C5ED007A 		vstr.32	s15, [r5]
 2987 0042 D4ED017A 		vldr.32	s15, [r4, #4]
 2988 0046 F1EE677A 		vneg.f32	s15, s15
 2989 004a 87EE887A 		vdiv.f32	s14, s15, s16
 2990 004e 85ED017A 		vstr.32	s14, [r5, #4]
 2991 0052 D4ED027A 		vldr.32	s15, [r4, #8]
 2992 0056 F1EE677A 		vneg.f32	s15, s15
 2993 005a 87EE887A 		vdiv.f32	s14, s15, s16
 2994 005e 85ED027A 		vstr.32	s14, [r5, #8]
 2995 0062 94ED007A 		vldr.32	s14, [r4]
 2996 0066 C7EE087A 		vdiv.f32	s15, s14, s16
 2997 006a BDEC028B 		vldm	sp!, {d8}
 2998 006e C5ED037A 		vstr.32	s15, [r5, #12]
 2999 0072 38BD     		pop	{r3, r4, r5, pc}
 3000              	.L308:
 3001 0074 BDEC028B 		vldm	sp!, {d8}
 3002 0078 0120     		movs	r0, #1
 3003 007a 38BD     		pop	{r3, r4, r5, pc}
 3004              	.L311:
 3005 007c AFF30080 		.align	3
 3006              	.L310:
 3007 0080 2D431CEB 		.word	-350469331
 3008 0084 E2361A3F 		.word	1058682594
 3009              		.size	float_mat_inv_2d, .-float_mat_inv_2d
 3010              		.section	.text.float_mat2_mult,"ax",%progbits
 3011              		.align	1
 3012              		.p2align 4,,15
 3013              		.global	float_mat2_mult
 3014              		.syntax unified
 3015              		.thumb
 3016              		.thumb_func
 3017              		.fpu fpv4-sp-d16
 3018              		.type	float_mat2_mult, %function
 3019              	float_mat2_mult:
 3020              		@ args = 0, pretend = 0, frame = 8
 3021              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccGVx5Wn.s 			page 54


 3022              		@ link register save eliminated.
 3023 0000 82B0     		sub	sp, sp, #8
 3024 0002 0DF1080C 		add	ip, sp, #8
 3025 0006 0CE90C00 		stmdb	ip, {r2, r3}
 3026 000a 91ED017A 		vldr.32	s14, [r1, #4]
 3027 000e DDED017A 		vldr.32	s15, [sp, #4]
 3028 0012 91ED006A 		vldr.32	s12, [r1]
 3029 0016 DDED006A 		vldr.32	s13, [sp]
 3030 001a 27EE877A 		vmul.f32	s14, s15, s14
 3031 001e A6EE267A 		vfma.f32	s14, s12, s13
 3032 0022 80ED007A 		vstr.32	s14, [r0]
 3033 0026 91ED036A 		vldr.32	s12, [r1, #12]
 3034 002a 91ED027A 		vldr.32	s14, [r1, #8]
 3035 002e 67EE867A 		vmul.f32	s15, s15, s12
 3036 0032 E7EE267A 		vfma.f32	s15, s14, s13
 3037 0036 C0ED017A 		vstr.32	s15, [r0, #4]
 3038 003a 02B0     		add	sp, sp, #8
 3039              		@ sp needed
 3040 003c 7047     		bx	lr
 3041              		.size	float_mat2_mult, .-float_mat2_mult
 3042 003e 00BF     		.section	.text.float_mat_inv_3d,"ax",%progbits
 3043              		.align	1
 3044              		.p2align 4,,15
 3045              		.global	float_mat_inv_3d
 3046              		.syntax unified
 3047              		.thumb
 3048              		.thumb_func
 3049              		.fpu fpv4-sp-d16
 3050              		.type	float_mat_inv_3d, %function
 3051              	float_mat_inv_3d:
 3052              		@ args = 0, pretend = 0, frame = 0
 3053              		@ frame_needed = 0, uses_anonymous_args = 0
 3054              		@ link register save eliminated.
 3055 0000 D1ED076A 		vldr.32	s13, [r1, #28]
 3056 0004 D1ED023A 		vldr.32	s7, [r1, #8]
 3057 0008 91ED087A 		vldr.32	s14, [r1, #32]
 3058 000c D1ED052A 		vldr.32	s5, [r1, #20]
 3059 0010 91ED014A 		vldr.32	s8, [r1, #4]
 3060 0014 91ED043A 		vldr.32	s6, [r1, #16]
 3061 0018 91ED032A 		vldr.32	s4, [r1, #12]
 3062 001c D1ED005A 		vldr.32	s11, [r1]
 3063 0020 D1ED061A 		vldr.32	s3, [r1, #24]
 3064 0024 9FED321A 		vldr.32	s2, .L321
 3065 0028 23EEE66A 		vnmul.f32	s12, s7, s13
 3066 002c 66EEE24A 		vnmul.f32	s9, s13, s5
 3067 0030 A7EE046A 		vfma.f32	s12, s14, s8
 3068 0034 0346     		mov	r3, r0
 3069 0036 E3EE074A 		vfma.f32	s9, s6, s14
 3070 003a 23EEC35A 		vnmul.f32	s10, s7, s6
 3071 003e 66EE427A 		vnmul.f32	s15, s12, s4
 3072 0042 A2EE845A 		vfma.f32	s10, s5, s8
 3073 0046 E5EEA47A 		vfma.f32	s15, s11, s9
 3074 004a E1EE857A 		vfma.f32	s15, s3, s10
 3075 004e F0EEE70A 		vabs.f32	s1, s15
 3076 0052 F4EEC10A 		vcmpe.f32	s1, s2
 3077 0056 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3078 005a 01DC     		bgt	.L320
ARM GAS  /tmp/ccGVx5Wn.s 			page 55


 3079 005c 0120     		movs	r0, #1
 3080 005e 7047     		bx	lr
 3081              	.L320:
 3082 0060 27EE020A 		vmul.f32	s0, s14, s4
 3083 0064 22EEA51A 		vmul.f32	s2, s5, s11
 3084 0068 66EEA50A 		vmul.f32	s1, s13, s11
 3085 006c A2EEE10A 		vfms.f32	s0, s5, s3
 3086 0070 0020     		movs	r0, #0
 3087 0072 66EE826A 		vmul.f32	s13, s13, s4
 3088 0076 27EE257A 		vmul.f32	s14, s14, s11
 3089 007a F0EE412A 		vmov.f32	s5, s2
 3090 007e 63EE255A 		vmul.f32	s11, s6, s11
 3091 0082 E4EE610A 		vfms.f32	s1, s8, s3
 3092 0086 E3EEC22A 		vfms.f32	s5, s7, s4
 3093 008a E3EE616A 		vfms.f32	s13, s6, s3
 3094 008e A3EEE17A 		vfms.f32	s14, s7, s3
 3095 0092 E4EE425A 		vfms.f32	s11, s8, s4
 3096 0096 B1EE403A 		vneg.f32	s6, s0
 3097 009a B1EE624A 		vneg.f32	s8, s5
 3098 009e B1EE466A 		vneg.f32	s12, s12
 3099 00a2 F1EE603A 		vneg.f32	s7, s1
 3100 00a6 84EEA71A 		vdiv.f32	s2, s9, s15
 3101 00aa C3EE271A 		vdiv.f32	s3, s6, s15
 3102 00ae 86EEA72A 		vdiv.f32	s4, s13, s15
 3103 00b2 C6EE272A 		vdiv.f32	s5, s12, s15
 3104 00b6 87EE273A 		vdiv.f32	s6, s14, s15
 3105 00ba C3EEA74A 		vdiv.f32	s9, s7, s15
 3106 00be 85EE276A 		vdiv.f32	s12, s10, s15
 3107 00c2 C4EE276A 		vdiv.f32	s13, s8, s15
 3108 00c6 85EEA77A 		vdiv.f32	s14, s11, s15
 3109 00ca 83ED001A 		vstr.32	s2, [r3]
 3110 00ce C3ED031A 		vstr.32	s3, [r3, #12]
 3111 00d2 83ED062A 		vstr.32	s4, [r3, #24]
 3112 00d6 C3ED012A 		vstr.32	s5, [r3, #4]
 3113 00da 83ED043A 		vstr.32	s6, [r3, #16]
 3114 00de C3ED074A 		vstr.32	s9, [r3, #28]
 3115 00e2 83ED026A 		vstr.32	s12, [r3, #8]
 3116 00e6 C3ED056A 		vstr.32	s13, [r3, #20]
 3117 00ea 83ED087A 		vstr.32	s14, [r3, #32]
 3118 00ee 7047     		bx	lr
 3119              	.L322:
 3120              		.align	2
 3121              	.L321:
 3122 00f0 00000034 		.word	872415232
 3123              		.size	float_mat_inv_3d, .-float_mat_inv_3d
 3124              		.section	.text.float_mat3_mult,"ax",%progbits
 3125              		.align	1
 3126              		.p2align 4,,15
 3127              		.global	float_mat3_mult
 3128              		.syntax unified
 3129              		.thumb
 3130              		.thumb_func
 3131              		.fpu fpv4-sp-d16
 3132              		.type	float_mat3_mult, %function
 3133              	float_mat3_mult:
 3134              		@ args = 12, pretend = 8, frame = 0
 3135              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccGVx5Wn.s 			page 56


 3136              		@ link register save eliminated.
 3137 0000 82B0     		sub	sp, sp, #8
 3138 0002 8DE80C00 		stm	sp, {r2, r3}
 3139 0006 91ED017A 		vldr.32	s14, [r1, #4]
 3140 000a DDED017A 		vldr.32	s15, [sp, #4]
 3141 000e D1ED006A 		vldr.32	s13, [r1]
 3142 0012 9DED006A 		vldr.32	s12, [sp]
 3143 0016 D1ED025A 		vldr.32	s11, [r1, #8]
 3144 001a 27EE877A 		vmul.f32	s14, s15, s14
 3145 001e A6EE867A 		vfma.f32	s14, s13, s12
 3146 0022 DDED026A 		vldr.32	s13, [sp, #8]
 3147 0026 A5EEA67A 		vfma.f32	s14, s11, s13
 3148 002a 02B0     		add	sp, sp, #8
 3149 002c 80ED007A 		vstr.32	s14, [r0]
 3150 0030 91ED047A 		vldr.32	s14, [r1, #16]
 3151 0034 91ED035A 		vldr.32	s10, [r1, #12]
 3152 0038 D1ED055A 		vldr.32	s11, [r1, #20]
 3153 003c 27EE877A 		vmul.f32	s14, s15, s14
 3154 0040 A5EE067A 		vfma.f32	s14, s10, s12
 3155 0044 A5EEA67A 		vfma.f32	s14, s11, s13
 3156 0048 80ED017A 		vstr.32	s14, [r0, #4]
 3157 004c 91ED077A 		vldr.32	s14, [r1, #28]
 3158 0050 D1ED065A 		vldr.32	s11, [r1, #24]
 3159 0054 67EE877A 		vmul.f32	s15, s15, s14
 3160 0058 91ED087A 		vldr.32	s14, [r1, #32]
 3161 005c E5EE867A 		vfma.f32	s15, s11, s12
 3162 0060 E6EE877A 		vfma.f32	s15, s13, s14
 3163 0064 C0ED027A 		vstr.32	s15, [r0, #8]
 3164 0068 7047     		bx	lr
 3165              		.size	float_mat3_mult, .-float_mat3_mult
 3166 006a 00BF     		.section	.text.float_mat_inv_4d,"ax",%progbits
 3167              		.align	1
 3168              		.p2align 4,,15
 3169              		.global	float_mat_inv_4d
 3170              		.syntax unified
 3171              		.thumb
 3172              		.thumb_func
 3173              		.fpu fpv4-sp-d16
 3174              		.type	float_mat_inv_4d, %function
 3175              	float_mat_inv_4d:
 3176              		@ args = 0, pretend = 0, frame = 0
 3177              		@ frame_needed = 0, uses_anonymous_args = 0
 3178 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 3179 0004 2DED028B 		vpush.64	{d8}
 3180 0008 85B0     		sub	sp, sp, #20
 3181 000a 0327     		movs	r7, #3
 3182 000c 0226     		movs	r6, #2
 3183 000e 0125     		movs	r5, #1
 3184 0010 8846     		mov	r8, r1
 3185 0012 0446     		mov	r4, r0
 3186 0014 3B46     		mov	r3, r7
 3187 0016 3246     		mov	r2, r6
 3188 0018 2946     		mov	r1, r5
 3189 001a 4046     		mov	r0, r8
 3190 001c CDE90167 		strd	r6, r7, [sp, #4]
 3191 0020 0095     		str	r5, [sp]
 3192 0022 FFF7FEFF 		bl	float_mat_minor_4d
ARM GAS  /tmp/ccGVx5Wn.s 			page 57


 3193 0026 0297     		str	r7, [sp, #8]
 3194 0028 3B46     		mov	r3, r7
 3195 002a 84ED000A 		vstr.32	s0, [r4]
 3196 002e 3246     		mov	r2, r6
 3197 0030 0021     		movs	r1, #0
 3198 0032 4046     		mov	r0, r8
 3199 0034 CDE90056 		strd	r5, r6, [sp]
 3200 0038 B0EE408A 		vmov.f32	s16, s0
 3201 003c FFF7FEFF 		bl	float_mat_minor_4d
 3202 0040 B1EE400A 		vneg.f32	s0, s0
 3203 0044 84ED010A 		vstr.32	s0, [r4, #4]
 3204 0048 3B46     		mov	r3, r7
 3205 004a 2A46     		mov	r2, r5
 3206 004c 0021     		movs	r1, #0
 3207 004e 4046     		mov	r0, r8
 3208 0050 CDE90167 		strd	r6, r7, [sp, #4]
 3209 0054 0095     		str	r5, [sp]
 3210 0056 FFF7FEFF 		bl	float_mat_minor_4d
 3211 005a 3346     		mov	r3, r6
 3212 005c 84ED020A 		vstr.32	s0, [r4, #8]
 3213 0060 2A46     		mov	r2, r5
 3214 0062 0021     		movs	r1, #0
 3215 0064 4046     		mov	r0, r8
 3216 0066 CDE90167 		strd	r6, r7, [sp, #4]
 3217 006a 0095     		str	r5, [sp]
 3218 006c FFF7FEFF 		bl	float_mat_minor_4d
 3219 0070 4FF00009 		mov	r9, #0
 3220 0074 B1EE400A 		vneg.f32	s0, s0
 3221 0078 84ED030A 		vstr.32	s0, [r4, #12]
 3222 007c 3B46     		mov	r3, r7
 3223 007e 3246     		mov	r2, r6
 3224 0080 2946     		mov	r1, r5
 3225 0082 4046     		mov	r0, r8
 3226 0084 CDE90167 		strd	r6, r7, [sp, #4]
 3227 0088 CDF80090 		str	r9, [sp]
 3228 008c FFF7FEFF 		bl	float_mat_minor_4d
 3229 0090 B1EE400A 		vneg.f32	s0, s0
 3230 0094 84ED040A 		vstr.32	s0, [r4, #16]
 3231 0098 3B46     		mov	r3, r7
 3232 009a 3246     		mov	r2, r6
 3233 009c 4946     		mov	r1, r9
 3234 009e 4046     		mov	r0, r8
 3235 00a0 CDE90167 		strd	r6, r7, [sp, #4]
 3236 00a4 CDF80090 		str	r9, [sp]
 3237 00a8 FFF7FEFF 		bl	float_mat_minor_4d
 3238 00ac 3B46     		mov	r3, r7
 3239 00ae 84ED050A 		vstr.32	s0, [r4, #20]
 3240 00b2 2A46     		mov	r2, r5
 3241 00b4 4946     		mov	r1, r9
 3242 00b6 4046     		mov	r0, r8
 3243 00b8 CDE90167 		strd	r6, r7, [sp, #4]
 3244 00bc CDF80090 		str	r9, [sp]
 3245 00c0 FFF7FEFF 		bl	float_mat_minor_4d
 3246 00c4 B1EE400A 		vneg.f32	s0, s0
 3247 00c8 84ED060A 		vstr.32	s0, [r4, #24]
 3248 00cc 3346     		mov	r3, r6
 3249 00ce 2A46     		mov	r2, r5
ARM GAS  /tmp/ccGVx5Wn.s 			page 58


 3250 00d0 4946     		mov	r1, r9
 3251 00d2 4046     		mov	r0, r8
 3252 00d4 CDE90167 		strd	r6, r7, [sp, #4]
 3253 00d8 CDF80090 		str	r9, [sp]
 3254 00dc FFF7FEFF 		bl	float_mat_minor_4d
 3255 00e0 3B46     		mov	r3, r7
 3256 00e2 84ED070A 		vstr.32	s0, [r4, #28]
 3257 00e6 3246     		mov	r2, r6
 3258 00e8 2946     		mov	r1, r5
 3259 00ea 4046     		mov	r0, r8
 3260 00ec CDE90157 		strd	r5, r7, [sp, #4]
 3261 00f0 CDF80090 		str	r9, [sp]
 3262 00f4 FFF7FEFF 		bl	float_mat_minor_4d
 3263 00f8 3B46     		mov	r3, r7
 3264 00fa 84ED080A 		vstr.32	s0, [r4, #32]
 3265 00fe 3246     		mov	r2, r6
 3266 0100 4946     		mov	r1, r9
 3267 0102 4046     		mov	r0, r8
 3268 0104 CDE90157 		strd	r5, r7, [sp, #4]
 3269 0108 CDF80090 		str	r9, [sp]
 3270 010c FFF7FEFF 		bl	float_mat_minor_4d
 3271 0110 B1EE400A 		vneg.f32	s0, s0
 3272 0114 84ED090A 		vstr.32	s0, [r4, #36]
 3273 0118 3B46     		mov	r3, r7
 3274 011a 2A46     		mov	r2, r5
 3275 011c 4946     		mov	r1, r9
 3276 011e 4046     		mov	r0, r8
 3277 0120 CDE90157 		strd	r5, r7, [sp, #4]
 3278 0124 CDF80090 		str	r9, [sp]
 3279 0128 FFF7FEFF 		bl	float_mat_minor_4d
 3280 012c 3346     		mov	r3, r6
 3281 012e 84ED0A0A 		vstr.32	s0, [r4, #40]
 3282 0132 2A46     		mov	r2, r5
 3283 0134 4946     		mov	r1, r9
 3284 0136 4046     		mov	r0, r8
 3285 0138 CDE90157 		strd	r5, r7, [sp, #4]
 3286 013c CDF80090 		str	r9, [sp]
 3287 0140 FFF7FEFF 		bl	float_mat_minor_4d
 3288 0144 B1EE400A 		vneg.f32	s0, s0
 3289 0148 84ED0B0A 		vstr.32	s0, [r4, #44]
 3290 014c 3B46     		mov	r3, r7
 3291 014e 3246     		mov	r2, r6
 3292 0150 2946     		mov	r1, r5
 3293 0152 4046     		mov	r0, r8
 3294 0154 CDE90156 		strd	r5, r6, [sp, #4]
 3295 0158 CDF80090 		str	r9, [sp]
 3296 015c FFF7FEFF 		bl	float_mat_minor_4d
 3297 0160 B1EE400A 		vneg.f32	s0, s0
 3298 0164 84ED0C0A 		vstr.32	s0, [r4, #48]
 3299 0168 3B46     		mov	r3, r7
 3300 016a 3246     		mov	r2, r6
 3301 016c 4946     		mov	r1, r9
 3302 016e 4046     		mov	r0, r8
 3303 0170 CDE90156 		strd	r5, r6, [sp, #4]
 3304 0174 CDF80090 		str	r9, [sp]
 3305 0178 FFF7FEFF 		bl	float_mat_minor_4d
 3306 017c 3B46     		mov	r3, r7
ARM GAS  /tmp/ccGVx5Wn.s 			page 59


 3307 017e 84ED0D0A 		vstr.32	s0, [r4, #52]
 3308 0182 2A46     		mov	r2, r5
 3309 0184 4946     		mov	r1, r9
 3310 0186 4046     		mov	r0, r8
 3311 0188 CDE90156 		strd	r5, r6, [sp, #4]
 3312 018c CDF80090 		str	r9, [sp]
 3313 0190 FFF7FEFF 		bl	float_mat_minor_4d
 3314 0194 B1EE400A 		vneg.f32	s0, s0
 3315 0198 84ED0E0A 		vstr.32	s0, [r4, #56]
 3316 019c 3346     		mov	r3, r6
 3317 019e 2A46     		mov	r2, r5
 3318 01a0 4946     		mov	r1, r9
 3319 01a2 4046     		mov	r0, r8
 3320 01a4 CDE90156 		strd	r5, r6, [sp, #4]
 3321 01a8 CDF80090 		str	r9, [sp]
 3322 01ac FFF7FEFF 		bl	float_mat_minor_4d
 3323 01b0 3B46     		mov	r3, r7
 3324 01b2 84ED0F0A 		vstr.32	s0, [r4, #60]
 3325 01b6 3246     		mov	r2, r6
 3326 01b8 2946     		mov	r1, r5
 3327 01ba 4046     		mov	r0, r8
 3328 01bc CDE90167 		strd	r6, r7, [sp, #4]
 3329 01c0 0095     		str	r5, [sp]
 3330 01c2 FFF7FEFF 		bl	float_mat_minor_4d
 3331 01c6 3B46     		mov	r3, r7
 3332 01c8 3246     		mov	r2, r6
 3333 01ca 2946     		mov	r1, r5
 3334 01cc 4046     		mov	r0, r8
 3335 01ce CDE90167 		strd	r6, r7, [sp, #4]
 3336 01d2 CDF80090 		str	r9, [sp]
 3337 01d6 B0EE404A 		vmov.f32	s8, s0
 3338 01da FFF7FEFF 		bl	float_mat_minor_4d
 3339 01de D8ED017A 		vldr.32	s15, [r8, #4]
 3340 01e2 67EEC08A 		vnmul.f32	s17, s15, s0
 3341 01e6 D8ED007A 		vldr.32	s15, [r8]
 3342 01ea 0297     		str	r7, [sp, #8]
 3343 01ec E7EE848A 		vfma.f32	s17, s15, s8
 3344 01f0 3B46     		mov	r3, r7
 3345 01f2 3246     		mov	r2, r6
 3346 01f4 2946     		mov	r1, r5
 3347 01f6 4046     		mov	r0, r8
 3348 01f8 CDE90095 		strd	r9, r5, [sp]
 3349 01fc FFF7FEFF 		bl	float_mat_minor_4d
 3350 0200 CDF80090 		str	r9, [sp]
 3351 0204 D8ED027A 		vldr.32	s15, [r8, #8]
 3352 0208 0296     		str	r6, [sp, #8]
 3353 020a E7EE808A 		vfma.f32	s17, s15, s0
 3354 020e 3B46     		mov	r3, r7
 3355 0210 3246     		mov	r2, r6
 3356 0212 2946     		mov	r1, r5
 3357 0214 4046     		mov	r0, r8
 3358 0216 0195     		str	r5, [sp, #4]
 3359 0218 FFF7FEFF 		bl	float_mat_minor_4d
 3360 021c D8ED037A 		vldr.32	s15, [r8, #12]
 3361 0220 E7EEC08A 		vfms.f32	s17, s15, s0
 3362 0224 F0EEE87A 		vabs.f32	s15, s17
 3363 0228 17EE900A 		vmov	r0, s15
ARM GAS  /tmp/ccGVx5Wn.s 			page 60


 3364 022c FFF7FEFF 		bl	__aeabi_f2d
 3365 0230 19A3     		adr	r3, .L332
 3366 0232 D3E90023 		ldrd	r2, [r3]
 3367 0236 FFF7FEFF 		bl	__aeabi_dcmplt
 3368 023a 38BB     		cbnz	r0, .L328
 3369 023c B7EE007A 		vmov.f32	s14, #1.0e+0
 3370 0240 C7EE287A 		vdiv.f32	s15, s14, s17
 3371 0244 2046     		mov	r0, r4
 3372 0246 04F11003 		add	r3, r4, #16
 3373              	.L327:
 3374 024a 27EE888A 		vmul.f32	s16, s15, s16
 3375 024e A0EC018A 		vstmia.32	r0!, {s16}
 3376 0252 90ED036A 		vldr.32	s12, [r0, #12]
 3377 0256 D0ED076A 		vldr.32	s13, [r0, #28]
 3378 025a 90ED0B7A 		vldr.32	s14, [r0, #44]
 3379 025e 26EE276A 		vmul.f32	s12, s12, s15
 3380 0262 66EEA76A 		vmul.f32	s13, s13, s15
 3381 0266 27EE277A 		vmul.f32	s14, s14, s15
 3382 026a 9842     		cmp	r0, r3
 3383 026c 80ED036A 		vstr.32	s12, [r0, #12]
 3384 0270 C0ED076A 		vstr.32	s13, [r0, #28]
 3385 0274 80ED0B7A 		vstr.32	s14, [r0, #44]
 3386 0278 02D0     		beq	.L329
 3387 027a 90ED008A 		vldr.32	s16, [r0]
 3388 027e E4E7     		b	.L327
 3389              	.L329:
 3390 0280 0020     		movs	r0, #0
 3391 0282 05B0     		add	sp, sp, #20
 3392              		@ sp needed
 3393 0284 BDEC028B 		vldm	sp!, {d8}
 3394 0288 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 3395              	.L328:
 3396 028c 2846     		mov	r0, r5
 3397 028e 05B0     		add	sp, sp, #20
 3398              		@ sp needed
 3399 0290 BDEC028B 		vldm	sp!, {d8}
 3400 0294 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 3401              	.L333:
 3402              		.align	3
 3403              	.L332:
 3404 0298 2D431CEB 		.word	-350469331
 3405 029c E2361A3F 		.word	1058682594
 3406              		.size	float_mat_inv_4d, .-float_mat_inv_4d
 3407              		.section	.text.float_mat_invert,"ax",%progbits
 3408              		.align	1
 3409              		.p2align 4,,15
 3410              		.global	float_mat_invert
 3411              		.syntax unified
 3412              		.thumb
 3413              		.thumb_func
 3414              		.fpu fpv4-sp-d16
 3415              		.type	float_mat_invert, %function
 3416              	float_mat_invert:
 3417              		@ args = 0, pretend = 0, frame = 24
 3418              		@ frame_needed = 1, uses_anonymous_args = 0
 3419 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3420 0004 87B0     		sub	sp, sp, #28
ARM GAS  /tmp/ccGVx5Wn.s 			page 61


 3421 0006 00AF     		add	r7, sp, #0
 3422 0008 9300     		lsls	r3, r2, #2
 3423 000a 6D46     		mov	r5, sp
 3424 000c 5400     		lsls	r4, r2, #1
 3425 000e BB60     		str	r3, [r7, #8]
 3426 0010 002A     		cmp	r2, #0
 3427 0012 03FB1453 		mls	r3, r3, r4, r5
 3428 0016 9D46     		mov	sp, r3
 3429 0018 F860     		str	r0, [r7, #12]
 3430 001a 40F39880 		ble	.L334
 3431 001e 4FEAC208 		lsl	r8, r2, #3
 3432 0022 EE46     		mov	lr, sp
 3433 0024 0D46     		mov	r5, r1
 3434 0026 4FF0000C 		mov	ip, #0
 3435 002a 4FEA980B 		lsr	fp, r8, #2
 3436 002e 7646     		mov	r6, lr
 3437 0030 9146     		mov	r9, r2
 3438 0032 4FF07E5A 		mov	r10, #1065353216
 3439              	.L336:
 3440 0036 002C     		cmp	r4, #0
 3441 0038 1ADD     		ble	.L342
 3442 003a 3146     		mov	r1, r6
 3443 003c 0023     		movs	r3, #0
 3444 003e 09E0     		b	.L340
 3445              	.L363:
 3446 0040 2868     		ldr	r0, [r5]
 3447 0042 00EB8300 		add	r0, r0, r3, lsl #2
 3448 0046 0133     		adds	r3, r3, #1
 3449 0048 0068     		ldr	r0, [r0]	@ float
 3450 004a 0860     		str	r0, [r1]	@ float
 3451 004c 9C42     		cmp	r4, r3
 3452 004e 01F10401 		add	r1, r1, #4
 3453 0052 0DD0     		beq	.L342
 3454              	.L340:
 3455 0054 9A42     		cmp	r2, r3
 3456 0056 F3DC     		bgt	.L363
 3457 0058 4B45     		cmp	r3, r9
 3458 005a 03F10103 		add	r3, r3, #1
 3459 005e 0CBF     		ite	eq
 3460 0060 C1F800A0 		streq	r10, [r1]	@ float
 3461 0064 C1F800C0 		strne	ip, [r1]	@ float
 3462 0068 9C42     		cmp	r4, r3
 3463 006a 01F10401 		add	r1, r1, #4
 3464 006e F1D1     		bne	.L340
 3465              	.L342:
 3466 0070 09F10109 		add	r9, r9, #1
 3467 0074 4C45     		cmp	r4, r9
 3468 0076 05F10405 		add	r5, r5, #4
 3469 007a 4644     		add	r6, r6, r8
 3470 007c DBD1     		bne	.L336
 3471 007e 08F10403 		add	r3, r8, #4
 3472 0082 7B61     		str	r3, [r7, #20]
 3473 0084 0BF10103 		add	r3, fp, #1
 3474 0088 0EF10406 		add	r6, lr, #4
 3475 008c F246     		mov	r10, lr
 3476 008e 4FF0000C 		mov	ip, #0
 3477 0092 3B61     		str	r3, [r7, #16]
ARM GAS  /tmp/ccGVx5Wn.s 			page 62


 3478 0094 C7F80490 		str	r9, [r7, #4]
 3479              	.L350:
 3480 0098 3B69     		ldr	r3, [r7, #16]
 3481 009a 0CFB03F3 		mul	r3, ip, r3
 3482 009e 0EEB8303 		add	r3, lr, r3, lsl #2
 3483 00a2 6445     		cmp	r4, ip
 3484 00a4 D3ED006A 		vldr.32	s13, [r3]
 3485 00a8 0DDD     		ble	.L343
 3486 00aa B0EE667A 		vmov.f32	s14, s13
 3487 00ae 3146     		mov	r1, r6
 3488 00b0 6346     		mov	r3, ip
 3489 00b2 01E0     		b	.L344
 3490              	.L364:
 3491 00b4 B1EC017A 		vldmia.32	r1!, {s14}
 3492              	.L344:
 3493 00b8 C7EE267A 		vdiv.f32	s15, s14, s13
 3494 00bc 0133     		adds	r3, r3, #1
 3495 00be 9C42     		cmp	r4, r3
 3496 00c0 41ED017A 		vstr.32	s15, [r1, #-4]
 3497 00c4 F6D1     		bne	.L364
 3498              	.L343:
 3499 00c6 F146     		mov	r9, lr
 3500 00c8 0025     		movs	r5, #0
 3501              	.L346:
 3502 00ca AC45     		cmp	ip, r5
 3503 00cc 15D0     		beq	.L348
 3504 00ce 05FB0BC3 		mla	r3, r5, fp, ip
 3505 00d2 0EEB8303 		add	r3, lr, r3, lsl #2
 3506 00d6 002C     		cmp	r4, #0
 3507 00d8 D3ED006A 		vldr.32	s13, [r3]
 3508 00dc 0DDD     		ble	.L348
 3509 00de 5046     		mov	r0, r10
 3510 00e0 4946     		mov	r1, r9
 3511 00e2 0023     		movs	r3, #0
 3512              	.L349:
 3513 00e4 D1ED007A 		vldr.32	s15, [r1]
 3514 00e8 B0EC017A 		vldmia.32	r0!, {s14}
 3515 00ec E7EE667A 		vfms.f32	s15, s14, s13
 3516 00f0 0133     		adds	r3, r3, #1
 3517 00f2 9C42     		cmp	r4, r3
 3518 00f4 E1EC017A 		vstmia.32	r1!, {s15}
 3519 00f8 F4D1     		bne	.L349
 3520              	.L348:
 3521 00fa 6B1C     		adds	r3, r5, #1
 3522 00fc 9A42     		cmp	r2, r3
 3523 00fe C144     		add	r9, r9, r8
 3524 0100 01D0     		beq	.L365
 3525 0102 1D46     		mov	r5, r3
 3526 0104 E1E7     		b	.L346
 3527              	.L365:
 3528 0106 7969     		ldr	r1, [r7, #20]
 3529 0108 AC45     		cmp	ip, r5
 3530 010a 0E44     		add	r6, r6, r1
 3531 010c C244     		add	r10, r10, r8
 3532 010e 0CF10101 		add	r1, ip, #1
 3533 0112 01D0     		beq	.L366
 3534 0114 8C46     		mov	ip, r1
ARM GAS  /tmp/ccGVx5Wn.s 			page 63


 3535 0116 BFE7     		b	.L350
 3536              	.L366:
 3537 0118 1E46     		mov	r6, r3
 3538 011a D7E90193 		ldrd	r9, r3, [r7, #4]
 3539 011e 7344     		add	r3, r3, lr
 3540 0120 A9EB0609 		sub	r9, r9, r6
 3541 0124 9A46     		mov	r10, r3
 3542 0126 4FEA8909 		lsl	r9, r9, #2
 3543 012a 4FF0000B 		mov	fp, #0
 3544 012e 00E0     		b	.L351
 3545              	.L367:
 3546 0130 9346     		mov	fp, r2
 3547              	.L351:
 3548 0132 B442     		cmp	r4, r6
 3549 0134 5146     		mov	r1, r10
 3550 0136 4A46     		mov	r2, r9
 3551 0138 04DD     		ble	.L353
 3552 013a FB68     		ldr	r3, [r7, #12]
 3553 013c 53F82B00 		ldr	r0, [r3, fp, lsl #2]
 3554 0140 FFF7FEFF 		bl	memcpy
 3555              	.L353:
 3556 0144 AB45     		cmp	fp, r5
 3557 0146 0BF10102 		add	r2, fp, #1
 3558 014a C244     		add	r10, r10, r8
 3559 014c F0D1     		bne	.L367
 3560              	.L334:
 3561 014e 1C37     		adds	r7, r7, #28
 3562 0150 BD46     		mov	sp, r7
 3563              		@ sp needed
 3564 0152 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3565              		.size	float_mat_invert, .-float_mat_invert
 3566 0156 00BF     		.section	.text.float_mat_exp,"ax",%progbits
 3567              		.align	1
 3568              		.p2align 4,,15
 3569              		.global	float_mat_exp
 3570              		.syntax unified
 3571              		.thumb
 3572              		.thumb_func
 3573              		.fpu fpv4-sp-d16
 3574              		.type	float_mat_exp, %function
 3575              	float_mat_exp:
 3576              		@ args = 0, pretend = 0, frame = 80
 3577              		@ frame_needed = 1, uses_anonymous_args = 0
 3578 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3579 0004 2DED028B 		vpush.64	{d8}
 3580 0008 02FB02F3 		mul	r3, r2, r2
 3581 000c 95B0     		sub	sp, sp, #84
 3582 000e 9B00     		lsls	r3, r3, #2
 3583 0010 00AF     		add	r7, sp, #0
 3584 0012 0733     		adds	r3, r3, #7
 3585 0014 3B63     		str	r3, [r7, #48]
 3586 0016 23F00703 		bic	r3, r3, #7
 3587 001a ADEB030D 		sub	sp, sp, r3
 3588 001e 9146     		mov	r9, r2
 3589 0020 4FEA820B 		lsl	fp, r2, #2
 3590 0024 6A46     		mov	r2, sp
 3591 0026 08EE102A 		vmov	s16, r2	@ int
ARM GAS  /tmp/ccGVx5Wn.s 			page 64


 3592 002a ADEB030D 		sub	sp, sp, r3
 3593 002e 0BF10702 		add	r2, fp, #7
 3594 0032 6D46     		mov	r5, sp
 3595 0034 22F00704 		bic	r4, r2, #7
 3596 0038 ADEB030D 		sub	sp, sp, r3
 3597 003c B9F1000F 		cmp	r9, #0
 3598 0040 6E46     		mov	r6, sp
 3599 0042 FA63     		str	r2, [r7, #60]
 3600 0044 ADEB040D 		sub	sp, sp, r4
 3601 0048 40F33681 		ble	.L369
 3602 004c E846     		mov	r8, sp
 3603 004e 8A46     		mov	r10, r1
 3604 0050 5A46     		mov	r2, fp
 3605 0052 0146     		mov	r1, r0
 3606 0054 4046     		mov	r0, r8
 3607 0056 FFF7FEFF 		bl	memcpy
 3608 005a ADEB040D 		sub	sp, sp, r4
 3609 005e 6846     		mov	r0, sp
 3610 0060 5A46     		mov	r2, fp
 3611 0062 5146     		mov	r1, r10
 3612 0064 B864     		str	r0, [r7, #72]
 3613 0066 FFF7FEFF 		bl	memcpy
 3614 006a ADEB040D 		sub	sp, sp, r4
 3615 006e 6946     		mov	r1, sp
 3616 0070 0A1F     		subs	r2, r1, #4
 3617 0072 ABF10400 		sub	r0, fp, #4
 3618 0076 4FEA9B04 		lsr	r4, fp, #2
 3619 007a 18EE103A 		vmov	r3, s16	@ int
 3620 007e 7964     		str	r1, [r7, #68]
 3621 0080 7A62     		str	r2, [r7, #36]
 3622 0082 F864     		str	r0, [r7, #76]
 3623 0084 7C63     		str	r4, [r7, #52]
 3624 0086 0144     		add	r1, r1, r0
 3625              	.L370:
 3626 0088 42F8043F 		str	r3, [r2, #4]!
 3627 008c 9142     		cmp	r1, r2
 3628 008e 5B44     		add	r3, r3, fp
 3629 0090 FAD1     		bne	.L370
 3630 0092 FB6B     		ldr	r3, [r7, #60]
 3631 0094 F96C     		ldr	r1, [r7, #76]
 3632 0096 23F00703 		bic	r3, r3, #7
 3633 009a ADEB030D 		sub	sp, sp, r3
 3634 009e 6A46     		mov	r2, sp
 3635 00a0 131F     		subs	r3, r2, #4
 3636 00a2 BA63     		str	r2, [r7, #56]
 3637 00a4 FB62     		str	r3, [r7, #44]
 3638 00a6 0A44     		add	r2, r2, r1
 3639              	.L372:
 3640 00a8 43F8045F 		str	r5, [r3, #4]!
 3641 00ac 9A42     		cmp	r2, r3
 3642 00ae 5D44     		add	r5, r5, fp
 3643 00b0 FAD1     		bne	.L372
 3644 00b2 FB6B     		ldr	r3, [r7, #60]
 3645 00b4 F96C     		ldr	r1, [r7, #76]
 3646 00b6 23F00703 		bic	r3, r3, #7
 3647 00ba ADEB030D 		sub	sp, sp, r3
 3648 00be 6A46     		mov	r2, sp
ARM GAS  /tmp/ccGVx5Wn.s 			page 65


 3649 00c0 131F     		subs	r3, r2, #4
 3650 00c2 BA62     		str	r2, [r7, #40]
 3651 00c4 3B64     		str	r3, [r7, #64]
 3652 00c6 1D46     		mov	r5, r3
 3653 00c8 02EB010A 		add	r10, r2, r1
 3654              	.L374:
 3655 00cc 43F8046F 		str	r6, [r3, #4]!
 3656 00d0 9A45     		cmp	r10, r3
 3657 00d2 5E44     		add	r6, r6, fp
 3658 00d4 FAD1     		bne	.L374
 3659 00d6 FB6C     		ldr	r3, [r7, #76]
 3660 00d8 3E6C     		ldr	r6, [r7, #64]
 3661 00da A8F10404 		sub	r4, r8, #4
 3662 00de 9844     		add	r8, r8, r3
 3663              	.L375:
 3664 00e0 54F8041F 		ldr	r1, [r4, #4]!
 3665 00e4 56F8040F 		ldr	r0, [r6, #4]!
 3666 00e8 5A46     		mov	r2, fp
 3667 00ea FFF7FEFF 		bl	memcpy
 3668 00ee A045     		cmp	r8, r4
 3669 00f0 F6D1     		bne	.L375
 3670 00f2 DFED706A 		vldr.32	s13, .L483+12
 3671              	.L376:
 3672 00f6 55F8043F 		ldr	r3, [r5, #4]!
 3673 00fa 9FED6E7A 		vldr.32	s14, .L483+12
 3674 00fe 0BEB0302 		add	r2, fp, r3
 3675              	.L377:
 3676 0102 F3EC017A 		vldmia.32	r3!, {s15}
 3677 0106 F0EEE77A 		vabs.f32	s15, s15
 3678 010a 9A42     		cmp	r2, r3
 3679 010c 37EE277A 		vadd.f32	s14, s14, s15
 3680 0110 F7D1     		bne	.L377
 3681 0112 B4EEE67A 		vcmpe.f32	s14, s13
 3682 0116 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3683 011a 58BF     		it	pl
 3684 011c F0EE476A 		vmovpl.f32	s13, s14
 3685 0120 AA45     		cmp	r10, r5
 3686 0122 E8D1     		bne	.L376
 3687 0124 F0EEE67A 		vabs.f32	s15, s13
 3688 0128 17EE900A 		vmov	r0, s15
 3689 012c 17EE904A 		vmov	r4, s15
 3690 0130 FFF7FEFF 		bl	__aeabi_f2d
 3691 0134 5CA3     		adr	r3, .L483
 3692 0136 D3E90023 		ldrd	r2, [r3]
 3693 013a FFF7FEFF 		bl	__aeabi_dcmplt
 3694 013e 0028     		cmp	r0, #0
 3695 0140 40F0A582 		bne	.L438
 3696 0144 2046     		mov	r0, r4	@ float
 3697 0146 FFF7FEFF 		bl	logf
 3698 014a 9FED597A 		vldr.32	s14, .L483+8
 3699 014e 07EE900A 		vmov	s15, r0
 3700 0152 C7EE877A 		vdiv.f32	s15, s15, s14
 3701 0156 FDEEE77A 		vcvt.s32.f32	s15, s15
 3702 015a 17EE903A 		vmov	r3, s15	@ int
 3703 015e 0133     		adds	r3, r3, #1
 3704 0160 43EAE373 		orr	r3, r3, r3, asr #31
 3705 0164 FB61     		str	r3, [r7, #28]
ARM GAS  /tmp/ccGVx5Wn.s 			page 66


 3706 0166 0133     		adds	r3, r3, #1
 3707 0168 07EE903A 		vmov	s15, r3	@ int
 3708 016c F8EEE77A 		vcvt.f32.s32	s15, s15
 3709 0170 3B62     		str	r3, [r7, #32]
 3710              	.L380:
 3711 0172 17EE901A 		vmov	r1, s15
 3712 0176 4FF08040 		mov	r0, #1073741824
 3713 017a FFF7FEFF 		bl	powf
 3714 017e 07EE100A 		vmov	s14, r0
 3715 0182 F7EE007A 		vmov.f32	s15, #1.0e+0
 3716 0186 87EE877A 		vdiv.f32	s14, s15, s14
 3717 018a 396C     		ldr	r1, [r7, #64]
 3718 018c BB6A     		ldr	r3, [r7, #40]
 3719 018e FA6C     		ldr	r2, [r7, #76]
 3720 0190 8846     		mov	r8, r1
 3721 0192 9E18     		adds	r6, r3, r2
 3722              	.L382:
 3723 0194 51F8043F 		ldr	r3, [r1, #4]!
 3724 0198 0BEB0302 		add	r2, fp, r3
 3725              	.L381:
 3726 019c D3ED007A 		vldr.32	s15, [r3]
 3727 01a0 67EE877A 		vmul.f32	s15, s15, s14
 3728 01a4 E3EC017A 		vstmia.32	r3!, {s15}
 3729 01a8 9A42     		cmp	r2, r3
 3730 01aa F7D1     		bne	.L381
 3731 01ac 8E42     		cmp	r6, r1
 3732 01ae F1D1     		bne	.L382
 3733 01b0 FD6A     		ldr	r5, [r7, #44]
 3734 01b2 3C6C     		ldr	r4, [r7, #64]
 3735              	.L383:
 3736 01b4 54F8041F 		ldr	r1, [r4, #4]!
 3737 01b8 55F8040F 		ldr	r0, [r5, #4]!
 3738 01bc 5A46     		mov	r2, fp
 3739 01be FFF7FEFF 		bl	memcpy
 3740 01c2 B442     		cmp	r4, r6
 3741 01c4 F6D1     		bne	.L383
 3742 01c6 BC6C     		ldr	r4, [r7, #72]
 3743 01c8 0025     		movs	r5, #0
 3744 01ca 0020     		movs	r0, #0
 3745 01cc 4FF07E56 		mov	r6, #1065353216
 3746              	.L388:
 3747 01d0 0022     		movs	r2, #0
 3748 01d2 1346     		mov	r3, r2
 3749 01d4 00E0     		b	.L387
 3750              	.L439:
 3751 01d6 0B46     		mov	r3, r1
 3752              	.L387:
 3753 01d8 2168     		ldr	r1, [r4]
 3754 01da 1144     		add	r1, r1, r2
 3755 01dc 9842     		cmp	r0, r3
 3756 01de 0CBF     		ite	eq
 3757 01e0 0E60     		streq	r6, [r1]	@ float
 3758 01e2 0D60     		strne	r5, [r1]	@ float
 3759 01e4 591C     		adds	r1, r3, #1
 3760 01e6 8945     		cmp	r9, r1
 3761 01e8 02F10402 		add	r2, r2, #4
 3762 01ec F3D1     		bne	.L439
ARM GAS  /tmp/ccGVx5Wn.s 			page 67


 3763 01ee 9842     		cmp	r0, r3
 3764 01f0 04F10404 		add	r4, r4, #4
 3765 01f4 00F10102 		add	r2, r0, #1
 3766 01f8 01D0     		beq	.L481
 3767 01fa 1046     		mov	r0, r2
 3768 01fc E8E7     		b	.L388
 3769              	.L481:
 3770 01fe BA6C     		ldr	r2, [r7, #72]
 3771 0200 F96C     		ldr	r1, [r7, #76]
 3772 0202 3E6C     		ldr	r6, [r7, #64]
 3773 0204 F6EE006A 		vmov.f32	s13, #5.0e-1
 3774 0208 141F     		subs	r4, r2, #4
 3775 020a 5518     		adds	r5, r2, r1
 3776              	.L389:
 3777 020c 54F8042F 		ldr	r2, [r4, #4]!
 3778 0210 56F8041F 		ldr	r1, [r6, #4]!
 3779 0214 0BEB0200 		add	r0, fp, r2
 3780              	.L390:
 3781 0218 D2ED007A 		vldr.32	s15, [r2]
 3782 021c B1EC017A 		vldmia.32	r1!, {s14}
 3783 0220 E7EE267A 		vfma.f32	s15, s14, s13
 3784 0224 E2EC017A 		vstmia.32	r2!, {s15}
 3785 0228 9042     		cmp	r0, r2
 3786 022a F5D1     		bne	.L390
 3787 022c A542     		cmp	r5, r4
 3788 022e EDD1     		bne	.L389
 3789 0230 7D6C     		ldr	r5, [r7, #68]
 3790 0232 0026     		movs	r6, #0
 3791 0234 0024     		movs	r4, #0
 3792 0236 4FF07E5C 		mov	ip, #1065353216
 3793              	.L395:
 3794 023a 0021     		movs	r1, #0
 3795 023c 0A46     		mov	r2, r1
 3796 023e 00E0     		b	.L394
 3797              	.L441:
 3798 0240 0246     		mov	r2, r0
 3799              	.L394:
 3800 0242 2868     		ldr	r0, [r5]
 3801 0244 0844     		add	r0, r0, r1
 3802 0246 A242     		cmp	r2, r4
 3803 0248 0CBF     		ite	eq
 3804 024a C0F800C0 		streq	ip, [r0]	@ float
 3805 024e 0660     		strne	r6, [r0]	@ float
 3806 0250 9A42     		cmp	r2, r3
 3807 0252 02F10100 		add	r0, r2, #1
 3808 0256 01F10401 		add	r1, r1, #4
 3809 025a F1D1     		bne	.L441
 3810 025c 9C42     		cmp	r4, r3
 3811 025e 05F10405 		add	r5, r5, #4
 3812 0262 04F10102 		add	r2, r4, #1
 3813 0266 01D0     		beq	.L482
 3814 0268 1446     		mov	r4, r2
 3815 026a E6E7     		b	.L395
 3816              	.L482:
 3817 026c 7E6A     		ldr	r6, [r7, #36]
 3818 026e FEEE006A 		vmov.f32	s13, #-5.0e-1
 3819 0272 0025     		movs	r5, #0
ARM GAS  /tmp/ccGVx5Wn.s 			page 68


 3820              	.L396:
 3821 0274 56F8040F 		ldr	r0, [r6, #4]!
 3822 0278 58F8044F 		ldr	r4, [r8, #4]!
 3823 027c 0021     		movs	r1, #0
 3824              	.L397:
 3825 027e D0ED007A 		vldr.32	s15, [r0]
 3826 0282 B4EC017A 		vldmia.32	r4!, {s14}
 3827 0286 E7EE267A 		vfma.f32	s15, s14, s13
 3828 028a 9942     		cmp	r1, r3
 3829 028c 01F10101 		add	r1, r1, #1
 3830 0290 E0EC017A 		vstmia.32	r0!, {s15}
 3831 0294 F3DB     		blt	.L397
 3832 0296 9D42     		cmp	r5, r3
 3833 0298 05F10102 		add	r2, r5, #1
 3834 029c 27DA     		bge	.L398
 3835 029e 1546     		mov	r5, r2
 3836 02a0 E8E7     		b	.L396
 3837              	.L484:
 3838 02a2 00BFAFF3 		.align	3
 3838      0080
 3839              	.L483:
 3840 02a8 2D431CEB 		.word	-350469331
 3841 02ac E2361A3F 		.word	1058682594
 3842 02b0 1872313F 		.word	1060205080
 3843 02b4 00000000 		.word	0
 3844              	.L369:
 3845 02b8 ADEB040D 		sub	sp, sp, r4
 3846 02bc 4FEA9B03 		lsr	r3, fp, #2
 3847 02c0 C7F848D0 		str	sp, [r7, #72]
 3848 02c4 ADEB040D 		sub	sp, sp, r4
 3849 02c8 C7F844D0 		str	sp, [r7, #68]
 3850 02cc 7B63     		str	r3, [r7, #52]
 3851 02ce ADEB040D 		sub	sp, sp, r4
 3852 02d2 4FF0FF33 		mov	r3, #-1
 3853 02d6 0021     		movs	r1, #0
 3854 02d8 C7E90731 		strd	r3, r1, [r7, #28]
 3855 02dc C7F838D0 		str	sp, [r7, #56]
 3856 02e0 ABF10403 		sub	r3, fp, #4
 3857 02e4 ADEB040D 		sub	sp, sp, r4
 3858 02e8 C7F828D0 		str	sp, [r7, #40]
 3859 02ec FB64     		str	r3, [r7, #76]
 3860              	.L398:
 3861 02ee 7B6B     		ldr	r3, [r7, #52]
 3862 02f0 BA6B     		ldr	r2, [r7, #56]
 3863 02f2 9B00     		lsls	r3, r3, #2
 3864 02f4 3B64     		str	r3, [r7, #64]
 3865 02f6 FB6C     		ldr	r3, [r7, #76]
 3866 02f8 1A44     		add	r2, r2, r3
 3867 02fa 7A61     		str	r2, [r7, #20]
 3868 02fc BA6C     		ldr	r2, [r7, #72]
 3869 02fe D318     		adds	r3, r2, r3
 3870 0300 BB61     		str	r3, [r7, #24]
 3871 0302 0223     		movs	r3, #2
 3872 0304 FB62     		str	r3, [r7, #44]
 3873 0306 0123     		movs	r3, #1
 3874 0308 7B63     		str	r3, [r7, #52]
 3875 030a 3B6B     		ldr	r3, [r7, #48]
ARM GAS  /tmp/ccGVx5Wn.s 			page 69


 3876 030c 23F00703 		bic	r3, r3, #7
 3877 0310 3B61     		str	r3, [r7, #16]
 3878 0312 FB6B     		ldr	r3, [r7, #60]
 3879 0314 23F00703 		bic	r3, r3, #7
 3880 0318 B6EE008A 		vmov.f32	s16, #5.0e-1
 3881 031c FB60     		str	r3, [r7, #12]
 3882              	.L413:
 3883 031e FB6A     		ldr	r3, [r7, #44]
 3884 0320 C3F10702 		rsb	r2, r3, #7
 3885 0324 07EE102A 		vmov	s14, r2	@ int
 3886 0328 1A46     		mov	r2, r3
 3887 032a C3F10D03 		rsb	r3, r3, #13
 3888 032e 02FB03F3 		mul	r3, r2, r3
 3889 0332 07EE903A 		vmov	s15, r3	@ int
 3890 0336 B8EEC77A 		vcvt.f32.s32	s14, s14
 3891 033a 6B46     		mov	r3, sp
 3892 033c 08EE903A 		vmov	s17, r3	@ int
 3893 0340 3B69     		ldr	r3, [r7, #16]
 3894 0342 27EE087A 		vmul.f32	s14, s14, s16
 3895 0346 F8EEE77A 		vcvt.f32.s32	s15, s15
 3896 034a ADEB030D 		sub	sp, sp, r3
 3897 034e B9F1000F 		cmp	r9, #0
 3898 0352 87EE278A 		vdiv.f32	s16, s14, s15
 3899 0356 E846     		mov	r8, sp
 3900 0358 40F39581 		ble	.L399
 3901 035c BB6B     		ldr	r3, [r7, #56]
 3902 035e C7F80880 		str	r8, [r7, #8]
 3903 0362 043B     		subs	r3, r3, #4
 3904 0364 7B62     		str	r3, [r7, #36]
 3905 0366 9A46     		mov	r10, r3
 3906 0368 BB6A     		ldr	r3, [r7, #40]
 3907 036a C7F80490 		str	r9, [r7, #4]
 3908 036e 4646     		mov	r6, r8
 3909 0370 D7F84090 		ldr	r9, [r7, #64]
 3910 0374 D7F81480 		ldr	r8, [r7, #20]
 3911 0378 1D1F     		subs	r5, r3, #4
 3912              	.L400:
 3913 037a 5AF8044F 		ldr	r4, [r10, #4]!
 3914 037e 5A46     		mov	r2, fp
 3915 0380 0021     		movs	r1, #0
 3916 0382 3046     		mov	r0, r6
 3917 0384 FFF7FEFF 		bl	memset
 3918 0388 04EB0B0E 		add	lr, r4, fp
 3919 038c B446     		mov	ip, r6
 3920 038e 0023     		movs	r3, #0
 3921              	.L402:
 3922 0390 5FED387A 		vldr.32	s15, .L483+12
 3923 0394 2846     		mov	r0, r5
 3924 0396 2246     		mov	r2, r4
 3925              	.L401:
 3926 0398 50F8041F 		ldr	r1, [r0, #4]!
 3927 039c F2EC016A 		vldmia.32	r2!, {s13}
 3928 03a0 1944     		add	r1, r1, r3
 3929 03a2 91ED007A 		vldr.32	s14, [r1]
 3930 03a6 9645     		cmp	lr, r2
 3931 03a8 E6EE877A 		vfma.f32	s15, s13, s14
 3932 03ac F4D1     		bne	.L401
ARM GAS  /tmp/ccGVx5Wn.s 			page 70


 3933 03ae 0433     		adds	r3, r3, #4
 3934 03b0 9B45     		cmp	fp, r3
 3935 03b2 ECEC017A 		vstmia.32	ip!, {s15}
 3936 03b6 EBD1     		bne	.L402
 3937 03b8 D045     		cmp	r8, r10
 3938 03ba 4E44     		add	r6, r6, r9
 3939 03bc DDD1     		bne	.L400
 3940 03be FC68     		ldr	r4, [r7, #12]
 3941 03c0 B96B     		ldr	r1, [r7, #56]
 3942 03c2 ADEB040D 		sub	sp, sp, r4
 3943 03c6 6E46     		mov	r6, sp
 3944 03c8 5A46     		mov	r2, fp
 3945 03ca 3046     		mov	r0, r6
 3946 03cc D7E90198 		ldrd	r9, r8, [r7, #4]
 3947 03d0 FFF7FEFF 		bl	memcpy
 3948 03d4 ADEB040D 		sub	sp, sp, r4
 3949 03d8 FB6C     		ldr	r3, [r7, #76]
 3950 03da 396C     		ldr	r1, [r7, #64]
 3951 03dc 6D46     		mov	r5, sp
 3952 03de 2C1F     		subs	r4, r5, #4
 3953 03e0 2246     		mov	r2, r4
 3954 03e2 1D44     		add	r5, r5, r3
 3955 03e4 4346     		mov	r3, r8
 3956              	.L404:
 3957 03e6 42F8043F 		str	r3, [r2, #4]!
 3958 03ea 9542     		cmp	r5, r2
 3959 03ec 0B44     		add	r3, r3, r1
 3960 03ee FAD1     		bne	.L404
 3961 03f0 043E     		subs	r6, r6, #4
 3962              	.L405:
 3963 03f2 54F8041F 		ldr	r1, [r4, #4]!
 3964 03f6 56F8040F 		ldr	r0, [r6, #4]!
 3965 03fa 5A46     		mov	r2, fp
 3966 03fc FFF7FEFF 		bl	memcpy
 3967 0400 A542     		cmp	r5, r4
 3968 0402 F6D1     		bne	.L405
 3969 0404 18EE903A 		vmov	r3, s17	@ int
 3970 0408 9D46     		mov	sp, r3
 3971 040a BB6C     		ldr	r3, [r7, #72]
 3972 040c 7C6A     		ldr	r4, [r7, #36]
 3973 040e BD69     		ldr	r5, [r7, #24]
 3974 0410 181F     		subs	r0, r3, #4
 3975              	.L436:
 3976 0412 50F8043F 		ldr	r3, [r0, #4]!
 3977 0416 54F8042F 		ldr	r2, [r4, #4]!
 3978 041a 0BEB0301 		add	r1, fp, r3
 3979              	.L407:
 3980 041e D3ED007A 		vldr.32	s15, [r3]
 3981 0422 B2EC017A 		vldmia.32	r2!, {s14}
 3982 0426 E8EE077A 		vfma.f32	s15, s16, s14
 3983 042a E3EC017A 		vstmia.32	r3!, {s15}
 3984 042e 9942     		cmp	r1, r3
 3985 0430 F5D1     		bne	.L407
 3986 0432 8542     		cmp	r5, r0
 3987 0434 EDD1     		bne	.L436
 3988 0436 7B6B     		ldr	r3, [r7, #52]
 3989 0438 002B     		cmp	r3, #0
ARM GAS  /tmp/ccGVx5Wn.s 			page 71


 3990 043a 00F00A81 		beq	.L434
 3991 043e 7B6C     		ldr	r3, [r7, #68]
 3992 0440 7D6A     		ldr	r5, [r7, #36]
 3993 0442 1C1F     		subs	r4, r3, #4
 3994 0444 0020     		movs	r0, #0
 3995              	.L435:
 3996 0446 54F8042F 		ldr	r2, [r4, #4]!
 3997 044a 55F8041F 		ldr	r1, [r5, #4]!
 3998 044e 0023     		movs	r3, #0
 3999              	.L409:
 4000 0450 D2ED007A 		vldr.32	s15, [r2]
 4001 0454 B1EC017A 		vldmia.32	r1!, {s14}
 4002 0458 E8EE077A 		vfma.f32	s15, s16, s14
 4003 045c 0133     		adds	r3, r3, #1
 4004 045e 9945     		cmp	r9, r3
 4005 0460 E2EC017A 		vstmia.32	r2!, {s15}
 4006 0464 F4DC     		bgt	.L409
 4007 0466 0130     		adds	r0, r0, #1
 4008 0468 8145     		cmp	r9, r0
 4009 046a ECDC     		bgt	.L435
 4010              	.L437:
 4011 046c FB6A     		ldr	r3, [r7, #44]
 4012 046e 7A6B     		ldr	r2, [r7, #52]
 4013 0470 0133     		adds	r3, r3, #1
 4014 0472 82F00102 		eor	r2, r2, #1
 4015 0476 072B     		cmp	r3, #7
 4016 0478 FB62     		str	r3, [r7, #44]
 4017 047a 7A63     		str	r2, [r7, #52]
 4018 047c 7FF44FAF 		bne	.L413
 4019 0480 3B6B     		ldr	r3, [r7, #48]
 4020 0482 23F00703 		bic	r3, r3, #7
 4021 0486 ADEB030D 		sub	sp, sp, r3
 4022 048a FB6B     		ldr	r3, [r7, #60]
 4023 048c 23F00702 		bic	r2, r3, #7
 4024 0490 B9F1000F 		cmp	r9, #0
 4025 0494 6B46     		mov	r3, sp
 4026 0496 ADEB020D 		sub	sp, sp, r2
 4027 049a 6846     		mov	r0, sp
 4028 049c 40F3FF80 		ble	.L414
 4029 04a0 F96C     		ldr	r1, [r7, #76]
 4030 04a2 021F     		subs	r2, r0, #4
 4031 04a4 4118     		adds	r1, r0, r1
 4032 04a6 1446     		mov	r4, r2
 4033 04a8 B963     		str	r1, [r7, #56]
 4034              	.L415:
 4035 04aa 396C     		ldr	r1, [r7, #64]
 4036 04ac 42F8043F 		str	r3, [r2, #4]!
 4037 04b0 0B44     		add	r3, r3, r1
 4038 04b2 B96B     		ldr	r1, [r7, #56]
 4039 04b4 9142     		cmp	r1, r2
 4040 04b6 F8D1     		bne	.L415
 4041 04b8 796C     		ldr	r1, [r7, #68]
 4042 04ba 4A46     		mov	r2, r9
 4043 04bc FFF7FEFF 		bl	float_mat_invert
 4044 04c0 3B6B     		ldr	r3, [r7, #48]
 4045 04c2 23F00703 		bic	r3, r3, #7
 4046 04c6 EA46     		mov	r10, sp
ARM GAS  /tmp/ccGVx5Wn.s 			page 72


 4047 04c8 ADEB030D 		sub	sp, sp, r3
 4048 04cc BB6C     		ldr	r3, [r7, #72]
 4049 04ce E846     		mov	r8, sp
 4050 04d0 C7F84480 		str	r8, [r7, #68]
 4051 04d4 1D1F     		subs	r5, r3, #4
 4052 04d6 2646     		mov	r6, r4
 4053              	.L433:
 4054 04d8 56F8044F 		ldr	r4, [r6, #4]!
 4055 04dc 5A46     		mov	r2, fp
 4056 04de 0021     		movs	r1, #0
 4057 04e0 4046     		mov	r0, r8
 4058 04e2 FFF7FEFF 		bl	memset
 4059 04e6 04EB0B0C 		add	ip, r4, fp
 4060 04ea C646     		mov	lr, r8
 4061 04ec 0020     		movs	r0, #0
 4062              	.L418:
 4063 04ee 5FED8F7A 		vldr.32	s15, .L483+12
 4064 04f2 2946     		mov	r1, r5
 4065 04f4 2246     		mov	r2, r4
 4066              	.L417:
 4067 04f6 51F8043F 		ldr	r3, [r1, #4]!
 4068 04fa F2EC016A 		vldmia.32	r2!, {s13}
 4069 04fe 0344     		add	r3, r3, r0
 4070 0500 93ED007A 		vldr.32	s14, [r3]
 4071 0504 9445     		cmp	ip, r2
 4072 0506 E6EE877A 		vfma.f32	s15, s13, s14
 4073 050a F4D1     		bne	.L417
 4074 050c 0430     		adds	r0, r0, #4
 4075 050e 8345     		cmp	fp, r0
 4076 0510 EEEC017A 		vstmia.32	lr!, {s15}
 4077 0514 EBD1     		bne	.L418
 4078 0516 3B6C     		ldr	r3, [r7, #64]
 4079 0518 9844     		add	r8, r8, r3
 4080 051a BB6B     		ldr	r3, [r7, #56]
 4081 051c B342     		cmp	r3, r6
 4082 051e DBD1     		bne	.L433
 4083 0520 FB6B     		ldr	r3, [r7, #60]
 4084 0522 B96C     		ldr	r1, [r7, #72]
 4085 0524 23F00704 		bic	r4, r3, #7
 4086 0528 ADEB040D 		sub	sp, sp, r4
 4087 052c 6E46     		mov	r6, sp
 4088 052e 5A46     		mov	r2, fp
 4089 0530 3046     		mov	r0, r6
 4090 0532 FFF7FEFF 		bl	memcpy
 4091 0536 FB6C     		ldr	r3, [r7, #76]
 4092 0538 ADEB040D 		sub	sp, sp, r4
 4093 053c 6C46     		mov	r4, sp
 4094 053e 251F     		subs	r5, r4, #4
 4095 0540 1C44     		add	r4, r4, r3
 4096 0542 7B6C     		ldr	r3, [r7, #68]
 4097 0544 2A46     		mov	r2, r5
 4098              	.L420:
 4099 0546 42F8043F 		str	r3, [r2, #4]!
 4100 054a 396C     		ldr	r1, [r7, #64]
 4101 054c A242     		cmp	r2, r4
 4102 054e 0B44     		add	r3, r3, r1
 4103 0550 F9D1     		bne	.L420
ARM GAS  /tmp/ccGVx5Wn.s 			page 73


 4104 0552 043E     		subs	r6, r6, #4
 4105              	.L421:
 4106 0554 55F8041F 		ldr	r1, [r5, #4]!
 4107 0558 56F8040F 		ldr	r0, [r6, #4]!
 4108 055c 5A46     		mov	r2, fp
 4109 055e FFF7FEFF 		bl	memcpy
 4110 0562 A542     		cmp	r5, r4
 4111 0564 F6D1     		bne	.L421
 4112              	.L432:
 4113 0566 3B6A     		ldr	r3, [r7, #32]
 4114 0568 D546     		mov	sp, r10
 4115 056a 002B     		cmp	r3, #0
 4116 056c 6BD0     		beq	.L368
 4117 056e 3B6B     		ldr	r3, [r7, #48]
 4118 0570 C7F83490 		str	r9, [r7, #52]
 4119 0574 23F00703 		bic	r3, r3, #7
 4120 0578 BB63     		str	r3, [r7, #56]
 4121 057a FB6B     		ldr	r3, [r7, #60]
 4122 057c D7F84090 		ldr	r9, [r7, #64]
 4123 0580 23F00703 		bic	r3, r3, #7
 4124 0584 FB63     		str	r3, [r7, #60]
 4125 0586 0023     		movs	r3, #0
 4126 0588 7B64     		str	r3, [r7, #68]
 4127              	.L422:
 4128 058a 6B46     		mov	r3, sp
 4129 058c 08EE103A 		vmov	s16, r3	@ int
 4130 0590 BB6B     		ldr	r3, [r7, #56]
 4131 0592 ADEB030D 		sub	sp, sp, r3
 4132 0596 7B6B     		ldr	r3, [r7, #52]
 4133 0598 002B     		cmp	r3, #0
 4134 059a E846     		mov	r8, sp
 4135 059c 4ADD     		ble	.L431
 4136 059e BB6C     		ldr	r3, [r7, #72]
 4137 05a0 C7F84080 		str	r8, [r7, #64]
 4138 05a4 1D1F     		subs	r5, r3, #4
 4139 05a6 4646     		mov	r6, r8
 4140 05a8 D7F81880 		ldr	r8, [r7, #24]
 4141 05ac AA46     		mov	r10, r5
 4142              	.L424:
 4143 05ae 5AF8044F 		ldr	r4, [r10, #4]!
 4144 05b2 5A46     		mov	r2, fp
 4145 05b4 0021     		movs	r1, #0
 4146 05b6 3046     		mov	r0, r6
 4147 05b8 FFF7FEFF 		bl	memset
 4148 05bc 04EB0B0E 		add	lr, r4, fp
 4149 05c0 B446     		mov	ip, r6
 4150 05c2 0022     		movs	r2, #0
 4151              	.L426:
 4152 05c4 5FEDC57A 		vldr.32	s15, .L483+12
 4153 05c8 2846     		mov	r0, r5
 4154 05ca 2146     		mov	r1, r4
 4155              	.L425:
 4156 05cc 50F8043F 		ldr	r3, [r0, #4]!
 4157 05d0 F1EC016A 		vldmia.32	r1!, {s13}
 4158 05d4 1344     		add	r3, r3, r2
 4159 05d6 93ED007A 		vldr.32	s14, [r3]
 4160 05da 8E45     		cmp	lr, r1
ARM GAS  /tmp/ccGVx5Wn.s 			page 74


 4161 05dc E6EE877A 		vfma.f32	s15, s13, s14
 4162 05e0 F4D1     		bne	.L425
 4163 05e2 0432     		adds	r2, r2, #4
 4164 05e4 9345     		cmp	fp, r2
 4165 05e6 ECEC017A 		vstmia.32	ip!, {s15}
 4166 05ea EBD1     		bne	.L426
 4167 05ec C245     		cmp	r10, r8
 4168 05ee 4E44     		add	r6, r6, r9
 4169 05f0 DDD1     		bne	.L424
 4170 05f2 D7E90F48 		ldrd	r4, r8, [r7, #60]
 4171 05f6 ADEB040D 		sub	sp, sp, r4
 4172 05fa 6E46     		mov	r6, sp
 4173 05fc 5A46     		mov	r2, fp
 4174 05fe B96C     		ldr	r1, [r7, #72]
 4175 0600 3046     		mov	r0, r6
 4176 0602 FFF7FEFF 		bl	memcpy
 4177 0606 ADEB040D 		sub	sp, sp, r4
 4178 060a FB6C     		ldr	r3, [r7, #76]
 4179 060c 6D46     		mov	r5, sp
 4180 060e 2C1F     		subs	r4, r5, #4
 4181 0610 2246     		mov	r2, r4
 4182 0612 1D44     		add	r5, r5, r3
 4183 0614 4346     		mov	r3, r8
 4184              	.L428:
 4185 0616 42F8043F 		str	r3, [r2, #4]!
 4186 061a 9542     		cmp	r5, r2
 4187 061c 4B44     		add	r3, r3, r9
 4188 061e FAD1     		bne	.L428
 4189 0620 043E     		subs	r6, r6, #4
 4190              	.L429:
 4191 0622 54F8041F 		ldr	r1, [r4, #4]!
 4192 0626 56F8040F 		ldr	r0, [r6, #4]!
 4193 062a 5A46     		mov	r2, fp
 4194 062c FFF7FEFF 		bl	memcpy
 4195 0630 A542     		cmp	r5, r4
 4196 0632 F6D1     		bne	.L429
 4197              	.L431:
 4198 0634 7B6C     		ldr	r3, [r7, #68]
 4199 0636 18EE102A 		vmov	r2, s16	@ int
 4200 063a 0133     		adds	r3, r3, #1
 4201 063c 7B64     		str	r3, [r7, #68]
 4202 063e 9546     		mov	sp, r2
 4203 0640 FA69     		ldr	r2, [r7, #28]
 4204 0642 9342     		cmp	r3, r2
 4205 0644 A1DD     		ble	.L422
 4206              	.L368:
 4207 0646 5437     		adds	r7, r7, #84
 4208 0648 BD46     		mov	sp, r7
 4209              		@ sp needed
 4210 064a BDEC028B 		vldm	sp!, {d8}
 4211 064e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 4212              	.L434:
 4213 0652 7B6C     		ldr	r3, [r7, #68]
 4214 0654 786B     		ldr	r0, [r7, #52]
 4215 0656 7D6A     		ldr	r5, [r7, #36]
 4216 0658 F1EE486A 		vneg.f32	s13, s16
 4217 065c 1C1F     		subs	r4, r3, #4
ARM GAS  /tmp/ccGVx5Wn.s 			page 75


 4218              	.L411:
 4219 065e 54F8042F 		ldr	r2, [r4, #4]!
 4220 0662 55F8041F 		ldr	r1, [r5, #4]!
 4221 0666 0023     		movs	r3, #0
 4222              	.L412:
 4223 0668 D2ED007A 		vldr.32	s15, [r2]
 4224 066c B1EC017A 		vldmia.32	r1!, {s14}
 4225 0670 E6EE877A 		vfma.f32	s15, s13, s14
 4226 0674 0133     		adds	r3, r3, #1
 4227 0676 9945     		cmp	r9, r3
 4228 0678 E2EC017A 		vstmia.32	r2!, {s15}
 4229 067c F4DC     		bgt	.L412
 4230 067e 0130     		adds	r0, r0, #1
 4231 0680 8145     		cmp	r9, r0
 4232 0682 ECDC     		bgt	.L411
 4233 0684 F2E6     		b	.L437
 4234              	.L399:
 4235 0686 18EE903A 		vmov	r3, s17	@ int
 4236 068a 9D46     		mov	sp, r3
 4237 068c EEE6     		b	.L437
 4238              	.L438:
 4239 068e 4FF0FF33 		mov	r3, #-1
 4240 0692 0022     		movs	r2, #0
 4241 0694 C7E90732 		strd	r3, r2, [r7, #28]
 4242 0698 DFED047A 		vldr.32	s15, .L485
 4243 069c 69E5     		b	.L380
 4244              	.L414:
 4245 069e 796C     		ldr	r1, [r7, #68]
 4246 06a0 4A46     		mov	r2, r9
 4247 06a2 FFF7FEFF 		bl	float_mat_invert
 4248 06a6 EA46     		mov	r10, sp
 4249 06a8 5DE7     		b	.L432
 4250              	.L486:
 4251 06aa 00BF     		.align	2
 4252              	.L485:
 4253 06ac 00000000 		.word	0
 4254              		.size	float_mat_exp, .-float_mat_exp
 4255              		.section	.text.float_mat_norm_li,"ax",%progbits
 4256              		.align	1
 4257              		.p2align 4,,15
 4258              		.global	float_mat_norm_li
 4259              		.syntax unified
 4260              		.thumb
 4261              		.thumb_func
 4262              		.fpu fpv4-sp-d16
 4263              		.type	float_mat_norm_li, %function
 4264              	float_mat_norm_li:
 4265              		@ args = 0, pretend = 0, frame = 0
 4266              		@ frame_needed = 0, uses_anonymous_args = 0
 4267 0000 0029     		cmp	r1, #0
 4268 0002 26DD     		ble	.L494
 4269 0004 DFED156A 		vldr.32	s13, .L501
 4270 0008 10B5     		push	{r4, lr}
 4271 000a 9400     		lsls	r4, r2, #2
 4272 000c 4FF0000E 		mov	lr, #0
 4273              	.L489:
 4274 0010 002A     		cmp	r2, #0
ARM GAS  /tmp/ccGVx5Wn.s 			page 76


 4275 0012 1BDD     		ble	.L500
 4276 0014 50F82E30 		ldr	r3, [r0, lr, lsl #2]
 4277 0018 9FED107A 		vldr.32	s14, .L501
 4278 001c 03EB040C 		add	ip, r3, r4
 4279              	.L490:
 4280 0020 F3EC017A 		vldmia.32	r3!, {s15}
 4281 0024 F0EEE77A 		vabs.f32	s15, s15
 4282 0028 6345     		cmp	r3, ip
 4283 002a 37EE277A 		vadd.f32	s14, s14, s15
 4284 002e F7D1     		bne	.L490
 4285              	.L493:
 4286 0030 B4EEE67A 		vcmpe.f32	s14, s13
 4287 0034 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4288 0038 0EF1010E 		add	lr, lr, #1
 4289 003c 58BF     		it	pl
 4290 003e F0EE476A 		vmovpl.f32	s13, s14
 4291 0042 7145     		cmp	r1, lr
 4292 0044 E4D1     		bne	.L489
 4293 0046 16EE900A 		vmov	r0, s13
 4294 004a 10BD     		pop	{r4, pc}
 4295              	.L500:
 4296 004c 9FED037A 		vldr.32	s14, .L501
 4297 0050 EEE7     		b	.L493
 4298              	.L494:
 4299 0052 DFED026A 		vldr.32	s13, .L501
 4300 0056 16EE900A 		vmov	r0, s13
 4301 005a 7047     		bx	lr
 4302              	.L502:
 4303              		.align	2
 4304              	.L501:
 4305 005c 00000000 		.word	0
 4306              		.size	float_mat_norm_li, .-float_mat_norm_li
 4307              		.section	.text.float_vect3_bound_in_2d,"ax",%progbits
 4308              		.align	1
 4309              		.p2align 4,,15
 4310              		.global	float_vect3_bound_in_2d
 4311              		.syntax unified
 4312              		.thumb
 4313              		.thumb_func
 4314              		.fpu fpv4-sp-d16
 4315              		.type	float_vect3_bound_in_2d, %function
 4316              	float_vect3_bound_in_2d:
 4317              		@ args = 0, pretend = 0, frame = 0
 4318              		@ frame_needed = 0, uses_anonymous_args = 0
 4319 0000 D0ED017A 		vldr.32	s15, [r0, #4]
 4320 0004 90ED007A 		vldr.32	s14, [r0]
 4321 0008 67EEA77A 		vmul.f32	s15, s15, s15
 4322 000c 10B5     		push	{r4, lr}
 4323 000e E7EE077A 		vfma.f32	s15, s14, s14
 4324 0012 0446     		mov	r4, r0
 4325 0014 2DED028B 		vpush.64	{d8}
 4326 0018 F5EE407A 		vcmp.f32	s15, #0
 4327 001c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4328 0020 08EE101A 		vmov	s16, r1
 4329 0024 17D4     		bmi	.L511
 4330 0026 B1EEE77A 		vsqrt.f32	s14, s15
 4331              	.L506:
ARM GAS  /tmp/ccGVx5Wn.s 			page 77


 4332 002a B4EEC78A 		vcmpe.f32	s16, s14
 4333 002e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4334 0032 0DD5     		bpl	.L503
 4335 0034 C8EE076A 		vdiv.f32	s13, s16, s14
 4336 0038 D4ED017A 		vldr.32	s15, [r4, #4]
 4337 003c 94ED007A 		vldr.32	s14, [r4]
 4338 0040 67EEA67A 		vmul.f32	s15, s15, s13
 4339 0044 27EE267A 		vmul.f32	s14, s14, s13
 4340 0048 C4ED017A 		vstr.32	s15, [r4, #4]
 4341 004c 84ED007A 		vstr.32	s14, [r4]
 4342              	.L503:
 4343 0050 BDEC028B 		vldm	sp!, {d8}
 4344 0054 10BD     		pop	{r4, pc}
 4345              	.L511:
 4346 0056 17EE900A 		vmov	r0, s15
 4347 005a FFF7FEFF 		bl	sqrtf
 4348 005e 07EE100A 		vmov	s14, r0
 4349 0062 E2E7     		b	.L506
 4350              		.size	float_vect3_bound_in_2d, .-float_vect3_bound_in_2d
 4351              		.section	.text.float_vect3_bound_in_3d,"ax",%progbits
 4352              		.align	1
 4353              		.p2align 4,,15
 4354              		.global	float_vect3_bound_in_3d
 4355              		.syntax unified
 4356              		.thumb
 4357              		.thumb_func
 4358              		.fpu fpv4-sp-d16
 4359              		.type	float_vect3_bound_in_3d, %function
 4360              	float_vect3_bound_in_3d:
 4361              		@ args = 0, pretend = 0, frame = 0
 4362              		@ frame_needed = 0, uses_anonymous_args = 0
 4363 0000 D0ED017A 		vldr.32	s15, [r0, #4]
 4364 0004 D0ED006A 		vldr.32	s13, [r0]
 4365 0008 90ED027A 		vldr.32	s14, [r0, #8]
 4366 000c 67EEA77A 		vmul.f32	s15, s15, s15
 4367 0010 10B5     		push	{r4, lr}
 4368 0012 E6EEA67A 		vfma.f32	s15, s13, s13
 4369 0016 0446     		mov	r4, r0
 4370 0018 2DED028B 		vpush.64	{d8}
 4371 001c E7EE077A 		vfma.f32	s15, s14, s14
 4372 0020 08EE101A 		vmov	s16, r1
 4373 0024 F5EE407A 		vcmp.f32	s15, #0
 4374 0028 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4375 002c 1DD4     		bmi	.L521
 4376 002e B1EEE77A 		vsqrt.f32	s14, s15
 4377              	.L516:
 4378 0032 B4EEC78A 		vcmpe.f32	s16, s14
 4379 0036 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4380 003a 13D5     		bpl	.L513
 4381 003c 88EE076A 		vdiv.f32	s12, s16, s14
 4382 0040 D4ED006A 		vldr.32	s13, [r4]
 4383 0044 94ED017A 		vldr.32	s14, [r4, #4]
 4384 0048 D4ED027A 		vldr.32	s15, [r4, #8]
 4385 004c 66EE866A 		vmul.f32	s13, s13, s12
 4386 0050 27EE067A 		vmul.f32	s14, s14, s12
 4387 0054 67EE867A 		vmul.f32	s15, s15, s12
 4388 0058 C4ED006A 		vstr.32	s13, [r4]
ARM GAS  /tmp/ccGVx5Wn.s 			page 78


 4389 005c 84ED017A 		vstr.32	s14, [r4, #4]
 4390 0060 C4ED027A 		vstr.32	s15, [r4, #8]
 4391              	.L513:
 4392 0064 BDEC028B 		vldm	sp!, {d8}
 4393 0068 10BD     		pop	{r4, pc}
 4394              	.L521:
 4395 006a 17EE900A 		vmov	r0, s15
 4396 006e FFF7FEFF 		bl	sqrtf
 4397 0072 07EE100A 		vmov	s14, r0
 4398 0076 DCE7     		b	.L516
 4399              		.size	float_vect3_bound_in_3d, .-float_vect3_bound_in_3d
 4400              		.section	.text.float_vect3_scale_in_2d,"ax",%progbits
 4401              		.align	1
 4402              		.p2align 4,,15
 4403              		.global	float_vect3_scale_in_2d
 4404              		.syntax unified
 4405              		.thumb
 4406              		.thumb_func
 4407              		.fpu fpv4-sp-d16
 4408              		.type	float_vect3_scale_in_2d, %function
 4409              	float_vect3_scale_in_2d:
 4410              		@ args = 0, pretend = 0, frame = 0
 4411              		@ frame_needed = 0, uses_anonymous_args = 0
 4412 0000 D0ED017A 		vldr.32	s15, [r0, #4]
 4413 0004 90ED007A 		vldr.32	s14, [r0]
 4414 0008 67EEA77A 		vmul.f32	s15, s15, s15
 4415 000c 10B5     		push	{r4, lr}
 4416 000e E7EE077A 		vfma.f32	s15, s14, s14
 4417 0012 0446     		mov	r4, r0
 4418 0014 2DED028B 		vpush.64	{d8}
 4419 0018 F5EE407A 		vcmp.f32	s15, #0
 4420 001c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4421 0020 08EE101A 		vmov	s16, r1
 4422 0024 19D4     		bmi	.L531
 4423 0026 B1EEE77A 		vsqrt.f32	s14, s15
 4424              	.L526:
 4425 002a DFED0F7A 		vldr.32	s15, .L533
 4426 002e B4EEE77A 		vcmpe.f32	s14, s15
 4427 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4428 0036 0DDD     		ble	.L523
 4429 0038 C8EE076A 		vdiv.f32	s13, s16, s14
 4430 003c D4ED017A 		vldr.32	s15, [r4, #4]
 4431 0040 94ED007A 		vldr.32	s14, [r4]
 4432 0044 67EEA67A 		vmul.f32	s15, s15, s13
 4433 0048 27EE267A 		vmul.f32	s14, s14, s13
 4434 004c C4ED017A 		vstr.32	s15, [r4, #4]
 4435 0050 84ED007A 		vstr.32	s14, [r4]
 4436              	.L523:
 4437 0054 BDEC028B 		vldm	sp!, {d8}
 4438 0058 10BD     		pop	{r4, pc}
 4439              	.L531:
 4440 005a 17EE900A 		vmov	r0, s15
 4441 005e FFF7FEFF 		bl	sqrtf
 4442 0062 07EE100A 		vmov	s14, r0
 4443 0066 E0E7     		b	.L526
 4444              	.L534:
 4445              		.align	2
ARM GAS  /tmp/ccGVx5Wn.s 			page 79


 4446              	.L533:
 4447 0068 0AD7233C 		.word	1008981770
 4448              		.size	float_vect3_scale_in_2d, .-float_vect3_scale_in_2d
 4449              		.section	.text.float_vect2_bound_in_2d,"ax",%progbits
 4450              		.align	1
 4451              		.p2align 4,,15
 4452              		.global	float_vect2_bound_in_2d
 4453              		.syntax unified
 4454              		.thumb
 4455              		.thumb_func
 4456              		.fpu fpv4-sp-d16
 4457              		.type	float_vect2_bound_in_2d, %function
 4458              	float_vect2_bound_in_2d:
 4459              		@ args = 0, pretend = 0, frame = 0
 4460              		@ frame_needed = 0, uses_anonymous_args = 0
 4461 0000 D0ED017A 		vldr.32	s15, [r0, #4]
 4462 0004 90ED007A 		vldr.32	s14, [r0]
 4463 0008 67EEA77A 		vmul.f32	s15, s15, s15
 4464 000c 10B5     		push	{r4, lr}
 4465 000e E7EE077A 		vfma.f32	s15, s14, s14
 4466 0012 0446     		mov	r4, r0
 4467 0014 2DED028B 		vpush.64	{d8}
 4468 0018 F5EE407A 		vcmp.f32	s15, #0
 4469 001c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4470 0020 08EE101A 		vmov	s16, r1
 4471 0024 17D4     		bmi	.L543
 4472 0026 B1EEE77A 		vsqrt.f32	s14, s15
 4473              	.L538:
 4474 002a B4EEC78A 		vcmpe.f32	s16, s14
 4475 002e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4476 0032 0DD5     		bpl	.L535
 4477 0034 C8EE076A 		vdiv.f32	s13, s16, s14
 4478 0038 D4ED017A 		vldr.32	s15, [r4, #4]
 4479 003c 94ED007A 		vldr.32	s14, [r4]
 4480 0040 67EEA67A 		vmul.f32	s15, s15, s13
 4481 0044 27EE267A 		vmul.f32	s14, s14, s13
 4482 0048 C4ED017A 		vstr.32	s15, [r4, #4]
 4483 004c 84ED007A 		vstr.32	s14, [r4]
 4484              	.L535:
 4485 0050 BDEC028B 		vldm	sp!, {d8}
 4486 0054 10BD     		pop	{r4, pc}
 4487              	.L543:
 4488 0056 17EE900A 		vmov	r0, s15
 4489 005a FFF7FEFF 		bl	sqrtf
 4490 005e 07EE100A 		vmov	s14, r0
 4491 0062 E2E7     		b	.L538
 4492              		.size	float_vect2_bound_in_2d, .-float_vect2_bound_in_2d
 4493              		.section	.text.float_vect2_scale_in_2d,"ax",%progbits
 4494              		.align	1
 4495              		.p2align 4,,15
 4496              		.global	float_vect2_scale_in_2d
 4497              		.syntax unified
 4498              		.thumb
 4499              		.thumb_func
 4500              		.fpu fpv4-sp-d16
 4501              		.type	float_vect2_scale_in_2d, %function
 4502              	float_vect2_scale_in_2d:
ARM GAS  /tmp/ccGVx5Wn.s 			page 80


 4503              		@ args = 0, pretend = 0, frame = 0
 4504              		@ frame_needed = 0, uses_anonymous_args = 0
 4505 0000 D0ED017A 		vldr.32	s15, [r0, #4]
 4506 0004 90ED007A 		vldr.32	s14, [r0]
 4507 0008 67EEA77A 		vmul.f32	s15, s15, s15
 4508 000c 10B5     		push	{r4, lr}
 4509 000e E7EE077A 		vfma.f32	s15, s14, s14
 4510 0012 0446     		mov	r4, r0
 4511 0014 2DED028B 		vpush.64	{d8}
 4512 0018 F5EE407A 		vcmp.f32	s15, #0
 4513 001c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4514 0020 08EE101A 		vmov	s16, r1
 4515 0024 19D4     		bmi	.L553
 4516 0026 B1EEE77A 		vsqrt.f32	s14, s15
 4517              	.L548:
 4518 002a DFED0F7A 		vldr.32	s15, .L555
 4519 002e B4EEE77A 		vcmpe.f32	s14, s15
 4520 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4521 0036 0DDD     		ble	.L545
 4522 0038 C8EE076A 		vdiv.f32	s13, s16, s14
 4523 003c D4ED017A 		vldr.32	s15, [r4, #4]
 4524 0040 94ED007A 		vldr.32	s14, [r4]
 4525 0044 67EEA67A 		vmul.f32	s15, s15, s13
 4526 0048 27EE267A 		vmul.f32	s14, s14, s13
 4527 004c C4ED017A 		vstr.32	s15, [r4, #4]
 4528 0050 84ED007A 		vstr.32	s14, [r4]
 4529              	.L545:
 4530 0054 BDEC028B 		vldm	sp!, {d8}
 4531 0058 10BD     		pop	{r4, pc}
 4532              	.L553:
 4533 005a 17EE900A 		vmov	r0, s15
 4534 005e FFF7FEFF 		bl	sqrtf
 4535 0062 07EE100A 		vmov	s14, r0
 4536 0066 E0E7     		b	.L548
 4537              	.L556:
 4538              		.align	2
 4539              	.L555:
 4540 0068 0AD7233C 		.word	1008981770
 4541              		.size	float_vect2_scale_in_2d, .-float_vect2_scale_in_2d
 4542              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/ccGVx5Wn.s 			page 81


DEFINED SYMBOLS
                            *ABS*:0000000000000000 pprz_algebra_float.c
     /tmp/ccGVx5Wn.s:15     .text.float_mat_minor_4d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:23     .text.float_mat_minor_4d:0000000000000000 float_mat_minor_4d
     /tmp/ccGVx5Wn.s:64     .text.float_vect3_integrate_fi:0000000000000000 $t
     /tmp/ccGVx5Wn.s:72     .text.float_vect3_integrate_fi:0000000000000000 float_vect3_integrate_fi
     /tmp/ccGVx5Wn.s:92     .text.float_rates_integrate_fi:0000000000000000 $t
     /tmp/ccGVx5Wn.s:100    .text.float_rates_integrate_fi:0000000000000000 float_rates_integrate_fi
     /tmp/ccGVx5Wn.s:120    .text.float_rates_of_euler_dot:0000000000000000 $t
     /tmp/ccGVx5Wn.s:128    .text.float_rates_of_euler_dot:0000000000000000 float_rates_of_euler_dot
     /tmp/ccGVx5Wn.s:169    .text.float_rmat_inv:0000000000000000 $t
     /tmp/ccGVx5Wn.s:177    .text.float_rmat_inv:0000000000000000 float_rmat_inv
     /tmp/ccGVx5Wn.s:202    .text.float_rmat_norm:0000000000000000 $t
     /tmp/ccGVx5Wn.s:210    .text.float_rmat_norm:0000000000000000 float_rmat_norm
     /tmp/ccGVx5Wn.s:243    .text.float_rmat_comp:0000000000000000 $t
     /tmp/ccGVx5Wn.s:251    .text.float_rmat_comp:0000000000000000 float_rmat_comp
     /tmp/ccGVx5Wn.s:325    .text.float_rmat_comp_inv:0000000000000000 $t
     /tmp/ccGVx5Wn.s:333    .text.float_rmat_comp_inv:0000000000000000 float_rmat_comp_inv
     /tmp/ccGVx5Wn.s:402    .text.float_rmat_vmult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:410    .text.float_rmat_vmult:0000000000000000 float_rmat_vmult
     /tmp/ccGVx5Wn.s:443    .text.float_rmat_transp_vmult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:451    .text.float_rmat_transp_vmult:0000000000000000 float_rmat_transp_vmult
     /tmp/ccGVx5Wn.s:484    .text.float_rmat_mult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:492    .text.float_rmat_mult:0000000000000000 float_rmat_mult
     /tmp/ccGVx5Wn.s:525    .text.float_rmat_transp_mult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:533    .text.float_rmat_transp_mult:0000000000000000 float_rmat_transp_mult
     /tmp/ccGVx5Wn.s:566    .text.float_rmat_ratemult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:574    .text.float_rmat_ratemult:0000000000000000 float_rmat_ratemult
     /tmp/ccGVx5Wn.s:607    .text.float_rmat_transp_ratemult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:615    .text.float_rmat_transp_ratemult:0000000000000000 float_rmat_transp_ratemult
     /tmp/ccGVx5Wn.s:653    .text.float_rmat_of_axis_angle:0000000000000000 $t
     /tmp/ccGVx5Wn.s:661    .text.float_rmat_of_axis_angle:0000000000000000 float_rmat_of_axis_angle
     /tmp/ccGVx5Wn.s:760    .text.float_rmat_of_axis_angle:0000000000000120 $d
     /tmp/ccGVx5Wn.s:763    .text.float_rmat_of_eulers_321:0000000000000000 $t
     /tmp/ccGVx5Wn.s:771    .text.float_rmat_of_eulers_321:0000000000000000 float_rmat_of_eulers_321
     /tmp/ccGVx5Wn.s:830    .text.float_rmat_of_eulers_312:0000000000000000 $t
     /tmp/ccGVx5Wn.s:838    .text.float_rmat_of_eulers_312:0000000000000000 float_rmat_of_eulers_312
     /tmp/ccGVx5Wn.s:896    .text.float_rmat_of_quat:0000000000000000 $t
     /tmp/ccGVx5Wn.s:904    .text.float_rmat_of_quat:0000000000000000 float_rmat_of_quat
     /tmp/ccGVx5Wn.s:975    .text.float_rmat_of_quat:00000000000000e8 $d
     /tmp/ccGVx5Wn.s:979    .text.float_rmat_integrate_fi:0000000000000000 $t
     /tmp/ccGVx5Wn.s:987    .text.float_rmat_integrate_fi:0000000000000000 float_rmat_integrate_fi
     /tmp/ccGVx5Wn.s:1037   .text.float_rmat_reorthogonalize:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1045   .text.float_rmat_reorthogonalize:0000000000000000 float_rmat_reorthogonalize
     /tmp/ccGVx5Wn.s:1234   .text.float_rmat_reorthogonalize:0000000000000254 $d
     /tmp/ccGVx5Wn.s:1240   .text.float_quat_comp:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1248   .text.float_quat_comp:0000000000000000 float_quat_comp
     /tmp/ccGVx5Wn.s:1289   .text.float_quat_comp_inv:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1297   .text.float_quat_comp_inv:0000000000000000 float_quat_comp_inv
     /tmp/ccGVx5Wn.s:1338   .text.float_quat_inv_comp:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1346   .text.float_quat_inv_comp:0000000000000000 float_quat_inv_comp
     /tmp/ccGVx5Wn.s:1387   .text.float_quat_comp_norm_shortest:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1395   .text.float_quat_comp_norm_shortest:0000000000000000 float_quat_comp_norm_shortest
     /tmp/ccGVx5Wn.s:1452   .text.float_quat_comp_norm_shortest:00000000000000b0 $d
     /tmp/ccGVx5Wn.s:1455   .text.float_quat_comp_inv_norm_shortest:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1463   .text.float_quat_comp_inv_norm_shortest:0000000000000000 float_quat_comp_inv_norm_shortest
     /tmp/ccGVx5Wn.s:1520   .text.float_quat_comp_inv_norm_shortest:00000000000000b0 $d
ARM GAS  /tmp/ccGVx5Wn.s 			page 82


     /tmp/ccGVx5Wn.s:1523   .text.float_quat_inv_comp_norm_shortest:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1531   .text.float_quat_inv_comp_norm_shortest:0000000000000000 float_quat_inv_comp_norm_shortest
     /tmp/ccGVx5Wn.s:1588   .text.float_quat_inv_comp_norm_shortest:00000000000000b0 $d
     /tmp/ccGVx5Wn.s:1592   .text.float_quat_differential:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1600   .text.float_quat_differential:0000000000000000 float_quat_differential
     /tmp/ccGVx5Wn.s:1673   .text.float_quat_differential:00000000000000d8 $d
     /tmp/ccGVx5Wn.s:1678   .text.float_quat_integrate_fi:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1686   .text.float_quat_integrate_fi:0000000000000000 float_quat_integrate_fi
     /tmp/ccGVx5Wn.s:1752   .text.float_quat_integrate_fi:00000000000000cc $d
     /tmp/ccGVx5Wn.s:1755   .text.float_quat_integrate:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1763   .text.float_quat_integrate:0000000000000000 float_quat_integrate
     /tmp/ccGVx5Wn.s:1852   .text.float_quat_integrate:0000000000000118 $d
     /tmp/ccGVx5Wn.s:1856   .text.float_quat_vmult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1864   .text.float_quat_vmult:0000000000000000 float_quat_vmult
     /tmp/ccGVx5Wn.s:1915   .text.float_quat_derivative:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1923   .text.float_quat_derivative:0000000000000000 float_quat_derivative
     /tmp/ccGVx5Wn.s:1960   .text.float_quat_derivative_lagrange:0000000000000000 $t
     /tmp/ccGVx5Wn.s:1968   .text.float_quat_derivative_lagrange:0000000000000000 float_quat_derivative_lagrange
     /tmp/ccGVx5Wn.s:2039   .text.float_quat_of_eulers:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2047   .text.float_quat_of_eulers:0000000000000000 float_quat_of_eulers
     /tmp/ccGVx5Wn.s:2107   .text.float_quat_of_eulers_zxy:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2115   .text.float_quat_of_eulers_zxy:0000000000000000 float_quat_of_eulers_zxy
     /tmp/ccGVx5Wn.s:2175   .text.float_quat_of_eulers_yxz:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2183   .text.float_quat_of_eulers_yxz:0000000000000000 float_quat_of_eulers_yxz
     /tmp/ccGVx5Wn.s:2243   .text.float_quat_of_axis_angle:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2251   .text.float_quat_of_axis_angle:0000000000000000 float_quat_of_axis_angle
     /tmp/ccGVx5Wn.s:2282   .text.float_quat_of_orientation_vect:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2290   .text.float_quat_of_orientation_vect:0000000000000000 float_quat_of_orientation_vect
     /tmp/ccGVx5Wn.s:2352   .text.float_quat_of_orientation_vect:00000000000000b8 $d
     /tmp/ccGVx5Wn.s:2356   .text.float_quat_of_rmat:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2364   .text.float_quat_of_rmat:0000000000000000 float_quat_of_rmat
     /tmp/ccGVx5Wn.s:2542   .text.float_quat_tilt_twist:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2550   .text.float_quat_tilt_twist:0000000000000000 float_quat_tilt_twist
     /tmp/ccGVx5Wn.s:2684   .text.float_quat_tilt_twist:00000000000001b4 $d
     /tmp/ccGVx5Wn.s:2687   .text.float_eulers_of_rmat:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2695   .text.float_eulers_of_rmat:0000000000000000 float_eulers_of_rmat
     /tmp/ccGVx5Wn.s:2735   .text.float_eulers_of_quat:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2743   .text.float_eulers_of_quat:0000000000000000 float_eulers_of_quat
     /tmp/ccGVx5Wn.s:2823   .text.float_eulers_of_quat:00000000000000f0 $d
     /tmp/ccGVx5Wn.s:2826   .text.float_eulers_of_quat_yxz:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2834   .text.float_eulers_of_quat_yxz:0000000000000000 float_eulers_of_quat_yxz
     /tmp/ccGVx5Wn.s:2891   .text.float_eulers_of_quat_zxy:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2899   .text.float_eulers_of_quat_zxy:0000000000000000 float_eulers_of_quat_zxy
     /tmp/ccGVx5Wn.s:2957   .text.float_mat_inv_2d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:2965   .text.float_mat_inv_2d:0000000000000000 float_mat_inv_2d
     /tmp/ccGVx5Wn.s:3007   .text.float_mat_inv_2d:0000000000000080 $d
     /tmp/ccGVx5Wn.s:3011   .text.float_mat2_mult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:3019   .text.float_mat2_mult:0000000000000000 float_mat2_mult
     /tmp/ccGVx5Wn.s:3043   .text.float_mat_inv_3d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:3051   .text.float_mat_inv_3d:0000000000000000 float_mat_inv_3d
     /tmp/ccGVx5Wn.s:3122   .text.float_mat_inv_3d:00000000000000f0 $d
     /tmp/ccGVx5Wn.s:3125   .text.float_mat3_mult:0000000000000000 $t
     /tmp/ccGVx5Wn.s:3133   .text.float_mat3_mult:0000000000000000 float_mat3_mult
     /tmp/ccGVx5Wn.s:3167   .text.float_mat_inv_4d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:3175   .text.float_mat_inv_4d:0000000000000000 float_mat_inv_4d
     /tmp/ccGVx5Wn.s:3404   .text.float_mat_inv_4d:0000000000000298 $d
     /tmp/ccGVx5Wn.s:3408   .text.float_mat_invert:0000000000000000 $t
ARM GAS  /tmp/ccGVx5Wn.s 			page 83


     /tmp/ccGVx5Wn.s:3416   .text.float_mat_invert:0000000000000000 float_mat_invert
     /tmp/ccGVx5Wn.s:3567   .text.float_mat_exp:0000000000000000 $t
     /tmp/ccGVx5Wn.s:3575   .text.float_mat_exp:0000000000000000 float_mat_exp
     /tmp/ccGVx5Wn.s:3840   .text.float_mat_exp:00000000000002a8 $d
     /tmp/ccGVx5Wn.s:3845   .text.float_mat_exp:00000000000002b8 $t
     /tmp/ccGVx5Wn.s:4253   .text.float_mat_exp:00000000000006ac $d
     /tmp/ccGVx5Wn.s:4256   .text.float_mat_norm_li:0000000000000000 $t
     /tmp/ccGVx5Wn.s:4264   .text.float_mat_norm_li:0000000000000000 float_mat_norm_li
     /tmp/ccGVx5Wn.s:4305   .text.float_mat_norm_li:000000000000005c $d
     /tmp/ccGVx5Wn.s:4308   .text.float_vect3_bound_in_2d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:4316   .text.float_vect3_bound_in_2d:0000000000000000 float_vect3_bound_in_2d
     /tmp/ccGVx5Wn.s:4352   .text.float_vect3_bound_in_3d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:4360   .text.float_vect3_bound_in_3d:0000000000000000 float_vect3_bound_in_3d
     /tmp/ccGVx5Wn.s:4401   .text.float_vect3_scale_in_2d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:4409   .text.float_vect3_scale_in_2d:0000000000000000 float_vect3_scale_in_2d
     /tmp/ccGVx5Wn.s:4447   .text.float_vect3_scale_in_2d:0000000000000068 $d
     /tmp/ccGVx5Wn.s:4450   .text.float_vect2_bound_in_2d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:4458   .text.float_vect2_bound_in_2d:0000000000000000 float_vect2_bound_in_2d
     /tmp/ccGVx5Wn.s:4494   .text.float_vect2_scale_in_2d:0000000000000000 $t
     /tmp/ccGVx5Wn.s:4502   .text.float_vect2_scale_in_2d:0000000000000000 float_vect2_scale_in_2d
     /tmp/ccGVx5Wn.s:4540   .text.float_vect2_scale_in_2d:0000000000000068 $d

UNDEFINED SYMBOLS
sinf
cosf
sqrtf
__aeabi_f2d
__aeabi_dsub
__aeabi_dmul
__aeabi_dadd
__aeabi_d2f
__aeabi_dcmplt
sin
cos
atan2f
asinf
memcpy
logf
powf
memset
