
*** Running vivado
    with args -log d_ff.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source d_ff.tcl -notrace


*** Running vivado
    with args -log d_ff.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source d_ff.tcl -notrace


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source d_ff.tcl -notrace
Command: open_checkpoint /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1365.496 ; gain = 0.000 ; free physical = 2928 ; free virtual = 35747
INFO: [Device 21-403] Loading part xc7s50csga324-1

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source d_ff.tcl -notrace
Command: open_checkpoint /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff.dcp
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1362.527 ; gain = 0.000 ; free physical = 2497 ; free virtual = 35316
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1980.902 ; gain = 5.938 ; free physical = 1681 ; free virtual = 34498
Restored from archive | CPU: 0.190000 secs | Memory: 1.055077 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1980.902 ; gain = 5.938 ; free physical = 1681 ; free virtual = 34498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.902 ; gain = 0.000 ; free physical = 1680 ; free virtual = 34497
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1980.902 ; gain = 615.406 ; free physical = 1690 ; free virtual = 34506
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2047.902 ; gain = 64.031 ; free physical = 1674 ; free virtual = 34490

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2096.715 ; gain = 48.812 ; free physical = 1689 ; free virtual = 34506

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1609 ; free virtual = 34424
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1609 ; free virtual = 34424
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1609 ; free virtual = 34424
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1609 ; free virtual = 34423
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1609 ; free virtual = 34423
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1609 ; free virtual = 34423
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1608 ; free virtual = 34423
Ending Logic Optimization Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1608 ; free virtual = 34423

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1605 ; free virtual = 34419

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1605 ; free virtual = 34419

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1605 ; free virtual = 34419
Ending Netlist Obfuscation Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1605 ; free virtual = 34419
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.715 ; gain = 0.000 ; free physical = 1605 ; free virtual = 34419
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2240.730 ; gain = 0.000 ; free physical = 1600 ; free virtual = 34415
INFO: [Common 17-1381] The checkpoint '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file d_ff_drc_opted.rpt -pb d_ff_drc_opted.pb -rpx d_ff_drc_opted.rpx
Command: report_drc -file d_ff_drc_opted.rpt -pb d_ff_drc_opted.pb -rpx d_ff_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.375 ; gain = 0.000 ; free physical = 1498 ; free virtual = 34312
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 89632fb4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2322.375 ; gain = 0.000 ; free physical = 1497 ; free virtual = 34312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.375 ; gain = 0.000 ; free physical = 1497 ; free virtual = 34312

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6b305be9

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2338.383 ; gain = 16.008 ; free physical = 1454 ; free virtual = 34268

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13b1d9a17

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2338.383 ; gain = 16.008 ; free physical = 1415 ; free virtual = 34230

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13b1d9a17

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2338.383 ; gain = 16.008 ; free physical = 1414 ; free virtual = 34228
Phase 1 Placer Initialization | Checksum: 13b1d9a17

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2338.383 ; gain = 16.008 ; free physical = 1413 ; free virtual = 34227

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13b1d9a17

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2338.383 ; gain = 16.008 ; free physical = 1409 ; free virtual = 34223

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 8e0a3715

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1290 ; free virtual = 34105
Phase 2 Global Placement | Checksum: 8e0a3715

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1305 ; free virtual = 34119

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8e0a3715

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1305 ; free virtual = 34119

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 147f46370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1305 ; free virtual = 34119

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d77d00eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1305 ; free virtual = 34119

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d77d00eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1305 ; free virtual = 34119

Phase 3.5 Small Shape Detail Placement
INFO: [Timing 38-479] Binary timing data restore complete.
Phase 3.5 Small Shape Detail Placement | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1287 ; free virtual = 34101

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1287 ; free virtual = 34102

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1288 ; free virtual = 34103
Phase 3 Detail Placement | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1289 ; free virtual = 34103
INFO: [Project 1-856] Restoring constraints from binary archive.

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1291 ; free virtual = 34106

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1292 ; free virtual = 34106

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1292 ; free virtual = 34106

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.398 ; gain = 0.000 ; free physical = 1292 ; free virtual = 34106
Phase 4.4 Final Placement Cleanup | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1292 ; free virtual = 34106
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1292 ; free virtual = 34106
Ending Placer Task | Checksum: 131699ee9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2370.398 ; gain = 48.023 ; free physical = 1292 ; free virtual = 34106
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.398 ; gain = 0.000 ; free physical = 1299 ; free virtual = 34113
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2370.398 ; gain = 0.000 ; free physical = 1294 ; free virtual = 34109
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Common 17-1381] The checkpoint '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file d_ff_io_placed.rpt
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1979.965 ; gain = 5.938 ; free physical = 1282 ; free virtual = 34097
Restored from archive | CPU: 0.180000 secs | Memory: 1.055077 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1979.965 ; gain = 5.938 ; free physical = 1282 ; free virtual = 34096
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1979.965 ; gain = 0.000 ; free physical = 1281 ; free virtual = 34096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1979.965 ; gain = 617.438 ; free physical = 1281 ; free virtual = 34096
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2370.398 ; gain = 0.000 ; free physical = 1284 ; free virtual = 34098
INFO: [runtcl-4] Executing : report_utilization -file d_ff_utilization_placed.rpt -pb d_ff_utilization_placed.pb
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [runtcl-4] Executing : report_control_sets -verbose -file d_ff_control_sets_placed.rpt
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2046.965 ; gain = 64.031 ; free physical = 1279 ; free virtual = 34094

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2096.777 ; gain = 49.812 ; free physical = 1271 ; free virtual = 34086
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2370.398 ; gain = 0.000 ; free physical = 1275 ; free virtual = 34090
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d0c93e2d ConstDB: 0 ShapeSum: 60a060bc RouteDB: 0

Phase 1 Build RT Design

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b7816fc2

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34051
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b7816fc2

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34051
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34051
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34051
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34051
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34051
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34051
Ending Logic Optimization Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34051

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34050

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34050

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34050
Ending Netlist Obfuscation Task | Checksum: b7816fc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1252 ; free virtual = 34050
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 1251 ; free virtual = 34050
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2239.793 ; gain = 0.000 ; free physical = 1248 ; free virtual = 34047
INFO: [Common 17-1381] The checkpoint '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file d_ff_drc_opted.rpt -pb d_ff_drc_opted.pb -rpx d_ff_drc_opted.rpx
Command: report_drc -file d_ff_drc_opted.rpt -pb d_ff_drc_opted.pb -rpx d_ff_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.469 ; gain = 0.000 ; free physical = 1118 ; free virtual = 33910
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 89632fb4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2321.469 ; gain = 0.000 ; free physical = 1118 ; free virtual = 33910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.469 ; gain = 0.000 ; free physical = 1118 ; free virtual = 33910

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6b305be9

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2337.477 ; gain = 16.008 ; free physical = 1109 ; free virtual = 33901

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13b1d9a17

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2337.477 ; gain = 16.008 ; free physical = 1109 ; free virtual = 33901

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13b1d9a17

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2337.477 ; gain = 16.008 ; free physical = 1108 ; free virtual = 33900
Phase 1 Placer Initialization | Checksum: 13b1d9a17

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2337.477 ; gain = 16.008 ; free physical = 1108 ; free virtual = 33900

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13b1d9a17

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2337.477 ; gain = 16.008 ; free physical = 1107 ; free virtual = 33899

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 8e0a3715

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1094 ; free virtual = 33886
Phase 2 Global Placement | Checksum: 8e0a3715

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1094 ; free virtual = 33886

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8e0a3715

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1094 ; free virtual = 33886

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 147f46370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1093 ; free virtual = 33885

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d77d00eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1093 ; free virtual = 33885

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d77d00eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1093 ; free virtual = 33885

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1088 ; free virtual = 33880

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1088 ; free virtual = 33880

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1088 ; free virtual = 33880
Phase 3 Detail Placement | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1088 ; free virtual = 33880

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1087 ; free virtual = 33879

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1089 ; free virtual = 33881

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1089 ; free virtual = 33881

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.492 ; gain = 0.000 ; free physical = 1089 ; free virtual = 33881
Phase 4.4 Final Placement Cleanup | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1089 ; free virtual = 33881
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 223b19fb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1089 ; free virtual = 33881
Ending Placer Task | Checksum: 131699ee9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2369.492 ; gain = 48.023 ; free physical = 1090 ; free virtual = 33882
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.492 ; gain = 0.000 ; free physical = 1098 ; free virtual = 33890
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2369.492 ; gain = 0.000 ; free physical = 1097 ; free virtual = 33890
INFO: [Common 17-1381] The checkpoint '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file d_ff_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2369.492 ; gain = 0.000 ; free physical = 1087 ; free virtual = 33879
INFO: [runtcl-4] Executing : report_utilization -file d_ff_utilization_placed.rpt -pb d_ff_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file d_ff_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2369.492 ; gain = 0.000 ; free physical = 1093 ; free virtual = 33885
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d0c93e2d ConstDB: 0 ShapeSum: 60a060bc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11968c0ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2402.969 ; gain = 21.660 ; free physical = 1111 ; free virtual = 33818
Post Restoration Checksum: NetGraph: 663edbd8 NumContArr: b329e514 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11968c0ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2423.965 ; gain = 42.656 ; free physical = 1075 ; free virtual = 33782

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11968c0ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2423.965 ; gain = 42.656 ; free physical = 1075 ; free virtual = 33782
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d72f2432

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2433.965 ; gain = 52.656 ; free physical = 1069 ; free virtual = 33776

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2441.992 ; gain = 60.684 ; free physical = 1064 ; free virtual = 33771

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2441.992 ; gain = 60.684 ; free physical = 1064 ; free virtual = 33771
Phase 4 Rip-up And Reroute | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2441.992 ; gain = 60.684 ; free physical = 1064 ; free virtual = 33771

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2441.992 ; gain = 60.684 ; free physical = 1063 ; free virtual = 33770

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2441.992 ; gain = 60.684 ; free physical = 1063 ; free virtual = 33770
Phase 6 Post Hold Fix | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2441.992 ; gain = 60.684 ; free physical = 1063 ; free virtual = 33770

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000717532 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2441.992 ; gain = 60.684 ; free physical = 1062 ; free virtual = 33770

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.992 ; gain = 62.684 ; free physical = 1062 ; free virtual = 33769

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 73865f65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.992 ; gain = 62.684 ; free physical = 1062 ; free virtual = 33769
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.992 ; gain = 62.684 ; free physical = 1096 ; free virtual = 33803

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2443.992 ; gain = 73.594 ; free physical = 1096 ; free virtual = 33803
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.992 ; gain = 0.000 ; free physical = 1096 ; free virtual = 33803
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2443.992 ; gain = 0.000 ; free physical = 1093 ; free virtual = 33801
INFO: [Common 17-1381] The checkpoint '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file d_ff_drc_routed.rpt -pb d_ff_drc_routed.pb -rpx d_ff_drc_routed.rpx
Command: report_drc -file d_ff_drc_routed.rpt -pb d_ff_drc_routed.pb -rpx d_ff_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file d_ff_methodology_drc_routed.rpt -pb d_ff_methodology_drc_routed.pb -rpx d_ff_methodology_drc_routed.rpx
Command: report_methodology -file d_ff_methodology_drc_routed.rpt -pb d_ff_methodology_drc_routed.pb -rpx d_ff_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file d_ff_power_routed.rpt -pb d_ff_power_summary_routed.pb -rpx d_ff_power_routed.rpx
Command: report_power -file d_ff_power_routed.rpt -pb d_ff_power_summary_routed.pb -rpx d_ff_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file d_ff_route_status.rpt -pb d_ff_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file d_ff_timing_summary_routed.rpt -pb d_ff_timing_summary_routed.pb -rpx d_ff_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file d_ff_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file d_ff_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file d_ff_bus_skew_routed.rpt -pb d_ff_bus_skew_routed.pb -rpx d_ff_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force d_ff.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
Phase 1 Build RT Design | Checksum: 11968c0ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2403.062 ; gain = 22.660 ; free physical = 1141 ; free virtual = 33782
Post Restoration Checksum: NetGraph: 663edbd8 NumContArr: b329e514 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11968c0ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2424.059 ; gain = 43.656 ; free physical = 1108 ; free virtual = 33748

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11968c0ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2424.059 ; gain = 43.656 ; free physical = 1108 ; free virtual = 33748
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d72f2432

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2434.059 ; gain = 53.656 ; free physical = 1098 ; free virtual = 33739

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1096 ; free virtual = 33737

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1096 ; free virtual = 33737
Phase 4 Rip-up And Reroute | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1096 ; free virtual = 33737

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1096 ; free virtual = 33737

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1096 ; free virtual = 33737
Phase 6 Post Hold Fix | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1096 ; free virtual = 33737

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000717532 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1095 ; free virtual = 33736

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: abd1f51b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1095 ; free virtual = 33735

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 73865f65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1095 ; free virtual = 33735
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 62.684 ; free physical = 1129 ; free virtual = 33769

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2443.086 ; gain = 73.594 ; free physical = 1129 ; free virtual = 33769
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.086 ; gain = 0.000 ; free physical = 1129 ; free virtual = 33769
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2443.086 ; gain = 0.000 ; free physical = 1127 ; free virtual = 33768
INFO: [Common 17-1381] The checkpoint '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file d_ff_drc_routed.rpt -pb d_ff_drc_routed.pb -rpx d_ff_drc_routed.rpx
Command: report_drc -file d_ff_drc_routed.rpt -pb d_ff_drc_routed.pb -rpx d_ff_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file d_ff_methodology_drc_routed.rpt -pb d_ff_methodology_drc_routed.pb -rpx d_ff_methodology_drc_routed.rpx
Command: report_methodology -file d_ff_methodology_drc_routed.rpt -pb d_ff_methodology_drc_routed.pb -rpx d_ff_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/d_ff_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file d_ff_power_routed.rpt -pb d_ff_power_summary_routed.pb -rpx d_ff_power_routed.rpx
Command: report_power -file d_ff_power_routed.rpt -pb d_ff_power_summary_routed.pb -rpx d_ff_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file d_ff_route_status.rpt -pb d_ff_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file d_ff_timing_summary_routed.rpt -pb d_ff_timing_summary_routed.pb -rpx d_ff_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file d_ff_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file d_ff_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file d_ff_bus_skew_routed.rpt -pb d_ff_bus_skew_routed.pb -rpx d_ff_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force d_ff.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./d_ff.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./d_ff.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov 11 15:59:27 2021. For additional details about this file, please refer to the WebTalk help file at /opt/vivado/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2842.816 ; gain = 293.137 ; free physical = 1227 ; free virtual = 33695
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 15:59:27 2021...
INFO: [Common 17-186] '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov 11 15:59:29 2021. For additional details about this file, please refer to the WebTalk help file at /opt/vivado/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 2842.910 ; gain = 277.129 ; free physical = 2425 ; free virtual = 34893
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 15:59:29 2021...
