#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5cd9d909ee10 .scope module, "dram_controller" "dram_controller" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "M2_AXI4_AWID";
    .port_info 3 /INPUT 32 "M2_AXI4_AWADDR";
    .port_info 4 /INPUT 8 "M2_AXI4_AWLEN";
    .port_info 5 /INPUT 3 "M2_AXI4_AWSIZE";
    .port_info 6 /INPUT 2 "M2_AXI4_AWBURST";
    .port_info 7 /INPUT 1 "M2_AXI4_AWVALID";
    .port_info 8 /OUTPUT 1 "M2_AXI4_AWREADY";
    .port_info 9 /INPUT 32 "M2_AXI4_WDATA";
    .port_info 10 /INPUT 4 "M2_AXI4_WSTRB";
    .port_info 11 /INPUT 1 "M2_AXI4_WLAST";
    .port_info 12 /INPUT 1 "M2_AXI4_WVALID";
    .port_info 13 /OUTPUT 1 "M2_AXI4_WREADY";
    .port_info 14 /OUTPUT 4 "M2_AXI4_BID";
    .port_info 15 /OUTPUT 2 "M2_AXI4_BRESP";
    .port_info 16 /OUTPUT 1 "M2_AXI4_BVALID";
    .port_info 17 /INPUT 1 "M2_AXI4_BREADY";
    .port_info 18 /INPUT 4 "M2_AXI4_ARID";
    .port_info 19 /INPUT 32 "M2_AXI4_ARADDR";
    .port_info 20 /INPUT 8 "M2_AXI4_ARLEN";
    .port_info 21 /INPUT 3 "M2_AXI4_ARSIZE";
    .port_info 22 /INPUT 2 "M2_AXI4_ARBURST";
    .port_info 23 /INPUT 1 "M2_AXI4_ARVALID";
    .port_info 24 /OUTPUT 1 "M2_AXI4_ARREADY";
    .port_info 25 /OUTPUT 4 "M2_AXI4_RID";
    .port_info 26 /OUTPUT 32 "M2_AXI4_RDATA";
    .port_info 27 /OUTPUT 2 "M2_AXI4_RRESP";
    .port_info 28 /OUTPUT 1 "M2_AXI4_RLAST";
    .port_info 29 /OUTPUT 1 "M2_AXI4_RVALID";
    .port_info 30 /INPUT 1 "M2_AXI4_RREADY";
    .port_info 31 /OUTPUT 1 "dram_ck";
    .port_info 32 /OUTPUT 1 "dram_cs";
    .port_info 33 /OUTPUT 1 "dram_we";
    .port_info 34 /OUTPUT 1 "dram_ras";
    .port_info 35 /OUTPUT 1 "dram_cas";
    .port_info 36 /OUTPUT 14 "dram_addr";
    .port_info 37 /OUTPUT 3 "dram_ba";
    .port_info 38 /INOUT 32 "dram_dq";
    .port_info 39 /OUTPUT 4 "dram_dm";
    .port_info 40 /OUTPUT 1 "dram_dqs";
P_0x5cd9d909efa0 .param/l "ADDR_PHASE" 1 2 71, C4<001>;
P_0x5cd9d909efe0 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0x5cd9d909f020 .param/l "AXI4_ID_WIDTH" 0 2 2, +C4<00000000000000000000000000000100>;
P_0x5cd9d909f060 .param/l "DATA_PHASE" 1 2 72, C4<010>;
P_0x5cd9d909f0a0 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x5cd9d909f0e0 .param/l "IDLE" 1 2 70, C4<000>;
P_0x5cd9d909f120 .param/l "RESP_PHASE" 1 2 74, C4<100>;
P_0x5cd9d909f160 .param/l "WAIT" 1 2 73, C4<011>;
o0x750548838018 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5cd9d90d0140_0 .net "M2_AXI4_ARADDR", 31 0, o0x750548838018;  0 drivers
o0x750548838048 .functor BUFZ 2, c4<zz>; HiZ drive
v0x5cd9d90d01e0_0 .net "M2_AXI4_ARBURST", 1 0, o0x750548838048;  0 drivers
o0x750548838078 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x5cd9d90d32e0_0 .net "M2_AXI4_ARID", 3 0, o0x750548838078;  0 drivers
o0x7505488380a8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x5cd9d90d3380_0 .net "M2_AXI4_ARLEN", 7 0, o0x7505488380a8;  0 drivers
v0x5cd9d90a0270_0 .net "M2_AXI4_ARREADY", 0 0, L_0x5cd9d91161a0;  1 drivers
o0x750548838108 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x5cd9d9112d50_0 .net "M2_AXI4_ARSIZE", 2 0, o0x750548838108;  0 drivers
o0x750548838138 .functor BUFZ 1, c4<z>; HiZ drive
v0x5cd9d9112e30_0 .net "M2_AXI4_ARVALID", 0 0, o0x750548838138;  0 drivers
o0x750548838168 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5cd9d9112ef0_0 .net "M2_AXI4_AWADDR", 31 0, o0x750548838168;  0 drivers
o0x750548838198 .functor BUFZ 2, c4<zz>; HiZ drive
v0x5cd9d9112fd0_0 .net "M2_AXI4_AWBURST", 1 0, o0x750548838198;  0 drivers
o0x7505488381c8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x5cd9d91130b0_0 .net "M2_AXI4_AWID", 3 0, o0x7505488381c8;  0 drivers
o0x7505488381f8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x5cd9d9113190_0 .net "M2_AXI4_AWLEN", 7 0, o0x7505488381f8;  0 drivers
v0x5cd9d9113270_0 .var "M2_AXI4_AWREADY", 0 0;
o0x750548838258 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x5cd9d9113330_0 .net "M2_AXI4_AWSIZE", 2 0, o0x750548838258;  0 drivers
o0x750548838288 .functor BUFZ 1, c4<z>; HiZ drive
v0x5cd9d9113410_0 .net "M2_AXI4_AWVALID", 0 0, o0x750548838288;  0 drivers
v0x5cd9d91134d0_0 .var "M2_AXI4_BID", 3 0;
o0x7505488382e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5cd9d91135b0_0 .net "M2_AXI4_BREADY", 0 0, o0x7505488382e8;  0 drivers
v0x5cd9d9113670_0 .var "M2_AXI4_BRESP", 1 0;
v0x5cd9d9113860_0 .var "M2_AXI4_BVALID", 0 0;
v0x5cd9d9113920_0 .var "M2_AXI4_RDATA", 31 0;
v0x5cd9d9113a00_0 .var "M2_AXI4_RID", 3 0;
v0x5cd9d9113ae0_0 .var "M2_AXI4_RLAST", 0 0;
o0x750548838408 .functor BUFZ 1, c4<z>; HiZ drive
v0x5cd9d9113ba0_0 .net "M2_AXI4_RREADY", 0 0, o0x750548838408;  0 drivers
v0x5cd9d9113c60_0 .var "M2_AXI4_RRESP", 1 0;
v0x5cd9d9113d40_0 .var "M2_AXI4_RVALID", 0 0;
o0x750548838498 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5cd9d9113e00_0 .net "M2_AXI4_WDATA", 31 0, o0x750548838498;  0 drivers
o0x7505488384c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5cd9d9113ee0_0 .net "M2_AXI4_WLAST", 0 0, o0x7505488384c8;  0 drivers
v0x5cd9d9113fa0_0 .var "M2_AXI4_WREADY", 0 0;
o0x750548838528 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x5cd9d9114060_0 .net "M2_AXI4_WSTRB", 3 0, o0x750548838528;  0 drivers
o0x750548838558 .functor BUFZ 1, c4<z>; HiZ drive
v0x5cd9d9114140_0 .net "M2_AXI4_WVALID", 0 0, o0x750548838558;  0 drivers
L_0x7505485b7018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5cd9d9114200_0 .net/2u *"_ivl_0", 2 0, L_0x7505485b7018;  1 drivers
o0x7505488385b8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5cd9d91142e0_0 name=_ivl_4
o0x7505488385e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5cd9d91143c0_0 .net "clk", 0 0, o0x7505488385e8;  0 drivers
v0x5cd9d9114480_0 .var "dram_addr", 13 0;
v0x5cd9d9114770_0 .var "dram_ba", 2 0;
v0x5cd9d9114850_0 .var "dram_cas", 0 0;
v0x5cd9d9114910_0 .var "dram_ck", 0 0;
v0x5cd9d91149d0_0 .var "dram_cs", 0 0;
v0x5cd9d9114a90_0 .var "dram_data_oe", 0 0;
v0x5cd9d9114b50_0 .var "dram_data_out", 31 0;
v0x5cd9d9114c30_0 .var "dram_dm", 3 0;
v0x5cd9d9114d10_0 .net "dram_dq", 31 0, L_0x5cd9d9116270;  1 drivers
v0x5cd9d9114df0_0 .var "dram_dqs", 0 0;
v0x5cd9d9114eb0_0 .var "dram_ras", 0 0;
v0x5cd9d9114f70_0 .var "dram_we", 0 0;
v0x5cd9d9115030_0 .var "executed_status", 0 0;
v0x5cd9d91150f0_0 .var "read_addr", 31 0;
v0x5cd9d91151d0_0 .var "read_count", 7 0;
v0x5cd9d91152b0_0 .var "read_data_valid", 0 0;
v0x5cd9d9115370_0 .var "read_id", 3 0;
v0x5cd9d9115450_0 .var "read_len", 7 0;
v0x5cd9d9115530_0 .var "read_state", 2 0;
o0x7505488389a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5cd9d9115610_0 .net "rst_n", 0 0, o0x7505488389a8;  0 drivers
v0x5cd9d91156d0_0 .var "write_addr", 31 0;
v0x5cd9d91157b0_0 .var "write_count", 7 0;
v0x5cd9d9115890_0 .var "write_id", 3 0;
v0x5cd9d9115970_0 .var "write_len", 7 0;
v0x5cd9d9115a50_0 .var "write_state", 2 0;
E_0x5cd9d90e16a0/0 .event negedge, v0x5cd9d9115610_0;
E_0x5cd9d90e16a0/1 .event posedge, v0x5cd9d91143c0_0;
E_0x5cd9d90e16a0 .event/or E_0x5cd9d90e16a0/0, E_0x5cd9d90e16a0/1;
L_0x5cd9d91161a0 .cmp/eq 3, v0x5cd9d9115530_0, L_0x7505485b7018;
L_0x5cd9d9116270 .functor MUXZ 32, o0x7505488385b8, v0x5cd9d9114b50_0, v0x5cd9d9114a90_0, C4<>;
    .scope S_0x5cd9d909ee10;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cd9d9115030_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5cd9d909ee10;
T_1 ;
    %wait E_0x5cd9d90e16a0;
    %load/vec4 v0x5cd9d9115610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cd9d9115a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cd9d9113670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cd9d91157b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d91149d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9114f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9114eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9114850_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5cd9d9114480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cd9d9114770_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5cd9d9115a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9113270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d91149d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114a90_0, 0;
    %load/vec4 v0x5cd9d9113410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x5cd9d9113270_0;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x5cd9d91130b0_0;
    %assign/vec4 v0x5cd9d9115890_0, 0;
    %load/vec4 v0x5cd9d9112ef0_0;
    %assign/vec4 v0x5cd9d91156d0_0, 0;
    %load/vec4 v0x5cd9d9113190_0;
    %assign/vec4 v0x5cd9d9115970_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cd9d91157b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cd9d9115a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9113fa0_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x5cd9d9113fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d91149d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9115030_0, 0;
    %load/vec4 v0x5cd9d91156d0_0;
    %parti/s 14, 2, 3;
    %assign/vec4 v0x5cd9d9114480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cd9d9114770_0, 0;
    %load/vec4 v0x5cd9d9113e00_0;
    %assign/vec4 v0x5cd9d9114b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9114a90_0, 0;
    %load/vec4 v0x5cd9d9114060_0;
    %inv;
    %assign/vec4 v0x5cd9d9114c30_0, 0;
    %load/vec4 v0x5cd9d91157b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cd9d91157b0_0, 0;
    %load/vec4 v0x5cd9d91156d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5cd9d91156d0_0, 0;
    %load/vec4 v0x5cd9d9113ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5cd9d9115a50_0, 0;
T_1.12 ;
T_1.10 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x5cd9d9115030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5cd9d9115a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113fa0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d91149d0_0, 0;
T_1.15 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d91149d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9114f70_0, 0;
    %load/vec4 v0x5cd9d9115890_0;
    %assign/vec4 v0x5cd9d91134d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cd9d9113670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9113860_0, 0;
    %load/vec4 v0x5cd9d91135b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.18, 9;
    %load/vec4 v0x5cd9d9113860_0;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113860_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cd9d9115a50_0, 0;
T_1.16 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5cd9d909ee10;
T_2 ;
    %wait E_0x5cd9d90e16a0;
    %load/vec4 v0x5cd9d9115610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cd9d9115530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cd9d9113c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cd9d91151d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d91152b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5cd9d9115530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113d40_0, 0;
    %load/vec4 v0x5cd9d9112e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x5cd9d90d32e0_0;
    %assign/vec4 v0x5cd9d9115370_0, 0;
    %load/vec4 v0x5cd9d90d0140_0;
    %assign/vec4 v0x5cd9d91150f0_0, 0;
    %load/vec4 v0x5cd9d90d3380_0;
    %assign/vec4 v0x5cd9d9115450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cd9d91151d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5cd9d9115530_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d91149d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9114f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114850_0, 0;
    %load/vec4 v0x5cd9d91150f0_0;
    %parti/s 14, 2, 3;
    %assign/vec4 v0x5cd9d9114480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cd9d9114770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9115030_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cd9d9115530_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5cd9d9115030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x5cd9d9115370_0;
    %assign/vec4 v0x5cd9d9113a00_0, 0;
    %load/vec4 v0x5cd9d9114d10_0;
    %assign/vec4 v0x5cd9d9113920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cd9d9113c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cd9d9113d40_0, 0;
    %load/vec4 v0x5cd9d91151d0_0;
    %load/vec4 v0x5cd9d9115450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5cd9d9113ae0_0, 0;
    %load/vec4 v0x5cd9d9113ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0x5cd9d9113d40_0;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x5cd9d91151d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5cd9d91151d0_0, 0;
    %load/vec4 v0x5cd9d91150f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5cd9d91150f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d91152b0_0, 0;
    %load/vec4 v0x5cd9d9113ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cd9d9115530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9113ae0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5cd9d9115530_0, 0;
T_2.14 ;
T_2.10 ;
T_2.8 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5cd9d909ee10;
T_3 ;
    %wait E_0x5cd9d90e16a0;
    %load/vec4 v0x5cd9d9115610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9114910_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cd9d9114910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cd9d9115030_0, 0;
T_3.2 ;
    %load/vec4 v0x5cd9d9114910_0;
    %inv;
    %assign/vec4 v0x5cd9d9114910_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dram_controller.v";
