# [INC] Digital Systems Design - FIT BUT
Project for Digital Systems Design course at FIT BUT. (VHDL)

Access terminal simulation (20/20)
