   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	proccess_rx
  20              		.thumb
  21              		.thumb_func
  23              	proccess_rx:
  24              	.LFB112:
  25              		.file 1 "../src/main.c"
   1:../src/main.c **** #include "main.h"
   2:../src/main.c **** 
   3:../src/main.c **** #define LED_R GPIO_Pin_14
   4:../src/main.c **** #define LED_G GPIO_Pin_12
   5:../src/main.c **** #define LED_B GPIO_Pin_15
   6:../src/main.c **** #define LED_O GPIO_Pin_13
   7:../src/main.c **** 
   8:../src/main.c **** #define SETREG BSRRL
   9:../src/main.c **** #define CLRREG BSRRH
  10:../src/main.c **** 
  11:../src/main.c **** extern volatile uint32_t Time;
  12:../src/main.c **** uint32_t Last_Blink=0;
  13:../src/main.c **** uint32_t Last_Send=0;
  14:../src/main.c **** 
  15:../src/main.c **** uint32_t Actual_U=0;
  16:../src/main.c **** uint32_t Actual_I=0;
  17:../src/main.c **** 
  18:../src/main.c **** uint32_t Set_U = 0;
  19:../src/main.c **** uint32_t Set_I = 0;
  20:../src/main.c **** 
  21:../src/main.c **** volatile uint32_t loop=0;
  22:../src/main.c **** uint32_t f = 0;
  23:../src/main.c **** 
  24:../src/main.c **** uint16_t offset_u=0;
  25:../src/main.c **** uint16_t offset_i=0;
  26:../src/main.c **** int16_t calib_u=19580;
  27:../src/main.c **** int16_t calib_i=480;
  28:../src/main.c **** 
  29:../src/main.c **** 
  30:../src/main.c **** __IO uint32_t output;
  31:../src/main.c **** 
  32:../src/main.c **** __IO uint32_t out=0;
  33:../src/main.c **** 
  34:../src/main.c **** void proccess_rx(void);
  35:../src/main.c **** void init_output(void);
  36:../src/main.c **** void timer_init(void);
  37:../src/main.c **** void switching(void);
  38:../src/main.c **** 
  39:../src/main.c **** int main(void)
  40:../src/main.c **** {	
  41:../src/main.c **** 	SysTick_Config(SystemCoreClock/1000);
  42:../src/main.c **** 	STM_EVAL_LEDInit(LED3); // Oranzova
  43:../src/main.c **** 	STM_EVAL_LEDInit(LED4); // Zelena
  44:../src/main.c **** 	STM_EVAL_LEDInit(LED5); // Cervena
  45:../src/main.c **** 	STM_EVAL_LEDInit(LED6); // Modra
  46:../src/main.c **** 	
  47:../src/main.c **** 	STM_EVAL_LEDOn(LEDG);
  48:../src/main.c **** 	Delay(1000);
  49:../src/main.c **** 	STM_EVAL_LEDOff(LEDG);
  50:../src/main.c **** 	Init_Measure();
  51:../src/main.c **** 	Init_Comunication();
  52:../src/main.c **** 	init_output();
  53:../src/main.c **** 	timer_init();
  54:../src/main.c **** 	
  55:../src/main.c **** 	STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_EXTI);
  56:../src/main.c **** 
  57:../src/main.c **** 	USART_SendString(USART6, "\nSwitching Power Source Welcome\n");
  58:../src/main.c ****   while(1)
  59:../src/main.c ****   {
  60:../src/main.c **** 
  61:../src/main.c **** 	  	/*if((Time-Last_Blink > 75) && output){
  62:../src/main.c **** 			STM_EVAL_LEDToggle(LEDB);
  63:../src/main.c **** 			Last_Blink=Time;
  64:../src/main.c **** 		}else if(Time-Last_Blink > 75){
  65:../src/main.c **** 			STM_EVAL_LEDToggle(LEDB);
  66:../src/main.c **** 			Last_Blink=Time;
  67:../src/main.c **** 		}*/
  68:../src/main.c **** 
  69:../src/main.c **** 	 //for(int i=500000; i>0; i--);
  70:../src/main.c **** 	 GPIOD->ODR ^= LED_B;
  71:../src/main.c **** 	 Delay(100);
  72:../src/main.c **** 	 loop++;
  73:../src/main.c ****   }
  74:../src/main.c **** }
  75:../src/main.c **** 
  76:../src/main.c **** char rx_buffer[50];
  77:../src/main.c **** char rx_last=0;
  78:../src/main.c **** uint8_t rx_pointer=0;
  79:../src/main.c **** 
  80:../src/main.c **** void USART6_IRQHandler(void){
  81:../src/main.c **** 	char ch;	
  82:../src/main.c **** 	ch = USART_ReceiveData(USART6);
  83:../src/main.c **** 	
  84:../src/main.c **** 	if(ch == '\r' || ch == '\n'){
  85:../src/main.c **** 		if(rx_last != '\r'){
  86:../src/main.c **** 			rx_buffer[rx_pointer]=0;
  87:../src/main.c **** 			proccess_rx();
  88:../src/main.c **** 			rx_pointer = 0;
  89:../src/main.c **** 		}
  90:../src/main.c **** 	}else if(ch == 8 && rx_pointer>0){
  91:../src/main.c **** 		rx_pointer--;
  92:../src/main.c **** 	}else{
  93:../src/main.c **** 		rx_buffer[rx_pointer++] = ch;
  94:../src/main.c **** 	}
  95:../src/main.c **** 	rx_last = ch;
  96:../src/main.c **** }
  97:../src/main.c **** 
  98:../src/main.c **** void proccess_rx(void){
  26              		.loc 1 98 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              		.cfi_def_cfa_offset 16
  32              		.cfi_offset 4, -16
  33              		.cfi_offset 5, -12
  34              		.cfi_offset 6, -8
  35              		.cfi_offset 14, -4
  99:../src/main.c **** 	uint32_t u, i;
 100:../src/main.c **** 	
 101:../src/main.c **** 	switch(rx_buffer[0]){
  36              		.loc 1 101 0
  37 0002 4E4B     		ldr	r3, .L15
  38 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  39 0006 613B     		subs	r3, r3, #97
  40 0008 122B     		cmp	r3, #18
  41 000a 00F29180 		bhi	.L2
  42 000e DFE803F0 		tbb	[pc, r3]
  43              	.L4:
  44 0012 73       		.byte	(.L3-.L4)/2
  45 0013 8F       		.byte	(.L2-.L4)/2
  46 0014 8F       		.byte	(.L2-.L4)/2
  47 0015 8F       		.byte	(.L2-.L4)/2
  48 0016 8F       		.byte	(.L2-.L4)/2
  49 0017 8F       		.byte	(.L2-.L4)/2
  50 0018 0A       		.byte	(.L5-.L4)/2
  51 0019 8F       		.byte	(.L2-.L4)/2
  52 001a 8F       		.byte	(.L2-.L4)/2
  53 001b 8F       		.byte	(.L2-.L4)/2
  54 001c 8F       		.byte	(.L2-.L4)/2
  55 001d 7C       		.byte	(.L6-.L4)/2
  56 001e 8F       		.byte	(.L2-.L4)/2
  57 001f 8F       		.byte	(.L2-.L4)/2
  58 0020 52       		.byte	(.L7-.L4)/2
  59 0021 8F       		.byte	(.L2-.L4)/2
  60 0022 6A       		.byte	(.L8-.L4)/2
  61 0023 8F       		.byte	(.L2-.L4)/2
  62 0024 23       		.byte	(.L9-.L4)/2
  63 0025 00       		.align	1
  64              	.L5:
 102:../src/main.c **** 		case 'g':
 103:../src/main.c **** 			u = Actual_U;
  65              		.loc 1 103 0
  66 0026 464B     		ldr	r3, .L15+4
  67 0028 1E68     		ldr	r6, [r3]
  68              	.LVL0:
 104:../src/main.c **** 			i = Actual_I;
  69              		.loc 1 104 0
  70 002a 5D68     		ldr	r5, [r3, #4]
  71              	.LVL1:
 105:../src/main.c **** 			USART_SendString(USART6, "U:");
  72              		.loc 1 105 0
  73 002c 454C     		ldr	r4, .L15+8
  74 002e 2046     		mov	r0, r4
  75 0030 4549     		ldr	r1, .L15+12
  76 0032 FFF7FEFF 		bl	USART_SendString
  77              	.LVL2:
 106:../src/main.c **** 			USART_SendNumber(USART6, u);
  78              		.loc 1 106 0
  79 0036 2046     		mov	r0, r4
  80 0038 3146     		mov	r1, r6
  81 003a FFF7FEFF 		bl	USART_SendNumber
  82              	.LVL3:
 107:../src/main.c **** 			USART_SendString(USART6, ", I:");
  83              		.loc 1 107 0
  84 003e 2046     		mov	r0, r4
  85 0040 4249     		ldr	r1, .L15+16
  86 0042 FFF7FEFF 		bl	USART_SendString
  87              	.LVL4:
 108:../src/main.c **** 			USART_SendNumber(USART6, i);
  88              		.loc 1 108 0
  89 0046 2046     		mov	r0, r4
  90 0048 2946     		mov	r1, r5
  91 004a FFF7FEFF 		bl	USART_SendNumber
  92              	.LVL5:
 109:../src/main.c **** 			USART_SendString(USART6, "\n");
  93              		.loc 1 109 0
  94 004e 2046     		mov	r0, r4
  95 0050 3F49     		ldr	r1, .L15+20
  96 0052 FFF7FEFF 		bl	USART_SendString
  97              	.LVL6:
 110:../src/main.c **** 			break;
  98              		.loc 1 110 0
  99 0056 70BD     		pop	{r4, r5, r6, pc}
 100              	.LVL7:
 101              	.L9:
 111:../src/main.c **** 		case 's':
 112:../src/main.c **** 			if(rx_pointer>1){
 102              		.loc 1 112 0
 103 0058 394B     		ldr	r3, .L15+4
 104 005a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 105 005c 012B     		cmp	r3, #1
 106 005e 11D9     		bls	.L11
 113:../src/main.c **** 				u = StringToInt(rx_buffer+1, 5);
 107              		.loc 1 113 0
 108 0060 3C4C     		ldr	r4, .L15+24
 109 0062 2046     		mov	r0, r4
 110 0064 0521     		movs	r1, #5
 111 0066 FFF7FEFF 		bl	StringToInt
 112              	.LVL8:
 113 006a 0546     		mov	r5, r0
 114              	.LVL9:
 114:../src/main.c **** 				i = StringToInt(rx_buffer+6, 5);
 115              		.loc 1 114 0
 116 006c 601D     		adds	r0, r4, #5
 117              	.LVL10:
 118 006e 0521     		movs	r1, #5
 119 0070 FFF7FEFF 		bl	StringToInt
 120              	.LVL11:
 115:../src/main.c **** 				Set_U = u;
 121              		.loc 1 115 0
 122 0074 324B     		ldr	r3, .L15+4
 123 0076 DD60     		str	r5, [r3, #12]
 116:../src/main.c **** 				Set_I = i;
 124              		.loc 1 116 0
 125 0078 1861     		str	r0, [r3, #16]
 117:../src/main.c **** 				USART_SendString(USART6, "OK\n");
 126              		.loc 1 117 0
 127 007a 3248     		ldr	r0, .L15+8
 128              	.LVL12:
 129 007c 3649     		ldr	r1, .L15+28
 130 007e FFF7FEFF 		bl	USART_SendString
 131              	.LVL13:
 132 0082 70BD     		pop	{r4, r5, r6, pc}
 133              	.LVL14:
 134              	.L11:
 118:../src/main.c **** 			}else{
 119:../src/main.c **** 				u = Set_U;
 135              		.loc 1 119 0
 136 0084 2E4B     		ldr	r3, .L15+4
 137 0086 DE68     		ldr	r6, [r3, #12]
 138              	.LVL15:
 120:../src/main.c **** 				i = Set_I;
 139              		.loc 1 120 0
 140 0088 1D69     		ldr	r5, [r3, #16]
 141              	.LVL16:
 121:../src/main.c **** 				USART_SendString(USART6, "Set U:");
 142              		.loc 1 121 0
 143 008a 2E4C     		ldr	r4, .L15+8
 144 008c 2046     		mov	r0, r4
 145 008e 3349     		ldr	r1, .L15+32
 146 0090 FFF7FEFF 		bl	USART_SendString
 147              	.LVL17:
 122:../src/main.c **** 				USART_SendNumber(USART6, u);
 148              		.loc 1 122 0
 149 0094 2046     		mov	r0, r4
 150 0096 3146     		mov	r1, r6
 151 0098 FFF7FEFF 		bl	USART_SendNumber
 152              	.LVL18:
 123:../src/main.c **** 				USART_SendString(USART6, ", Set I:");
 153              		.loc 1 123 0
 154 009c 2046     		mov	r0, r4
 155 009e 3049     		ldr	r1, .L15+36
 156 00a0 FFF7FEFF 		bl	USART_SendString
 157              	.LVL19:
 124:../src/main.c **** 				USART_SendNumber(USART6, i);
 158              		.loc 1 124 0
 159 00a4 2046     		mov	r0, r4
 160 00a6 2946     		mov	r1, r5
 161 00a8 FFF7FEFF 		bl	USART_SendNumber
 162              	.LVL20:
 125:../src/main.c **** 				USART_SendString(USART6, "\n");
 163              		.loc 1 125 0
 164 00ac 2046     		mov	r0, r4
 165 00ae 2849     		ldr	r1, .L15+20
 166 00b0 FFF7FEFF 		bl	USART_SendString
 167              	.LVL21:
 168 00b4 70BD     		pop	{r4, r5, r6, pc}
 169              	.LVL22:
 170              	.L7:
 126:../src/main.c **** 			}
 127:../src/main.c **** 			break;
 128:../src/main.c **** 		case 'o':
 129:../src/main.c **** 			if(rx_pointer>1){
 171              		.loc 1 129 0
 172 00b6 224B     		ldr	r3, .L15+4
 173 00b8 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 174 00ba 012B     		cmp	r3, #1
 175 00bc 07D9     		bls	.L12
 130:../src/main.c **** 				output = (rx_buffer[1]=='1');
 176              		.loc 1 130 0
 177 00be 1F4B     		ldr	r3, .L15
 178 00c0 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 179 00c2 312A     		cmp	r2, #49
 180 00c4 14BF     		ite	ne
 181 00c6 0022     		movne	r2, #0
 182 00c8 0122     		moveq	r2, #1
 183 00ca 264B     		ldr	r3, .L15+40
 184 00cc 1A60     		str	r2, [r3]
 185              	.L12:
 131:../src/main.c **** 			}		
 132:../src/main.c **** 			USART_SendString(USART6, output?"Output ON\n":"Output OFF\n");
 186              		.loc 1 132 0
 187 00ce 254B     		ldr	r3, .L15+40
 188 00d0 1968     		ldr	r1, [r3]
 189 00d2 1C48     		ldr	r0, .L15+8
 190 00d4 244B     		ldr	r3, .L15+44
 191 00d6 254A     		ldr	r2, .L15+48
 192 00d8 0029     		cmp	r1, #0
 193 00da 0CBF     		ite	eq
 194 00dc 1146     		moveq	r1, r2
 195 00de 1946     		movne	r1, r3
 196 00e0 FFF7FEFF 		bl	USART_SendString
 197              	.LVL23:
 133:../src/main.c **** 			break;
 198              		.loc 1 133 0
 199 00e4 70BD     		pop	{r4, r5, r6, pc}
 200              	.L8:
 134:../src/main.c **** 		case 'q':
 135:../src/main.c **** 			GPIO_SetBits(GPIOC, GPIO_Pin_0);
 201              		.loc 1 135 0
 202 00e6 2248     		ldr	r0, .L15+52
 203 00e8 0121     		movs	r1, #1
 204 00ea FFF7FEFF 		bl	GPIO_SetBits
 205              	.LVL24:
 136:../src/main.c **** 			USART_SendString(USART6, "PC0 ON\n");
 206              		.loc 1 136 0
 207 00ee 1548     		ldr	r0, .L15+8
 208 00f0 2049     		ldr	r1, .L15+56
 209 00f2 FFF7FEFF 		bl	USART_SendString
 210              	.LVL25:
 137:../src/main.c **** 			break;
 211              		.loc 1 137 0
 212 00f6 70BD     		pop	{r4, r5, r6, pc}
 213              	.L3:
 138:../src/main.c **** 		case 'a':
 139:../src/main.c **** 			GPIO_ResetBits(GPIOC, GPIO_Pin_0);
 214              		.loc 1 139 0
 215 00f8 1D48     		ldr	r0, .L15+52
 216 00fa 0121     		movs	r1, #1
 217 00fc FFF7FEFF 		bl	GPIO_ResetBits
 218              	.LVL26:
 140:../src/main.c **** 			USART_SendString(USART6, "PC0 OFF\n");
 219              		.loc 1 140 0
 220 0100 1048     		ldr	r0, .L15+8
 221 0102 1D49     		ldr	r1, .L15+60
 222 0104 FFF7FEFF 		bl	USART_SendString
 223              	.LVL27:
 141:../src/main.c **** 			break;
 224              		.loc 1 141 0
 225 0108 70BD     		pop	{r4, r5, r6, pc}
 226              	.L6:
 142:../src/main.c **** 		case 'l':
 143:../src/main.c **** 			USART_SendNumber(USART6, loop/(Time/1000));
 227              		.loc 1 143 0
 228 010a 0D4B     		ldr	r3, .L15+4
 229 010c 5969     		ldr	r1, [r3, #20]
 230 010e 1B4B     		ldr	r3, .L15+64
 231 0110 1A68     		ldr	r2, [r3]
 232 0112 1B4B     		ldr	r3, .L15+68
 233 0114 A3FB0203 		umull	r0, r3, r3, r2
 234 0118 9B09     		lsrs	r3, r3, #6
 235 011a 0A4C     		ldr	r4, .L15+8
 236 011c 2046     		mov	r0, r4
 237 011e B1FBF3F1 		udiv	r1, r1, r3
 238 0122 FFF7FEFF 		bl	USART_SendNumber
 239              	.LVL28:
 144:../src/main.c **** 			USART_SendData(USART6, '\n');
 240              		.loc 1 144 0
 241 0126 2046     		mov	r0, r4
 242 0128 0A21     		movs	r1, #10
 243 012a FFF7FEFF 		bl	USART_SendData
 244              	.LVL29:
 145:../src/main.c **** 			break;
 245              		.loc 1 145 0
 246 012e 70BD     		pop	{r4, r5, r6, pc}
 247              	.L2:
 146:../src/main.c **** 		default:
 147:../src/main.c **** 			USART_SendString(USART6, "Unknown command\n");
 248              		.loc 1 147 0
 249 0130 0448     		ldr	r0, .L15+8
 250 0132 1449     		ldr	r1, .L15+72
 251 0134 FFF7FEFF 		bl	USART_SendString
 252              	.LVL30:
 253 0138 70BD     		pop	{r4, r5, r6, pc}
 254              	.L16:
 255 013a 00BF     		.align	2
 256              	.L15:
 257 013c 00000000 		.word	rx_buffer
 258 0140 00000000 		.word	.LANCHOR0
 259 0144 00140140 		.word	1073812480
 260 0148 18000000 		.word	.LC2
 261 014c 1C000000 		.word	.LC3
 262 0150 24000000 		.word	.LC4
 263 0154 01000000 		.word	rx_buffer+1
 264 0158 28000000 		.word	.LC5
 265 015c 2C000000 		.word	.LC6
 266 0160 34000000 		.word	.LC7
 267 0164 00000000 		.word	output
 268 0168 00000000 		.word	.LC0
 269 016c 0C000000 		.word	.LC1
 270 0170 00080240 		.word	1073874944
 271 0174 40000000 		.word	.LC8
 272 0178 48000000 		.word	.LC9
 273 017c 00000000 		.word	Time
 274 0180 D34D6210 		.word	274877907
 275 0184 54000000 		.word	.LC10
 276              		.cfi_endproc
 277              	.LFE112:
 279              		.align	2
 280              		.global	USART6_IRQHandler
 281              		.thumb
 282              		.thumb_func
 284              	USART6_IRQHandler:
 285              	.LFB111:
  80:../src/main.c **** void USART6_IRQHandler(void){
 286              		.loc 1 80 0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290 0188 70B5     		push	{r4, r5, r6, lr}
 291              		.cfi_def_cfa_offset 16
 292              		.cfi_offset 4, -16
 293              		.cfi_offset 5, -12
 294              		.cfi_offset 6, -8
 295              		.cfi_offset 14, -4
  82:../src/main.c **** 	ch = USART_ReceiveData(USART6);
 296              		.loc 1 82 0
 297 018a 1348     		ldr	r0, .L22
 298 018c FFF7FEFF 		bl	USART_ReceiveData
 299              	.LVL31:
 300 0190 C4B2     		uxtb	r4, r0
 301              	.LVL32:
  84:../src/main.c **** 	if(ch == '\r' || ch == '\n'){
 302              		.loc 1 84 0
 303 0192 0D2C     		cmp	r4, #13
 304 0194 01D0     		beq	.L18
  84:../src/main.c **** 	if(ch == '\r' || ch == '\n'){
 305              		.loc 1 84 0 is_stmt 0 discriminator 1
 306 0196 0A2C     		cmp	r4, #10
 307 0198 0CD1     		bne	.L19
 308              	.L18:
  85:../src/main.c **** 		if(rx_last != '\r'){
 309              		.loc 1 85 0 is_stmt 1
 310 019a 104B     		ldr	r3, .L22+4
 311 019c 1B7E     		ldrb	r3, [r3, #24]	@ zero_extendqisi2
 312 019e 0D2B     		cmp	r3, #13
 313 01a0 17D0     		beq	.L20
  86:../src/main.c **** 			rx_buffer[rx_pointer]=0;
 314              		.loc 1 86 0
 315 01a2 0E4D     		ldr	r5, .L22+4
 316 01a4 2B7A     		ldrb	r3, [r5, #8]	@ zero_extendqisi2
 317 01a6 0026     		movs	r6, #0
 318 01a8 0D4A     		ldr	r2, .L22+8
 319 01aa D654     		strb	r6, [r2, r3]
  87:../src/main.c **** 			proccess_rx();
 320              		.loc 1 87 0
 321 01ac FFF7FEFF 		bl	proccess_rx
 322              	.LVL33:
  88:../src/main.c **** 			rx_pointer = 0;
 323              		.loc 1 88 0
 324 01b0 2E72     		strb	r6, [r5, #8]
 325 01b2 0EE0     		b	.L20
 326              	.LVL34:
 327              	.L19:
  90:../src/main.c **** 	}else if(ch == 8 && rx_pointer>0){
 328              		.loc 1 90 0
 329 01b4 082C     		cmp	r4, #8
 330 01b6 06D1     		bne	.L21
  90:../src/main.c **** 	}else if(ch == 8 && rx_pointer>0){
 331              		.loc 1 90 0 is_stmt 0 discriminator 1
 332 01b8 084B     		ldr	r3, .L22+4
 333 01ba 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 334 01bc 1BB1     		cbz	r3, .L21
  91:../src/main.c **** 		rx_pointer--;
 335              		.loc 1 91 0 is_stmt 1
 336 01be 013B     		subs	r3, r3, #1
 337 01c0 064A     		ldr	r2, .L22+4
 338 01c2 1372     		strb	r3, [r2, #8]
 339 01c4 05E0     		b	.L20
 340              	.L21:
  93:../src/main.c **** 		rx_buffer[rx_pointer++] = ch;
 341              		.loc 1 93 0
 342 01c6 054A     		ldr	r2, .L22+4
 343 01c8 137A     		ldrb	r3, [r2, #8]	@ zero_extendqisi2
 344 01ca 591C     		adds	r1, r3, #1
 345 01cc 1172     		strb	r1, [r2, #8]
 346 01ce 044A     		ldr	r2, .L22+8
 347 01d0 D454     		strb	r4, [r2, r3]
 348              	.LVL35:
 349              	.L20:
  95:../src/main.c **** 	rx_last = ch;
 350              		.loc 1 95 0
 351 01d2 024B     		ldr	r3, .L22+4
 352 01d4 1C76     		strb	r4, [r3, #24]
 353 01d6 70BD     		pop	{r4, r5, r6, pc}
 354              	.LVL36:
 355              	.L23:
 356              		.align	2
 357              	.L22:
 358 01d8 00140140 		.word	1073812480
 359 01dc 00000000 		.word	.LANCHOR0
 360 01e0 00000000 		.word	rx_buffer
 361              		.cfi_endproc
 362              	.LFE111:
 364              		.align	2
 365              		.global	init_output
 366              		.thumb
 367              		.thumb_func
 369              	init_output:
 370              	.LFB113:
 148:../src/main.c **** 			break;
 149:../src/main.c **** 	}
 150:../src/main.c **** }
 151:../src/main.c **** 
 152:../src/main.c **** void init_output(void){
 371              		.loc 1 152 0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 8
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375 01e4 00B5     		push	{lr}
 376              		.cfi_def_cfa_offset 4
 377              		.cfi_offset 14, -4
 378 01e6 83B0     		sub	sp, sp, #12
 379              		.cfi_def_cfa_offset 16
 153:../src/main.c **** 	GPIO_InitTypeDef  GPIO_InitStructure;
 154:../src/main.c **** 	
 155:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_3 | GPIO_Pin_5;
 380              		.loc 1 155 0
 381 01e8 2923     		movs	r3, #41
 382 01ea 0093     		str	r3, [sp]
 156:../src/main.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 383              		.loc 1 156 0
 384 01ec 0123     		movs	r3, #1
 385 01ee 8DF80430 		strb	r3, [sp, #4]
 157:../src/main.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 386              		.loc 1 157 0
 387 01f2 0023     		movs	r3, #0
 388 01f4 8DF80630 		strb	r3, [sp, #6]
 158:../src/main.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 389              		.loc 1 158 0
 390 01f8 0322     		movs	r2, #3
 391 01fa 8DF80520 		strb	r2, [sp, #5]
 159:../src/main.c ****   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 392              		.loc 1 159 0
 393 01fe 8DF80730 		strb	r3, [sp, #7]
 160:../src/main.c ****   GPIO_Init(GPIOC, &GPIO_InitStructure);
 394              		.loc 1 160 0
 395 0202 0348     		ldr	r0, .L25
 396 0204 6946     		mov	r1, sp
 397 0206 FFF7FEFF 		bl	GPIO_Init
 398              	.LVL37:
 161:../src/main.c **** }
 399              		.loc 1 161 0
 400 020a 03B0     		add	sp, sp, #12
 401              		@ sp needed
 402 020c 5DF804FB 		ldr	pc, [sp], #4
 403              	.L26:
 404              		.align	2
 405              	.L25:
 406 0210 00080240 		.word	1073874944
 407              		.cfi_endproc
 408              	.LFE113:
 410              		.align	2
 411              		.global	timer_init
 412              		.thumb
 413              		.thumb_func
 415              	timer_init:
 416              	.LFB114:
 162:../src/main.c **** 
 163:../src/main.c **** void timer_init(void){
 417              		.loc 1 163 0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 16
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421 0214 10B5     		push	{r4, lr}
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 4, -8
 424              		.cfi_offset 14, -4
 425 0216 84B0     		sub	sp, sp, #16
 426              		.cfi_def_cfa_offset 24
 164:../src/main.c **** 	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
 165:../src/main.c **** 	
 166:../src/main.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 427              		.loc 1 166 0
 428 0218 0420     		movs	r0, #4
 429 021a 0121     		movs	r1, #1
 430 021c FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 431              	.LVL38:
 432              	.LBB10:
 433              	.LBB11:
 434              		.file 2 "C:\\Users\\Filip\\Eclipse\\Template\\CMSIS\\Include/core_cm4.h"
   1:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /**************************************************************************//**
   2:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * @version  V2.10
   5:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * @date     19. July 2011
   6:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  *
   7:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * @note
   8:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  *
  10:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * @par
  11:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  *
  15:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * @par
  16:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  *
  22:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  23:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if defined ( __ICCARM__ )
  24:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
  26:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  27:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
  28:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  extern "C" {
  29:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
  30:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  31:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  34:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  35:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  37:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   It consists of:
  39:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  40:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****      - Cortex-M Core Register Definitions
  41:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****      - Cortex-M functions
  42:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****      - Cortex-M instructions
  43:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****      - Cortex-M SIMD instructions
  44:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  45:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   access to the Cortex-M Core
  47:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
  48:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  49:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   
  52:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  55:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****    
  58:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  61:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
  62:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  63:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  64:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*******************************************************************************
  65:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  *                 CMSIS definitions
  66:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  67:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****    - CMSIS version number
  70:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****    - Cortex-M core
  71:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****    - Cortex-M core Revision Number
  72:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
  73:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
  74:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  75:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  76:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  80:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  82:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  83:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if   defined ( __CC_ARM )
  84:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  87:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  88:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  91:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
  92:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  95:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
  96:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
  99:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 100:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 101:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if defined ( __CC_ARM )
 103:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 106:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #else
 107:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 109:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #endif
 110:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #else
 111:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 112:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #endif
 113:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 114:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 115:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #if defined __ARMVFP__
 116:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 118:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #else
 119:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 121:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #endif
 122:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #else
 123:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 124:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #endif
 125:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 126:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
 127:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 130:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #else
 131:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 133:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #endif
 134:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #else
 135:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 136:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #endif
 137:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 138:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
 139:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 142:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 143:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 148:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 150:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 152:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 155:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* check device defines and use defaults */
 156:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #ifndef __CM4_REV
 158:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __CM4_REV               0x0000
 159:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #endif
 161:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 162:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 163:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __FPU_PRESENT             0
 164:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #endif
 166:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 167:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 168:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __MPU_PRESENT             0
 169:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #endif
 171:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 172:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #endif
 176:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 177:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #endif
 181:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 182:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 183:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
 185:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #else
 187:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 189:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 192:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 194:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 195:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 196:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*******************************************************************************
 197:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  *                 Register Abstraction
 198:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
 199:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Core Register contain:
 201:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core Register
 202:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core NVIC Register
 203:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core SCB Register
 204:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core SysTick Register
 205:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core Debug Register
 206:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core MPU Register
 207:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core FPU Register
 208:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** */
 209:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 210:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 214:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 215:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 216:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 218:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef union
 219:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 220:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   struct
 221:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   {
 222:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #else
 225:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 229:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } APSR_Type;
 237:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 238:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 239:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 241:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef union
 242:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 243:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   struct
 244:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   {
 245:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } IPSR_Type;
 250:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 251:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 252:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 254:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef union
 255:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 256:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   struct
 257:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   {
 258:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #else
 262:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 266:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } xPSR_Type;
 276:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 277:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 278:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 280:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef union
 281:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 282:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   struct
 283:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   {
 284:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } CONTROL_Type;
 291:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 292:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 294:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 295:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 299:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 300:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 301:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 303:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef struct
 304:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 305:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[24];
 307:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RSERVED1[24];
 309:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[24];
 311:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED3[24];
 313:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED4[56];
 315:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED5[644];
 317:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }  NVIC_Type;
 319:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 320:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 324:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 326:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 327:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 331:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 332:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 333:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 335:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef struct
 336:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 337:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[5];
 357:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } SCB_Type;
 359:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 360:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 361:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 364:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 367:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 370:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 373:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 376:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 380:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 383:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 386:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 389:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 392:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 395:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 398:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 401:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 404:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 407:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 411:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 415:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 418:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 421:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 424:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 427:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 430:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 433:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB System Control Register Definitions */
 434:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 437:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 440:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 443:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 447:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 450:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 453:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 456:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 459:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 462:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 466:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 469:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 472:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 475:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 478:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 481:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 484:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 487:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 490:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 493:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 496:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 499:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 502:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 505:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 509:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 512:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 515:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 519:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 522:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 525:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 529:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 532:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 535:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 538:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 541:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 543:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 544:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 548:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 549:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 550:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 552:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef struct
 553:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 554:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 555:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } SCnSCB_Type;
 558:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 559:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 563:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 567:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 570:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 573:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 576:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 579:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 581:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 582:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 586:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 587:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 588:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 590:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef struct
 591:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 592:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } SysTick_Type;
 597:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 598:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 602:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 605:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 608:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 611:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 612:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 615:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SysTick Current Register Definitions */
 616:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 619:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 623:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 626:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 629:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 631:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 632:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 636:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 637:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 638:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 640:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef struct
 641:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 642:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __O  union
 643:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   {
 644:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[864];
 649:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED1[15];
 651:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[15];
 653:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } ITM_Type;
 655:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 656:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 660:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 664:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 667:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 670:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 673:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 676:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 679:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 682:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 685:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 688:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 690:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 691:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 696:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 697:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 698:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 700:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef struct
 701:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 702:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } MPU_Type;
 714:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 715:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* MPU Type Register */
 716:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 719:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 722:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 725:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* MPU Control Register */
 726:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 729:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 732:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 735:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* MPU Region Number Register */
 736:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 739:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* MPU Region Base Address Register */
 740:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 743:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 746:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 749:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 753:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 756:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 759:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 762:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 764:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 765:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 766:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 771:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 772:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 773:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 775:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef struct
 776:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 777:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 778:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } FPU_Type;
 784:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 785:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Control Register */
 786:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 789:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 792:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 795:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 798:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 801:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 804:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 807:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 810:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 813:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Address Register */
 814:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 817:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 821:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 824:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 827:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 830:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 0 */
 831:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 834:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 837:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 840:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 843:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 846:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 849:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 852:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 855:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 1 */
 856:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 859:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 862:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 865:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 868:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 870:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 871:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 872:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 876:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 877:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 878:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 880:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** typedef struct
 881:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
 882:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** } CoreDebug_Type;
 887:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 888:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Debug Halting Control and Status Register */
 889:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 892:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 895:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 898:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 901:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 904:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 907:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 910:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 913:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 916:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 919:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 922:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 925:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Debug Core Register Selector Register */
 926:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 929:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 932:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 936:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 939:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 942:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 945:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 948:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 951:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 954:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 957:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 960:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 963:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 966:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 969:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 972:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 974:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 975:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
 977:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
 978:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 979:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 987:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 994:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
 998:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
 999:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #endif
1003:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1004:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} */
1005:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1006:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1007:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1008:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*******************************************************************************
1009:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  *                Hardware Abstraction Layer
1010:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
1011:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Core Function Interface contains:
1013:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core NVIC Functions
1014:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core SysTick Functions
1015:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core Debug Functions
1016:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   - Core Register Access Functions
1017:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** */
1018:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1019:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1020:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1021:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
1025:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1026:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1027:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Set Priority Grouping
1028:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1029:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Only values from 0..7 are used.
1032:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1033:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1035:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1037:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1039:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t reg_value;
1040:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1042:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1049:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1050:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1051:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Get Priority Grouping
1052:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1053:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1056:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return                Priority grouping field
1057:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1058:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1060:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1062:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1063:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1064:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Enable External Interrupt
1065:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1066:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     The interrupt number cannot be a negative value.
1068:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1069:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1071:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1073:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
 435              		.loc 2 1074 0
 436 0220 4FF08042 		mov	r2, #1073741824
 437 0224 0B4B     		ldr	r3, .L28
 438 0226 1A60     		str	r2, [r3]
 439              	.LBE11:
 440              	.LBE10:
 167:../src/main.c **** 	NVIC_EnableIRQ(TIM4_IRQn);
 168:../src/main.c ****   
 169:../src/main.c ****   
 170:../src/main.c ****   //25Hz meren 200-1 50Hz 100-1 100Hz 50-1
 171:../src/main.c ****   TIM_TimeBaseStructure.TIM_Period = 168-1; //336
 441              		.loc 1 171 0
 442 0228 A723     		movs	r3, #167
 443 022a 0293     		str	r3, [sp, #8]
 172:../src/main.c ****   TIM_TimeBaseStructure.TIM_Prescaler = 5-1;
 444              		.loc 1 172 0
 445 022c 0423     		movs	r3, #4
 446 022e ADF80430 		strh	r3, [sp, #4]	@ movhi
 173:../src/main.c ****   TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 447              		.loc 1 173 0
 448 0232 0023     		movs	r3, #0
 449 0234 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 174:../src/main.c ****   TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 450              		.loc 1 174 0
 451 0238 ADF80630 		strh	r3, [sp, #6]	@ movhi
 175:../src/main.c **** 
 176:../src/main.c ****   TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 452              		.loc 1 176 0
 453 023c 064C     		ldr	r4, .L28+4
 454 023e 2046     		mov	r0, r4
 455 0240 01A9     		add	r1, sp, #4
 456 0242 FFF7FEFF 		bl	TIM_TimeBaseInit
 457              	.LVL39:
 177:../src/main.c ****   
 178:../src/main.c ****   TIM4->DIER = TIM_DIER_UIE;  // povolen preruen
 458              		.loc 1 178 0
 459 0246 0121     		movs	r1, #1
 460 0248 A181     		strh	r1, [r4, #12]	@ movhi
 179:../src/main.c ****   
 180:../src/main.c ****   TIM_Cmd(TIM4, ENABLE);
 461              		.loc 1 180 0
 462 024a 2046     		mov	r0, r4
 463 024c FFF7FEFF 		bl	TIM_Cmd
 464              	.LVL40:
 181:../src/main.c **** }
 465              		.loc 1 181 0
 466 0250 04B0     		add	sp, sp, #16
 467              		@ sp needed
 468 0252 10BD     		pop	{r4, pc}
 469              	.L29:
 470              		.align	2
 471              	.L28:
 472 0254 00E100E0 		.word	-536813312
 473 0258 00080040 		.word	1073743872
 474              		.cfi_endproc
 475              	.LFE114:
 477              		.align	2
 478              		.global	main
 479              		.thumb
 480              		.thumb_func
 482              	main:
 483              	.LFB110:
  40:../src/main.c **** {	
 484              		.loc 1 40 0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488 025c 70B5     		push	{r4, r5, r6, lr}
 489              		.cfi_def_cfa_offset 16
 490              		.cfi_offset 4, -16
 491              		.cfi_offset 5, -12
 492              		.cfi_offset 6, -8
 493              		.cfi_offset 14, -4
  41:../src/main.c **** 	SysTick_Config(SystemCoreClock/1000);
 494              		.loc 1 41 0
 495 025e 224B     		ldr	r3, .L32
 496 0260 1A68     		ldr	r2, [r3]
 497 0262 224B     		ldr	r3, .L32+4
 498 0264 A3FB0212 		umull	r1, r2, r3, r2
 499              	.LVL41:
 500              	.LBB12:
 501              	.LBB13:
1075:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1076:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1077:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1078:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Disable External Interrupt
1079:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1080:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     The interrupt number cannot be a negative value.
1082:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1083:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1085:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1087:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1089:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1090:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1091:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1092:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1093:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     for the specified interrupt.
1095:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1096:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return             0  Interrupt status is not pending
1098:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return             1  Interrupt status is pending
1099:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1100:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1102:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1104:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1105:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1106:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1107:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1108:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     The interrupt number cannot be a negative value.
1110:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1111:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1113:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1115:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1116:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1117:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1118:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1119:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1120:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1121:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function clears the pending bit for the specified interrupt.
1122:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     The interrupt number cannot be a negative value.
1123:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1124:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
1125:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1126:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1127:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1128:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1129:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1130:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1131:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1132:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Get Active Interrupt
1133:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1134:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function reads the active register in NVIC and returns the active bit.
1135:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get active
1136:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return             0  Interrupt status is not active
1137:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return             1  Interrupt status is active
1138:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1139:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1140:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1141:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1142:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1143:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1144:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1145:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1146:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1147:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function sets the priority for the specified interrupt. The interrupt
1148:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1149:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1150:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1151:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     Note: The priority cannot be set for every core interrupt.
1152:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1153:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set priority
1154:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]  priority  Priority to set
1155:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1156:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1157:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1158:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   if(IRQn < 0) {
1159:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1160:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   else {
1161:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1162:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1163:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1164:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1165:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1166:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1167:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function reads the priority for the specified interrupt. The interrupt
1168:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1169:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1170:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1171:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     The returned priority value is automatically aligned to the implemented
1172:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     priority bits of the microcontroller.
1173:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1174:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]   IRQn  Number of the interrupt for get priority
1175:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return             Interrupt Priority
1176:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1177:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1178:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1179:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1180:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   if(IRQn < 0) {
1181:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1182:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   else {
1183:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1184:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1185:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1186:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1187:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Encode Priority
1188:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1189:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function encodes the priority for an interrupt with the given priority group,
1190:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     preemptive priority value and sub priority value.
1191:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1192:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1193:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1194:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     The returned priority value can be used for NVIC_SetPriority(...) function
1195:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1196:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1197:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
1198:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]       SubPriority  Sub priority value (starting from 0)
1199:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return                        Encoded priority for the interrupt
1200:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1201:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1202:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1203:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1204:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1205:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t SubPriorityBits;
1206:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1207:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1208:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1209:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1210:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   return (
1211:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1212:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1213:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****          );
1214:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1215:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1216:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1217:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  Decode Priority
1218:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1219:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function decodes an interrupt priority value with the given priority group to
1220:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     preemptive priority value and sub priority value.
1221:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1222:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1223:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1224:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     The priority value can be retrieved with NVIC_GetPriority(...) function
1225:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1226:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]         Priority   Priority value
1227:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1228:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0)
1229:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [out]     pSubPriority  Sub priority value (starting from 0)
1230:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1231:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1232:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1233:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1234:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1235:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   uint32_t SubPriorityBits;
1236:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1237:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1238:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1239:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1240:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1241:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1242:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1243:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1244:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1245:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  System Reset
1246:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1247:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function initiate a system reset request to reset the MCU.
1248:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1249:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SystemReset(void)
1250:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1251:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1252:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****                                                                   buffered write are completed befo
1253:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1254:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1255:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1256:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1257:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   while(1);                                                    /* wait until reset */
1258:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** }
1259:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1260:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1261:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1262:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1263:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1264:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1265:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1266:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
1267:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   @{
1268:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1269:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1270:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1271:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1272:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** /** \brief  System Tick Configuration
1273:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1274:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     This function initialises the system tick timer and its interrupt and start the system tick tim
1275:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     Counter is in free running mode to generate periodical interrupts.
1276:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1277:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts
1278:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return          0  Function succeeded
1279:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     \return          1  Function failed
1280:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****  */
1281:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1282:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** {
1283:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
1284:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h **** 
1285:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 502              		.loc 2 1285 0
 503 0268 9209     		lsrs	r2, r2, #6
 504              	.LVL42:
 505 026a 013A     		subs	r2, r2, #1
 506              	.LVL43:
 507 026c 204B     		ldr	r3, .L32+8
 508 026e 5A60     		str	r2, [r3, #4]
 509              	.LVL44:
 510              	.LBB14:
 511              	.LBB15:
1159:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 512              		.loc 2 1159 0
 513 0270 F021     		movs	r1, #240
 514 0272 204A     		ldr	r2, .L32+12
 515              	.LVL45:
 516 0274 82F82310 		strb	r1, [r2, #35]
 517              	.LVL46:
 518              	.LBE15:
 519              	.LBE14:
1286:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
1287:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 520              		.loc 2 1287 0
 521 0278 0024     		movs	r4, #0
 522 027a 9C60     		str	r4, [r3, #8]
1288:C:\Users\Filip\Eclipse\Template\CMSIS\Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 523              		.loc 2 1288 0
 524 027c 0722     		movs	r2, #7
 525 027e 1A60     		str	r2, [r3]
 526              	.LBE13:
 527              	.LBE12:
  42:../src/main.c **** 	STM_EVAL_LEDInit(LED3); // Oranzova
 528              		.loc 1 42 0
 529 0280 0120     		movs	r0, #1
 530 0282 FFF7FEFF 		bl	STM_EVAL_LEDInit
 531              	.LVL47:
  43:../src/main.c **** 	STM_EVAL_LEDInit(LED4); // Zelena
 532              		.loc 1 43 0
 533 0286 2046     		mov	r0, r4
 534 0288 FFF7FEFF 		bl	STM_EVAL_LEDInit
 535              	.LVL48:
  44:../src/main.c **** 	STM_EVAL_LEDInit(LED5); // Cervena
 536              		.loc 1 44 0
 537 028c 0220     		movs	r0, #2
 538 028e FFF7FEFF 		bl	STM_EVAL_LEDInit
 539              	.LVL49:
  45:../src/main.c **** 	STM_EVAL_LEDInit(LED6); // Modra
 540              		.loc 1 45 0
 541 0292 0320     		movs	r0, #3
 542 0294 FFF7FEFF 		bl	STM_EVAL_LEDInit
 543              	.LVL50:
  47:../src/main.c **** 	STM_EVAL_LEDOn(LEDG);
 544              		.loc 1 47 0
 545 0298 2046     		mov	r0, r4
 546 029a FFF7FEFF 		bl	STM_EVAL_LEDOn
 547              	.LVL51:
  48:../src/main.c **** 	Delay(1000);
 548              		.loc 1 48 0
 549 029e 4FF47A70 		mov	r0, #1000
 550 02a2 FFF7FEFF 		bl	Delay
 551              	.LVL52:
  49:../src/main.c **** 	STM_EVAL_LEDOff(LEDG);
 552              		.loc 1 49 0
 553 02a6 2046     		mov	r0, r4
 554 02a8 FFF7FEFF 		bl	STM_EVAL_LEDOff
 555              	.LVL53:
  50:../src/main.c **** 	Init_Measure();
 556              		.loc 1 50 0
 557 02ac FFF7FEFF 		bl	Init_Measure
 558              	.LVL54:
  51:../src/main.c **** 	Init_Comunication();
 559              		.loc 1 51 0
 560 02b0 FFF7FEFF 		bl	Init_Comunication
 561              	.LVL55:
  52:../src/main.c **** 	init_output();
 562              		.loc 1 52 0
 563 02b4 FFF7FEFF 		bl	init_output
 564              	.LVL56:
  53:../src/main.c **** 	timer_init();
 565              		.loc 1 53 0
 566 02b8 FFF7FEFF 		bl	timer_init
 567              	.LVL57:
  55:../src/main.c **** 	STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_EXTI);
 568              		.loc 1 55 0
 569 02bc 2046     		mov	r0, r4
 570 02be 0121     		movs	r1, #1
 571 02c0 FFF7FEFF 		bl	STM_EVAL_PBInit
 572              	.LVL58:
  57:../src/main.c **** 	USART_SendString(USART6, "\nSwitching Power Source Welcome\n");
 573              		.loc 1 57 0
 574 02c4 0C48     		ldr	r0, .L32+16
 575 02c6 0D49     		ldr	r1, .L32+20
 576 02c8 FFF7FEFF 		bl	USART_SendString
 577              	.LVL59:
  70:../src/main.c **** 	 GPIOD->ODR ^= LED_B;
 578              		.loc 1 70 0
 579 02cc 0C4D     		ldr	r5, .L32+24
  71:../src/main.c **** 	 Delay(100);
 580              		.loc 1 71 0
 581 02ce 6426     		movs	r6, #100
  72:../src/main.c **** 	 loop++;
 582              		.loc 1 72 0
 583 02d0 0C4C     		ldr	r4, .L32+28
 584              	.L31:
  70:../src/main.c **** 	 GPIOD->ODR ^= LED_B;
 585              		.loc 1 70 0 discriminator 1
 586 02d2 6B69     		ldr	r3, [r5, #20]
 587 02d4 83F40043 		eor	r3, r3, #32768
 588 02d8 6B61     		str	r3, [r5, #20]
  71:../src/main.c **** 	 Delay(100);
 589              		.loc 1 71 0 discriminator 1
 590 02da 3046     		mov	r0, r6
 591 02dc FFF7FEFF 		bl	Delay
 592              	.LVL60:
  72:../src/main.c **** 	 loop++;
 593              		.loc 1 72 0 discriminator 1
 594 02e0 6369     		ldr	r3, [r4, #20]
 595 02e2 0133     		adds	r3, r3, #1
 596 02e4 6361     		str	r3, [r4, #20]
 597 02e6 F4E7     		b	.L31
 598              	.L33:
 599              		.align	2
 600              	.L32:
 601 02e8 00000000 		.word	SystemCoreClock
 602 02ec D34D6210 		.word	274877907
 603 02f0 10E000E0 		.word	-536813552
 604 02f4 00ED00E0 		.word	-536810240
 605 02f8 00140140 		.word	1073812480
 606 02fc 68000000 		.word	.LC11
 607 0300 000C0240 		.word	1073875968
 608 0304 00000000 		.word	.LANCHOR0
 609              		.cfi_endproc
 610              	.LFE110:
 612              		.align	2
 613              		.global	switching
 614              		.thumb
 615              		.thumb_func
 617              	switching:
 618              	.LFB115:
 182:../src/main.c **** 
 183:../src/main.c **** void switching(void){
 619              		.loc 1 183 0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 0
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623              		@ link register save eliminated.
 624 0308 30B4     		push	{r4, r5}
 625              		.cfi_def_cfa_offset 8
 626              		.cfi_offset 4, -8
 627              		.cfi_offset 5, -4
 184:../src/main.c **** 		Actual_U = (Voltage_ADC_Value * calib_u/0xFFF) - offset_u;		
 628              		.loc 1 184 0
 629 030a 2E4A     		ldr	r2, .L39
 630 030c 1388     		ldrh	r3, [r2]
 631 030e 9BB2     		uxth	r3, r3
 632 0310 2D4C     		ldr	r4, .L39+4
 633 0312 B4F90010 		ldrsh	r1, [r4]
 634 0316 01FB03F3 		mul	r3, r1, r3
 635 031a 2C48     		ldr	r0, .L39+8
 636 031c 80FB0351 		smull	r5, r1, r0, r3
 637 0320 1944     		add	r1, r1, r3
 638 0322 DB17     		asrs	r3, r3, #31
 639 0324 C3EBE121 		rsb	r1, r3, r1, asr #11
 640 0328 294B     		ldr	r3, .L39+12
 641 032a 5D8B     		ldrh	r5, [r3, #26]
 642 032c 491B     		subs	r1, r1, r5
 643 032e 1960     		str	r1, [r3]
 185:../src/main.c **** 		Actual_I = (Current_ADC_Value * calib_i/0xFFF) - offset_i;
 644              		.loc 1 185 0
 645 0330 5288     		ldrh	r2, [r2, #2]
 646 0332 92B2     		uxth	r2, r2
 647 0334 B4F90240 		ldrsh	r4, [r4, #2]
 648 0338 04FB02F2 		mul	r2, r4, r2
 649 033c 80FB0240 		smull	r4, r0, r0, r2
 650 0340 1044     		add	r0, r0, r2
 651 0342 D217     		asrs	r2, r2, #31
 652 0344 C2EBE022 		rsb	r2, r2, r0, asr #11
 653 0348 9C8B     		ldrh	r4, [r3, #28]
 654 034a 121B     		subs	r2, r2, r4
 655 034c 5A60     		str	r2, [r3, #4]
 186:../src/main.c **** 		
 187:../src/main.c **** 		GPIOD->BSRRH = LED_R | LED_G | LED_O;
 656              		.loc 1 187 0
 657 034e 4FF4E044 		mov	r4, #28672
 658 0352 2048     		ldr	r0, .L39+16
 659 0354 4483     		strh	r4, [r0, #26]	@ movhi
 188:../src/main.c **** 
 189:../src/main.c **** 		if((Actual_U < Set_U) && (Actual_I < Set_I) && output){ // pod omezenim
 660              		.loc 1 189 0
 661 0356 DB68     		ldr	r3, [r3, #12]
 662 0358 9942     		cmp	r1, r3
 663 035a 0FD2     		bcs	.L35
 664              		.loc 1 189 0 is_stmt 0 discriminator 1
 665 035c 1C48     		ldr	r0, .L39+12
 666 035e 0069     		ldr	r0, [r0, #16]
 667 0360 8242     		cmp	r2, r0
 668 0362 0BD2     		bcs	.L35
 669 0364 1C48     		ldr	r0, .L39+20
 670 0366 0068     		ldr	r0, [r0]
 671 0368 40B1     		cbz	r0, .L35
 190:../src/main.c **** 			GPIOD->BSRRL = LED_O;
 672              		.loc 1 190 0 is_stmt 1
 673 036a 4FF40052 		mov	r2, #8192
 674 036e 194B     		ldr	r3, .L39+16
 675 0370 1A83     		strh	r2, [r3, #24]	@ movhi
 191:../src/main.c **** 			GPIOC->BSRRL = GPIO_Pin_3;
 676              		.loc 1 191 0
 677 0372 0822     		movs	r2, #8
 678 0374 A3F58063 		sub	r3, r3, #1024
 679 0378 1A83     		strh	r2, [r3, #24]	@ movhi
 680 037a 20E0     		b	.L34
 681              	.L35:
 192:../src/main.c **** 		}else if((Actual_I >= Set_I) && output){ //omezeni proudu
 682              		.loc 1 192 0
 683 037c 1448     		ldr	r0, .L39+12
 684 037e 0069     		ldr	r0, [r0, #16]
 685 0380 8242     		cmp	r2, r0
 686 0382 0BD3     		bcc	.L37
 687              		.loc 1 192 0 is_stmt 0 discriminator 1
 688 0384 144A     		ldr	r2, .L39+20
 689 0386 1268     		ldr	r2, [r2]
 690 0388 42B1     		cbz	r2, .L37
 193:../src/main.c **** 			GPIOD->BSRRL = LED_R;
 691              		.loc 1 193 0 is_stmt 1
 692 038a 4FF48042 		mov	r2, #16384
 693 038e 114B     		ldr	r3, .L39+16
 694 0390 1A83     		strh	r2, [r3, #24]	@ movhi
 194:../src/main.c **** 			GPIOC->BSRRH = GPIO_Pin_3;
 695              		.loc 1 194 0
 696 0392 0822     		movs	r2, #8
 697 0394 A3F58063 		sub	r3, r3, #1024
 698 0398 5A83     		strh	r2, [r3, #26]	@ movhi
 699 039a 10E0     		b	.L34
 700              	.L37:
 195:../src/main.c **** 		}else if((Actual_U >= Set_U) && output){ //omezeni napeti
 701              		.loc 1 195 0
 702 039c 9942     		cmp	r1, r3
 703 039e 0BD3     		bcc	.L38
 704              		.loc 1 195 0 is_stmt 0 discriminator 1
 705 03a0 0D4B     		ldr	r3, .L39+20
 706 03a2 1B68     		ldr	r3, [r3]
 707 03a4 43B1     		cbz	r3, .L38
 196:../src/main.c **** 			GPIOD->BSRRL = LED_G;
 708              		.loc 1 196 0 is_stmt 1
 709 03a6 4FF48052 		mov	r2, #4096
 710 03aa 0A4B     		ldr	r3, .L39+16
 711 03ac 1A83     		strh	r2, [r3, #24]	@ movhi
 197:../src/main.c **** 			GPIOC->BSRRH = GPIO_Pin_3;
 712              		.loc 1 197 0
 713 03ae 0822     		movs	r2, #8
 714 03b0 A3F58063 		sub	r3, r3, #1024
 715 03b4 5A83     		strh	r2, [r3, #26]	@ movhi
 716 03b6 02E0     		b	.L34
 717              	.L38:
 198:../src/main.c **** 		}else{
 199:../src/main.c **** 			GPIOC->BSRRH = GPIO_Pin_3;
 718              		.loc 1 199 0
 719 03b8 0822     		movs	r2, #8
 720 03ba 084B     		ldr	r3, .L39+24
 721 03bc 5A83     		strh	r2, [r3, #26]	@ movhi
 722              	.L34:
 200:../src/main.c **** 		}
 201:../src/main.c **** }
 723              		.loc 1 201 0
 724 03be 30BC     		pop	{r4, r5}
 725 03c0 7047     		bx	lr
 726              	.L40:
 727 03c2 00BF     		.align	2
 728              	.L39:
 729 03c4 00000000 		.word	ADC_Value
 730 03c8 00000000 		.word	.LANCHOR1
 731 03cc 81000880 		.word	-2146959231
 732 03d0 00000000 		.word	.LANCHOR0
 733 03d4 000C0240 		.word	1073875968
 734 03d8 00000000 		.word	output
 735 03dc 00080240 		.word	1073874944
 736              		.cfi_endproc
 737              	.LFE115:
 739              		.align	2
 740              		.global	TIM4_IRQHandler
 741              		.thumb
 742              		.thumb_func
 744              	TIM4_IRQHandler:
 745              	.LFB116:
 202:../src/main.c **** 
 203:../src/main.c **** void TIM4_IRQHandler(void)     
 204:../src/main.c **** {
 746              		.loc 1 204 0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750 03e0 08B5     		push	{r3, lr}
 751              		.cfi_def_cfa_offset 8
 752              		.cfi_offset 3, -8
 753              		.cfi_offset 14, -4
 205:../src/main.c **** if(TIM4->SR & TIM_SR_UIF) // if UIF flag is set
 754              		.loc 1 205 0
 755 03e2 0A4B     		ldr	r3, .L43
 756 03e4 1B8A     		ldrh	r3, [r3, #16]
 757 03e6 13F0010F 		tst	r3, #1
 758 03ea 0DD0     		beq	.L41
 206:../src/main.c ****   {
 207:../src/main.c ****     TIM4->SR &= ~TIM_SR_UIF; // clear UIF flag                                   
 759              		.loc 1 207 0
 760 03ec 074A     		ldr	r2, .L43
 761 03ee 138A     		ldrh	r3, [r2, #16]
 762 03f0 23F00103 		bic	r3, r3, #1
 763 03f4 1B04     		lsls	r3, r3, #16
 764 03f6 1B0C     		lsrs	r3, r3, #16
 765 03f8 1382     		strh	r3, [r2, #16]	@ movhi
 208:../src/main.c ****     	GPIOC->ODR ^= GPIO_Pin_5;
 766              		.loc 1 208 0
 767 03fa 054B     		ldr	r3, .L43+4
 768 03fc 5A69     		ldr	r2, [r3, #20]
 769 03fe 82F02002 		eor	r2, r2, #32
 770 0402 5A61     		str	r2, [r3, #20]
 209:../src/main.c **** 		switching();
 771              		.loc 1 209 0
 772 0404 FFF7FEFF 		bl	switching
 773              	.LVL61:
 774              	.L41:
 775 0408 08BD     		pop	{r3, pc}
 776              	.L44:
 777 040a 00BF     		.align	2
 778              	.L43:
 779 040c 00080040 		.word	1073743872
 780 0410 00080240 		.word	1073874944
 781              		.cfi_endproc
 782              	.LFE116:
 784              		.global	rx_pointer
 785              		.global	rx_last
 786              		.comm	rx_buffer,50,4
 787              		.global	out
 788              		.comm	output,4,4
 789              		.global	calib_i
 790              		.global	calib_u
 791              		.global	offset_i
 792              		.global	offset_u
 793              		.global	f
 794              		.global	loop
 795              		.global	Set_I
 796              		.global	Set_U
 797              		.global	Actual_I
 798              		.global	Actual_U
 799              		.global	Last_Send
 800              		.global	Last_Blink
 801              		.data
 802              		.align	1
 803              		.set	.LANCHOR1,. + 0
 806              	calib_u:
 807 0000 7C4C     		.short	19580
 810              	calib_i:
 811 0002 E001     		.short	480
 812              		.section	.rodata.str1.4,"aMS",%progbits,1
 813              		.align	2
 814              	.LC0:
 815 0000 4F757470 		.ascii	"Output ON\012\000"
 815      7574204F 
 815      4E0A00
 816 000b 00       		.space	1
 817              	.LC1:
 818 000c 4F757470 		.ascii	"Output OFF\012\000"
 818      7574204F 
 818      46460A00 
 819              	.LC2:
 820 0018 553A00   		.ascii	"U:\000"
 821 001b 00       		.space	1
 822              	.LC3:
 823 001c 2C20493A 		.ascii	", I:\000"
 823      00
 824 0021 000000   		.space	3
 825              	.LC4:
 826 0024 0A00     		.ascii	"\012\000"
 827 0026 0000     		.space	2
 828              	.LC5:
 829 0028 4F4B0A00 		.ascii	"OK\012\000"
 830              	.LC6:
 831 002c 53657420 		.ascii	"Set U:\000"
 831      553A00
 832 0033 00       		.space	1
 833              	.LC7:
 834 0034 2C205365 		.ascii	", Set I:\000"
 834      7420493A 
 834      00
 835 003d 000000   		.space	3
 836              	.LC8:
 837 0040 50433020 		.ascii	"PC0 ON\012\000"
 837      4F4E0A00 
 838              	.LC9:
 839 0048 50433020 		.ascii	"PC0 OFF\012\000"
 839      4F46460A 
 839      00
 840 0051 000000   		.space	3
 841              	.LC10:
 842 0054 556E6B6E 		.ascii	"Unknown command\012\000"
 842      6F776E20 
 842      636F6D6D 
 842      616E640A 
 842      00
 843 0065 000000   		.space	3
 844              	.LC11:
 845 0068 0A537769 		.ascii	"\012Switching Power Source Welcome\012\000"
 845      74636869 
 845      6E672050 
 845      6F776572 
 845      20536F75 
 846 0089 000000   		.bss
 847              		.align	2
 848              		.set	.LANCHOR0,. + 0
 851              	Actual_U:
 852 0000 00000000 		.space	4
 855              	Actual_I:
 856 0004 00000000 		.space	4
 859              	rx_pointer:
 860 0008 00       		.space	1
 861 0009 000000   		.space	3
 864              	Set_U:
 865 000c 00000000 		.space	4
 868              	Set_I:
 869 0010 00000000 		.space	4
 872              	loop:
 873 0014 00000000 		.space	4
 876              	rx_last:
 877 0018 00       		.space	1
 878 0019 00       		.space	1
 881              	offset_u:
 882 001a 0000     		.space	2
 885              	offset_i:
 886 001c 0000     		.space	2
 887 001e 0000     		.space	2
 890              	out:
 891 0020 00000000 		.space	4
 894              	f:
 895 0024 00000000 		.space	4
 898              	Last_Send:
 899 0028 00000000 		.space	4
 902              	Last_Blink:
 903 002c 00000000 		.space	4
 904              		.text
 905              	.Letext0:
 906              		.file 3 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx\\Include/stm32f4xx.h"
 907              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q1\\arm-none-eabi\\include\\mach
 908              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q1\\arm-none-eabi\\include\\stdi
 909              		.file 6 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_gpio.h"
 910              		.file 7 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_tim.h"
 911              		.file 8 "C:\\Users\\Filip\\Eclipse\\Template\\Discovery/stm32f4_discovery.h"
 912              		.file 9 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx\\Include/system_stm32f4xx.h"
 913              		.file 10 "../src/measure.h"
 914              		.file 11 "../src/comunication.h"
 915              		.file 12 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_usart.h"
 916              		.file 13 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_rcc.h"
 917              		.file 14 "../src/stm32f4xx_it.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:18     .text:00000000 $t
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:23     .text:00000000 proccess_rx
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:44     .text:00000012 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:257    .text:0000013c $d
                            *COM*:00000032 rx_buffer
                            *COM*:00000004 output
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:279    .text:00000188 $t
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:284    .text:00000188 USART6_IRQHandler
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:358    .text:000001d8 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:364    .text:000001e4 $t
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:369    .text:000001e4 init_output
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:406    .text:00000210 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:410    .text:00000214 $t
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:415    .text:00000214 timer_init
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:472    .text:00000254 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:477    .text:0000025c $t
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:482    .text:0000025c main
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:601    .text:000002e8 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:612    .text:00000308 $t
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:617    .text:00000308 switching
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:729    .text:000003c4 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:739    .text:000003e0 $t
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:744    .text:000003e0 TIM4_IRQHandler
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:779    .text:0000040c $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:859    .bss:00000008 rx_pointer
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:876    .bss:00000018 rx_last
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:890    .bss:00000020 out
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:810    .data:00000002 calib_i
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:806    .data:00000000 calib_u
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:885    .bss:0000001c offset_i
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:881    .bss:0000001a offset_u
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:894    .bss:00000024 f
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:872    .bss:00000014 loop
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:868    .bss:00000010 Set_I
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:864    .bss:0000000c Set_U
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:855    .bss:00000004 Actual_I
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:851    .bss:00000000 Actual_U
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:898    .bss:00000028 Last_Send
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:902    .bss:0000002c Last_Blink
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:802    .data:00000000 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:813    .rodata.str1.4:00000000 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:847    .bss:00000000 $d
                     .debug_frame:00000010 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:63     .text:00000025 $d
C:\Users\Filip\AppData\Local\Temp\cckujEyW.s:63     .text:00000026 $t
                           .group:00000000 wm4.1.2bb9d917777380cc06007ef782f1739f
                           .group:00000000 wm4.stm32f4xx.h.48.ab6cfc2433f704442c75c2d67f633280
                           .group:00000000 wm4.core_cm4.h.32.f824aba4d431a5bb4a51726bd5b62834
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4._default_types.h.15.8b2cb27e528498f8ff711db085d6e489
                           .group:00000000 wm4.stdint.h.20.796e373797e732130a803d4c0338fa1b
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.288.7f55b1a1f5e5bad6ffa2308f97f537d1
                           .group:00000000 wm4.stm32f4xx_conf.h.24.a762e2483b8e31b68046e44b31e1d406
                           .group:00000000 wm4.stm32f4xx_adc.h.102.2061aa73008746f3c2cc6ce8f635cad3
                           .group:00000000 wm4.stm32f4xx_can.h.25.87f18ca48b2692d39f76e87b1f07c953
                           .group:00000000 wm4.stm32f4xx_cryp.h.25.db1951c06ee684df97ea3a11aba6cb51
                           .group:00000000 wm4.stm32f4xx_dac.h.25.c43557a6416ea4dfa986c1209c2558d6
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.24.7aedfdcf091890b5cb96019bd29a2bfc
                           .group:00000000 wm4.stm32f4xx_dcmi.h.24.64883d9be802a535b1d7770d14da73e0
                           .group:00000000 wm4.stm32f4xx_dma.h.25.c1fa1d44ae0bc9c2b3a0d1d355d8c1e6
                           .group:00000000 wm4.stm32f4xx_exti.h.25.620998268d5d3d9042a8297fbe07d507
                           .group:00000000 wm4.stm32f4xx_flash.h.25.65d4f351b72ee41355279f70305f361a
                           .group:00000000 wm4.stm32f4xx_fsmc.h.25.b907ac7bd9bec46e02d06b137d53cfd8
                           .group:00000000 wm4.stm32f4xx_hash.h.25.633fb84f031cf2ab1bd834e536716dfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.25.5bd1d790d742a307b55aea5fa8fcdae8
                           .group:00000000 wm4.stm32f4xx_i2c.h.25.8fcdb817a00a67d4624d79bab0d9275f
                           .group:00000000 wm4.stm32f4xx_iwdg.h.25.3013e8d2058415cb9d51af77f748a146
                           .group:00000000 wm4.stm32f4xx_pwr.h.25.41ffcb5dc896ed2d26edf4d9bbbfbe6f
                           .group:00000000 wm4.stm32f4xx_rcc.h.24.a10ec6e94989efb0f8f7f56448e9bb60
                           .group:00000000 wm4.stm32f4xx_rng.h.25.cdb5c5c07de6a48aedfde608da3f447e
                           .group:00000000 wm4.stm32f4xx_rtc.h.25.4809a79ad46ad97b4a01e735a96738eb
                           .group:00000000 wm4.stm32f4xx_sdio.h.25.406302aabae34eada94e5f2cde635a3e
                           .group:00000000 wm4.stm32f4xx_spi.h.25.980a9e96afe182c8b9cb91058a0693d6
                           .group:00000000 wm4.stm32f4xx_syscfg.h.25.9d5caab5677661b69e959531364e23d7
                           .group:00000000 wm4.stm32f4xx_tim.h.25.948f7fc943f34bd206e29758e77ee0a2
                           .group:00000000 wm4.stm32f4xx_usart.h.25.32a7aeff79714f90f8c4da45bf79808c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.25.09d70b7849c6894ddf1e83c8e86b70e1
                           .group:00000000 wm4.misc.h.25.a0cb758c1f091b46f201b19cec9e63a1
                           .group:00000000 wm4.stm32f4xx.h.6972.f31ddedd83a17c461a3fab76f77123cb
                           .group:00000000 wm4.stm32f4_discovery.h.78.c367165d107ea55282abe6aeafb37731
                           .group:00000000 wm4.measure.h.2.5fae533abb52e5b3bd434938a012aa28
                           .group:00000000 wm4.main.h.32.97d4792a033e1f9539424e3731cca3bf

UNDEFINED SYMBOLS
USART_SendString
USART_SendNumber
StringToInt
GPIO_SetBits
GPIO_ResetBits
USART_SendData
Time
USART_ReceiveData
GPIO_Init
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_Cmd
STM_EVAL_LEDInit
STM_EVAL_LEDOn
Delay
STM_EVAL_LEDOff
Init_Measure
Init_Comunication
STM_EVAL_PBInit
SystemCoreClock
ADC_Value
