package saxon.board.ulx3s.peripheral

import spinal.core._
import spinal.lib._

import spinal.lib.bus.amba3.apb.{Apb3, Apb3Config, Apb3SlaveFactory}
import spinal.lib.bus.misc.BusSlaveFactory

import spinal.lib.generator.Generator
import saxon.Apb3DecoderGenerator

case class Usb() extends Bundle with IMasterSlave {
  val dp = Analog(Bool)
  val dn = Analog(Bool)

  override def asMaster() = {
    inout(dp, dn)
  }
}

case class UsbPu() extends Bundle with IMasterSlave {
  val dp = Bool
  val dn = Bool

  override def asMaster = this.asOutput()
}

case class Hid(g: UsbHostHidGenerics) extends Bundle with IMasterSlave {
  val report = Bits(g.reportLength*8 bits)
  val valid = Bool

  def asMaster() = this.asOutput()
}

case class UsbHostHidGenerics(setupRetry : Int = 4,
                              setupInterval : Int = 17,
                              reportInterval : Int = 16,
                              reportLength : Int = 10,
                              reportLengthStrict: Boolean = false,
                              reportEndpoint : Int = 1,
                              keepaliveSetup : Boolean = true,
                              keepaliveStatus : Boolean = true,
                              keepaliveReport: Boolean = true,
                              keepalivePhaseBits : Int = 12,
                              keepalivePhase : Int = 2048,
                              keepaliveType : Boolean = true,
                              setupRomFile : String = "hardware/synthesis/ulx3s/usbh_setup_rom.mem",
                              setupRomLength : Int = 16,
                              dataStatusEnable : Boolean = false,
                              usbSpeed : Int = 0) {
}

case class UsbKeyboardCtrl() extends Component {
  val io = new Bundle {
    val usb = master(Usb())
    val usbPu = master(UsbPu())
    val read = master(Flow(Bits(8 bits)))
    val diag = out Bits(8 bits)
  }

  val counter = Reg(UInt(3 bits))
  counter := counter + 1

  io.usbPu.dp := False
  io.usbPu.dn := False

  val valid = Bool
  io.read.valid := valid && !RegNext(valid)

  // Reduce clock from 48Mhz to 6Mhz for slow speed USB
  val enableArea = new ClockEnableArea(counter === 7) {
    val usbHostHid = new UsbHostHid(UsbHostHidGenerics())
    usbHostHid.io.usb <> io.usb
    usbHostHid.io.usbDif := io.usb.dp

    val hidReport = usbHostHid.io.hid.report
    val usbHid2Ascii = new UsbHid2Ascii
    usbHid2Ascii.io.hidReport := hidReport(23 downto 16) ## hidReport(7 downto 0)

    io.diag := usbHostHid.io.led
    valid := usbHostHid.io.hid.valid
    io.read.payload := usbHid2Ascii.io.ascii
  }
  
  def driveFrom(busCtrl : BusSlaveFactory, baseAddress : Int = 0) () = new Area {
    val (stream, fifoOccupancy) = io.read.queueWithOccupancy(16)
    busCtrl.readStreamNonBlocking(stream, baseAddress, validBitOffset = 8, payloadBitOffset = 0)
  }
}

/*
 * Ascii -> 0x00 Read register to read the next key from the keyboard
 **/
case class Apb3UsbKeyboardCtrl() extends Component {
  val io = new Bundle {
    val apb = slave(Apb3(Apb3Config(addressWidth = 4, dataWidth = 32)))
    val usb = master(Usb())
    val usbPu = master(UsbPu())
  }

  val busCtrl = Apb3SlaveFactory(io.apb)
  val usbKeyboardCtrl = UsbKeyboardCtrl()
  io.usb <> usbKeyboardCtrl.io.usb
  io.usbPu <> usbKeyboardCtrl.io.usbPu

  usbKeyboardCtrl.driveFrom(busCtrl)()
}


case class Apb3UsbKeyboardGenerator(apbOffset : BigInt)
                             (implicit decoder: Apb3DecoderGenerator) extends Generator{
  val usb = produceIo(logic.io.usb)
  val usbPu = produceIo(logic.io.usbPu)
  val apb = produce(logic.io.apb)
  val logic = add task Apb3UsbKeyboardCtrl()

  decoder.addSlave(apb, apbOffset)
}

// Uses the USB Serial Interface Engine (SIE) to set up a Hid device
// And read hid reports from it
class UsbHostHid(g: UsbHostHidGenerics) extends Component {
  val io = new Bundle {
    val usb = master(Usb())
    val usbDif = in Bool()
    val hid = master(Hid(g))
    val led = out Bits(8 bits)
  }

  val STATE_DETACHED = B"00"
  val STATE_SETUP = B"01"
  val STATE_REPORT = B"10"
  val STATE_DATA = B"11"

  // Registers
  val rSetupRomAddr = Reg(UInt(8 bits)) init 0
  val rSetupRomAddrAcked = Reg(UInt(8 bits)) init 0

  val rSetupByteCounter = Reg(UInt(3 bits)) init 0
  val rCtrlIn = Reg(Bool) init False
  val rDataStatus = Reg(Bool) init False
  val rPacketCounter = Reg(UInt(16 bits)) init 0
  val rState = Reg(Bits(2 bits)) init 0
  val rRetry = Reg(UInt(g.setupRetry+1 bits)) init 0
  val rSlow = Reg(UInt(18 bits)) init 0
  val rResetPending = Reg(Bool) init True
  val rResetAccepted = Reg(Bool) init False
  val startI = Reg(Bool) init False
  val rTimeout = Reg(Bool) init False
  val inTransferI = Reg(Bool) init False
  val sofTransferI = Reg(Bool) init False
  val respExpectedI = Reg(Bool) init False
  val tokenPidI = Reg(Bits(8 bits)) init 0
  val tokenDevI = Reg(Bits(7 bits)) init 0
  val tokenEpI = Reg(Bits(4 bits)) init 0
  val dataLenI = Reg(UInt(16 bits)) init 0
  val dataIdxI = Reg(Bool) init False

  val rSetAddressFound = Reg(Bool) init False
  val rDevAddressRequested = Reg(Bits(7 bits)) init 0
  val rDevAddressConfirmed = Reg(Bits(7 bits)) init 0
  val rStoredResponse = Reg(Bits(8 bits)) init 0

  val rWLength = Reg(UInt(16 bits)) init 0
  val rBytesRemaining = Reg(UInt(16 bits)) init 0
  val rAdvanceData = Reg(Bool) init False
  val rFirstByte0Found = Reg(Bool) init False

  val rTxOverDebug = Reg(Bool) init True
  val rSofCounter = Reg(UInt(11 bits)) init 0
  
  val rReportBuf = Mem(Bits(8 bits), g.reportLength)
  val rRxCount = Reg(UInt(16 bits)) init 0
  val rRxDone = Reg(Bool) init False
  val rCrcErr = Reg(Bool) init False
  val rHidValid = Reg(Bool) init False
  
  val setupRom = Mem(Bits(8 bits), wordCount = g.setupRomLength)
  setupRom.initialContent = Tools.readmemh(g.setupRomFile)

  // Wires
  val sRxd = Bool
  val sRxdp = Bool
  val sRxdn = Bool
  val sTxdp = Bool
  val sTxdn = Bool
  val sTxoe = Bool
  val sOled = Bits(64 bits)
  val sLINECTRL = Bool
  val sTXVALID = Bool
  val sDATAOUT = Bits(8 bits)

  val rxDoneO = Bool
  val timeoutO = Bool

  val idleO = Bool
  val responseO = Bits(8 bits)
  val txPopO = Bool
  val txDoneO = Bool
  val rxCountO = UInt(16 bits)
  val rxDataO = Bits(8 bits)
  val crcErrO = Bool
  val rxPushO = Bool

  val txDataI = setupRom(rSetupRomAddr.resized)
  val sSofDev = rSofCounter(10 downto 4).asBits
  val sSofEp = rSofCounter(3 downto 0).asBits

  val reverseTokenDevI = tokenDevI(0).asBits ##
                         tokenDevI(1).asBits ##
                         tokenDevI(2).asBits ##
                         tokenDevI(3).asBits ##
                         tokenDevI(4).asBits ##
                         tokenDevI(5).asBits ##
                         tokenDevI(6).asBits

  val reverseTokenEpI = tokenEpI(0).asBits ##
                        tokenEpI(1).asBits ##
                        tokenEpI(2).asBits ##
                        tokenEpI(3).asBits

  val sReportLengthOK = Bool(g.reportLengthStrict) ? 
                         (rRxCount === g.reportLength) | 
                         (rRxCount =/= 0)

  val sSofKeepalive = rSlow(g.keepalivePhaseBits-1 downto 0) === g.keepalivePhase
  val sTimeout = timeoutO && !rTimeout

  if (g.usbSpeed == 1) {
    sRxd := io.usbDif
    sRxdp := io.usb.dp
    sRxdn := io.usb.dn
    when (!sTxoe) (io.usb.dp := sTxdp)
    when (!sTxoe) (io.usb.dn := sTxdn)
  } else {
    sRxd := ~io.usbDif
    sRxdp := io.usb.dn
    sRxdn := io.usb.dp
    when (!sTxoe) (io.usb.dp := sTxdn)
    when (!sTxoe) (io.usb.dn := sTxdp)
  }

  val usbPhy = new UsbPhy
  usbPhy.io.phyTxMode := True
  usbPhy.io.lineCtrlI := sLINECTRL
  usbPhy.io.txValidI := sTXVALID
  usbPhy.io.dataOutI := sDATAOUT
  usbPhy.io.rxd := sRxd
  usbPhy.io.rxdp := sRxdp
  usbPhy.io.rxdn := sRxdn

  val sTXREADY = usbPhy.io.txReadyO
  val sRXVALID = usbPhy.io.rxValidO
  val sDATAIN = usbPhy.io.dataInO
  val sRXACTIVE = usbPhy.io.rxActiveO
  val sRXERROR = usbPhy.io.rxErrorO
  val sLINESTATE = usbPhy.io.lineStateO
  sTxdp := usbPhy.io.txdp
  sTxdn := usbPhy.io.txdn
  sTxoe := usbPhy.io.txoe

  val sTransmissionOver = rxDoneO || (timeoutO && !rTimeout)

  rTimeout := timeoutO

  def setupRetry = {
    when (!rRetry(g.setupRetry)) {
      rRetry := rRetry + 1
    }
  }

  // Setup rom address advance, retry logic and address acceptance
  when (rResetAccepted) {
    rSetupRomAddr := 0
    rSetupRomAddrAcked := 0
    rSetupByteCounter := 0
    rRetry := 0
    rResetPending := False
    rTxOverDebug := False
  } otherwise {
    switch (rState) {
      is(STATE_DETACHED) {
        rDevAddressConfirmed := 0
        rRetry := 0
      }
      is(STATE_SETUP) {
        when (sTransmissionOver) {
          rTxOverDebug := True
          when (tokenPidI === 0x2d) {
            when (rxDoneO && responseO === 0xd2) {
              rSetupRomAddrAcked := rSetupRomAddr
              rRetry := 0
            } otherwise {
              rSetupRomAddr := rSetupRomAddrAcked
              setupRetry
            }
          }
        } otherwise {
          when (txPopO) {
            rSetupRomAddr := rSetupRomAddr + 1
            rSetupByteCounter := rSetupByteCounter + 1
          }
        }
        rStoredResponse := 0
      }
      is(STATE_REPORT) {
        when (sTransmissionOver) {
          when (sTimeout) {
            setupRetry
          } otherwise {
            when (rxDoneO) {
              rRetry := 0
            }
          }
        }
      }
      default {
        when (sTransmissionOver) {
          when (tokenPidI === 0xe1) {
            when (rxDoneO && responseO === 0xd2) {
              rStoredResponse := responseO
              rSetupRomAddrAcked := rSetupRomAddr
              rRetry := 0
            } otherwise {
              rSetupRomAddr := rSetupRomAddrAcked
              setupRetry
            }
          } otherwise {
            when (sTimeout) {
              setupRetry
            } otherwise {
              when (rxDoneO) {
                rStoredResponse := responseO
                when (responseO === 0x4b) {
                  rRetry := 0
                  rDevAddressConfirmed := rDevAddressRequested
                } otherwise {
                  rRetry := rRetry + 1
                }
              }
            }
          }
        } otherwise {
          when (txPopO) {
            rSetupRomAddr := rSetupRomAddr + 1
          }
        }
      }
    }
  }

  // Process 8-byte setup packet
  switch (rState) {
    is(STATE_DETACHED) {
      rDevAddressRequested := 0
      rSetAddressFound := False
      rWLength := 0
    }
    is(STATE_SETUP) {
      switch (rSetupByteCounter(2 downto 0)) {
        is(U"000") {
          rFirstByte0Found := txDataI === 0
        }
        is(U"001") {
          when (txDataI === 0x05) {
            rSetAddressFound := rFirstByte0Found 
          }
          rWLength := 0
        }
        is(U"010") {
          when (rSetAddressFound) {
            rDevAddressRequested := txDataI(6 downto 0)
          }
        }
        is(U"110") {
          rWLength(7 downto 0) := txDataI.asUInt
        }
        is(U"111") {
          rWLength(15 downto 8) := 0
        }
      }
    }
    default {
      rWLength := 0
      rSetAddressFound := False
    }
  }

  def startSof = {
    startI := True
    sofTransferI := True
    respExpectedI := True
  }

  def sofKeepalive = {
    inTransferI := Bool(g.keepaliveType)
    if (g.keepaliveType) {
      tokenPidI(1 downto 0) := B"00"
    } else {
      tokenPidI := 0xa5
      tokenDevI := sSofDev
      tokenEpI := sSofEp
      dataLenI := 0
      rSofCounter := rSofCounter + 1
    }
  }

  rAdvanceData := False

  // State machine
  switch (rState) {
    is(STATE_DETACHED) {
      rResetAccepted := False
      when (sLINESTATE === B"01") {
        when (!rSlow.msb) {
          rSlow := rSlow + 1
        } otherwise {
          rSlow := 0
          startSof
          inTransferI := True
          tokenPidI(1 downto 0) := B"11"
          tokenDevI := 0
          rCtrlIn := False
          rPacketCounter := 0
          rSofCounter := 0
          rState := STATE_SETUP
        }
      } otherwise {
        startI := False
        rSlow := 0
      }
    }
    is(STATE_SETUP) {
      when (idleO) {
        when (!rSlow(g.setupInterval)) {
          rSlow := rSlow + 1
          when (rRetry(g.setupRetry)) {
            rResetAccepted := True
            rState := STATE_DETACHED
          }
          when (sSofKeepalive && Bool(g.keepaliveSetup)) {
            startSof
            sofKeepalive
          } otherwise {
            startI := False
          }
        } otherwise {
          rSlow := 0
          sofTransferI := False
          tokenDevI := rDevAddressConfirmed
          tokenEpI := 0
          respExpectedI := True
          when (rSetupRomAddr === g.setupRomLength) {
            dataLenI := 0
            startI := False
            rState := STATE_REPORT
          } otherwise {
            inTransferI := False
            tokenPidI := 0x2d
            dataLenI := 8
            when (rSetAddressFound || rCtrlIn || rWLength =/= 0) {
              rBytesRemaining := rWLength
              when (rSetAddressFound) {
                rCtrlIn := True
                rDataStatus := False
              } otherwise {
                rDataStatus := Bool(g.dataStatusEnable)
              }
              dataIdxI := True
              rState := STATE_DATA
            } otherwise {
              dataIdxI := False
              rCtrlIn := txDataI(7)
              rPacketCounter := rPacketCounter + 1
              startI := True
            }
          }
        }
      } otherwise {
        startI := False
      }
    }
    is(STATE_REPORT) {
      when (idleO) {
        when (!rSlow(g.reportInterval)) {
          rSlow := rSlow + 1
          when (sSofKeepalive && Bool(g.keepaliveReport)) {
            startSof
            sofKeepalive
          } otherwise {
            startI := False
          }
        } otherwise {
          rSlow := 0
          sofTransferI := False
          inTransferI := True
          tokenPidI := 0x69
          if (!g.keepaliveType) {
            tokenDevI := rDevAddressConfirmed
          }
          tokenEpI := g.reportEndpoint
          dataIdxI := False
          respExpectedI := True
          startI := True
          when (rResetPending || sLINESTATE === B"00" || rRetry(g.setupRetry)) {
            rResetAccepted := True
            rState := STATE_DETACHED
          }
        }
      } otherwise {
        startI := False
      }
    }
    default {
      // STATE_DATA
      when (idleO) {
        when (!rSlow(g.setupInterval)) {
          rSlow := rSlow + 1
          when (rRetry(g.setupRetry)) {
            rResetAccepted := True
            rState := STATE_DETACHED
          }
          when (sSofKeepalive && Bool(g.keepaliveStatus)){
            startSof
            sofKeepalive
          } otherwise {
            startI := False
          }
        } otherwise {
          rSlow := 0
          sofTransferI := False
          inTransferI := rCtrlIn
          tokenPidI := rCtrlIn  ? B(0x69, 8 bits) | B(0xe1, 8 bits)
          if (!g.keepaliveType) (tokenDevI := rDevAddressConfirmed)
          tokenEpI := 0
          respExpectedI := True
          when (rBytesRemaining =/= 0) {
            when (rBytesRemaining(15 downto 3) =/= 0) {
              dataLenI := 8
            } otherwise {
              dataLenI := U(0, 13 bits) @@ rBytesRemaining(2 downto 0)
            }
          } otherwise {
            dataLenI := 0
          }
          when (rCtrlIn) {
            when (rStoredResponse === B(0x4B, 8 bits) || 
                  rStoredResponse === B(0xc3, 8 bits)) {
              rAdvanceData := True
              when (rBytesRemaining(15 downto 3) === 0) {
                rCtrlIn := False
                when (!rDataStatus) {
                  rState := STATE_SETUP
                }
              } otherwise {
                rAdvanceData := True
                rPacketCounter := rPacketCounter + 1
                startI := True
              }
            } otherwise {
              rPacketCounter := rPacketCounter + 1
              startI := True
            } 
          } otherwise {
            when (rStoredResponse === 0xd2) {
              rAdvanceData := True
              when (rDataStatus) {
                rState := STATE_SETUP
              } otherwise {
                when (rBytesRemaining === 0) {
                  rCtrlIn := True
                }
              }
            } otherwise {
              rPacketCounter := rPacketCounter + 1
              startI := True
            }
          }
        }
      } otherwise {
        startI := False
      }
      when (rAdvanceData) {
        when (rBytesRemaining =/= 0) {
          when (rBytesRemaining(15 downto 3) =/= 0) {
            rBytesRemaining(15 downto 3) := rBytesRemaining(15 downto 3) - 1
          } otherwise {
            rBytesRemaining(2 downto 0) := 0
          }
          dataIdxI := ~dataIdxI
        } otherwise {
          when (rCtrlIn) {
            dataIdxI := True
          }
        }
      }
    }
  }

  val usbhSie = new UsbhSie
  usbhSie.io.startI := startI
  usbhSie.io.inTransferI := inTransferI
  usbhSie.io.sofTransferI := sofTransferI
  usbhSie.io.respExpectedI := respExpectedI
  usbhSie.io.tokenPidI := tokenPidI
  usbhSie.io.tokenDevI := reverseTokenDevI
  usbhSie.io.tokenEpI := reverseTokenEpI
  usbhSie.io.dataLenI := dataLenI
  usbhSie.io.dataIdxI := dataIdxI
  usbhSie.io.txDataI := txDataI
  usbhSie.io.utmiTxReadyI := sTXREADY
  usbhSie.io.utmiDataI := sDATAIN
  usbhSie.io.utmiRxValidI := sRXVALID
  usbhSie.io.utmiRxActiveI := sRXACTIVE

  txPopO := usbhSie.io.txPopO
  rxDataO := usbhSie.io.rxDataO
  rxPushO := usbhSie.io.rxPushO
  txDoneO := usbhSie.io.txDoneO
  rxDoneO := usbhSie.io.rxDoneO
  crcErrO := usbhSie.io.crcErrO
  timeoutO := usbhSie.io.timeoutO
  responseO := usbhSie.io.responseO
  rxCountO := usbhSie.io.rxCountO
  idleO := usbhSie.io.idleO
  sLINECTRL := usbhSie.io.utmiLineCtrlO
  sDATAOUT := usbhSie.io.utmiDataO
  sTXVALID := usbhSie.io.utmiTxValidO

  rRxCount := rxCountO

  when (rxPushO) {
    rReportBuf(rRxCount.resized) := rxDataO
  }

  rRxDone := rxDoneO

  when (rRxDone && !rxDoneO) {
    rCrcErr := False
  } otherwise {
    when (crcErrO) {
      rCrcErr := True
    }
  }

  rHidValid := (rRxDone && !rxDoneO && !rCrcErr && !timeoutO && 
                rState === STATE_REPORT && sReportLengthOK)

  for (i <- 0 to g.reportLength - 1) {
    io.hid.report(i*8+7 downto i*8) := rReportBuf(U(i, log2Up(g.reportLength) bits))
  }

  io.hid.valid := rHidValid && rReportBuf(U(2, log2Up(g.reportLength) bits)) =/= 0

  io.led := B"0" ## rResetPending.asBits ## rTxOverDebug.asBits ## 
            rSetupRomAddrAcked(3).asBits ## sLINESTATE ## rState
}

