{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 17:25:51 2019 " "Info: Processing started: Sat May 11 17:25:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CourseWork EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CourseWork" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Critical Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write1 " "Info: Pin Write1 not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Write1 } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -440 864 1040 -424 "Write1" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Write1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write2 " "Info: Pin Write2 not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Write2 } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -328 864 1040 -312 "Write2" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Write2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UpdateFirstBankFirstWord " "Info: Pin UpdateFirstBankFirstWord not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { UpdateFirstBankFirstWord } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { 80 1680 1905 96 "UpdateFirstBankFirstWord" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpdateFirstBankFirstWord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UpdateFirstBankSecondWord " "Info: Pin UpdateFirstBankSecondWord not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { UpdateFirstBankSecondWord } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { 128 1680 1920 144 "UpdateFirstBankSecondWord" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpdateFirstBankSecondWord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UpdateFirstBankThirdWord " "Info: Pin UpdateFirstBankThirdWord not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { UpdateFirstBankThirdWord } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { 176 1680 1907 192 "UpdateFirstBankThirdWord" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpdateFirstBankThirdWord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UpdateFirstBankFourthWord " "Info: Pin UpdateFirstBankFourthWord not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { UpdateFirstBankFourthWord } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { 224 1680 1915 240 "UpdateFirstBankFourthWord" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpdateFirstBankFourthWord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UpdateSecondBankFirstWord " "Info: Pin UpdateSecondBankFirstWord not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { UpdateSecondBankFirstWord } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { 288 1680 1920 304 "UpdateSecondBankFirstWord" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpdateSecondBankFirstWord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UpdateSecondBankSecondWord " "Info: Pin UpdateSecondBankSecondWord not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { UpdateSecondBankSecondWord } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { 336 1680 1934 352 "UpdateSecondBankSecondWord" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpdateSecondBankSecondWord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UpdateSecondBankThirdWord " "Info: Pin UpdateSecondBankThirdWord not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { UpdateSecondBankThirdWord } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { 384 1680 1921 400 "UpdateSecondBankThirdWord" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpdateSecondBankThirdWord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UpdateSecondBankFourthWord " "Info: Pin UpdateSecondBankFourthWord not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { UpdateSecondBankFourthWord } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { 432 1680 1929 448 "UpdateSecondBankFourthWord" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpdateSecondBankFourthWord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FirstBankHit " "Info: Pin FirstBankHit not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { FirstBankHit } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -96 1208 1384 -80 "FirstBankHit" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FirstBankHit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SecondBankHit " "Info: Pin SecondBankHit not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { SecondBankHit } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -48 1208 1384 -32 "SecondBankHit" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SecondBankHit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteResult " "Info: Pin WriteResult not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { WriteResult } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -168 -376 -208 -152 "WriteResult" "" } { -392 512 577 -376 "WriteResult" "" } { -176 -208 -143 -160 "WriteResult" "" } { 56 1472 1584 72 "WriteResult" "" } { 264 1472 1584 280 "WriteResult" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteResult } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control " "Info: Pin Control not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -272 1360 1528 -256 "Control" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Offset\[1\] " "Info: Pin Offset\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Offset[1] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -416 1368 1536 -400 "Offset\[1..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Offset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Offset\[0\] " "Info: Pin Offset\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Offset[0] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -416 1368 1536 -400 "Offset\[1..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Offset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set " "Info: Pin set not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { set } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -40 928 1096 -24 "set" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clear " "Info: Pin Clear not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clear } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -72 -376 -208 -56 "Clear" "" } { -248 664 704 -232 "Clear" "" } { -80 -208 -144 -64 "Clear" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[1\] " "Info: Pin Tag\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[1] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[0\] " "Info: Pin Tag\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[0] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[2\] " "Info: Pin Tag\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[2] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[3\] " "Info: Pin Tag\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[3] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[6\] " "Info: Pin Tag\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[6] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[8\] " "Info: Pin Tag\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[8] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 75 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[9\] " "Info: Pin Tag\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[9] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[5\] " "Info: Pin Tag\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[5] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[7\] " "Info: Pin Tag\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[7] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tag\[4\] " "Info: Pin Tag\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Tag[4] } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -104 -376 -208 -88 "Tag\[9..0\]" "" } { -112 -208 -144 -96 "Tag\[9..0\]" "" } { -120 384 496 -104 "Tag\[9..0\]" "" } { -8 384 496 8 "Tag\[9..0\]" "" } { -48 -48 48 -32 "Tag\[9..0\]" "" } { -160 -48 48 -144 "Tag\[9..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tag[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteToRow " "Info: Pin WriteToRow not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { WriteToRow } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -40 -376 -208 -24 "WriteToRow" "" } { -456 512 656 -440 "WriteToRow" "" } { -48 -208 -141 -32 "WriteToRow" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteToRow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RecordTag " "Info: Pin RecordTag not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RecordTag } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -8 -376 -208 8 "RecordTag" "" } { -16 -208 -144 0 "RecordTag" "" } { -32 -48 48 -16 "RecordTag" "" } { -144 -48 48 -128 "RecordTag" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RecordTag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clock } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -136 -376 -208 -120 "Clock" "" } { -448 176 208 -432 "Clock" "" } { -280 168 200 -264 "Clock" "" } { -344 1080 1176 -328 "Clock" "" } { -464 1080 1176 -448 "Clock" "" } { -144 -208 -144 -128 "Clock" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clear (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node Clear (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clear } } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -72 -376 -208 -56 "Clear" "" } { -248 664 704 -232 "Clear" "" } { -80 -208 -144 -64 "Clear" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_compare3:inst7\|lpm_compare:lpm_compare_component\|cmpr_20h:auto_generated\|aleb~2  " "Info: Automatically promoted node lpm_compare3:inst7\|lpm_compare:lpm_compare_component\|cmpr_20h:auto_generated\|aleb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst27~0 " "Info: Destination node inst27~0" {  } { { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -496 112 176 -448 "inst27" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst34~0 " "Info: Destination node inst34~0" {  } { { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -328 104 168 -280 "inst34" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst34~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst29 " "Info: Destination node inst29" {  } { { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -464 208 272 -416 "inst29" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst36 " "Info: Destination node inst36" {  } { { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -296 200 264 -248 "inst36" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_20h.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cmpr_20h.tdf" 44 2 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated|aleb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 18 12 0 " "Info: Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 18 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.950 ns register register " "Info: Estimated most critical path is register to register delay of 0.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst28 1 REG LAB_X22_Y1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y1; Fanout = 13; REG Node = 'inst28'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } } { "LFUBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/LFUBlock.bdf" { { -496 304 368 -416 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.746 ns) 0.950 ns lpm_dff3:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LAB_X22_Y1 1 " "Info: 2: + IC(0.204 ns) + CELL(0.746 ns) = 0.950 ns; Loc. = LAB_X22_Y1; Fanout = 1; REG Node = 'lpm_dff3:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { inst28 lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 78.53 % ) " "Info: Total cell delay = 0.746 ns ( 78.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.204 ns ( 21.47 % ) " "Info: Total interconnect delay = 0.204 ns ( 21.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { inst28 lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write1 0 " "Info: Pin \"Write1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write2 0 " "Info: Pin \"Write2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UpdateFirstBankFirstWord 0 " "Info: Pin \"UpdateFirstBankFirstWord\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UpdateFirstBankSecondWord 0 " "Info: Pin \"UpdateFirstBankSecondWord\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UpdateFirstBankThirdWord 0 " "Info: Pin \"UpdateFirstBankThirdWord\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UpdateFirstBankFourthWord 0 " "Info: Pin \"UpdateFirstBankFourthWord\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UpdateSecondBankFirstWord 0 " "Info: Pin \"UpdateSecondBankFirstWord\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UpdateSecondBankSecondWord 0 " "Info: Pin \"UpdateSecondBankSecondWord\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UpdateSecondBankThirdWord 0 " "Info: Pin \"UpdateSecondBankThirdWord\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UpdateSecondBankFourthWord 0 " "Info: Pin \"UpdateSecondBankFourthWord\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FirstBankHit 0 " "Info: Pin \"FirstBankHit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SecondBankHit 0 " "Info: Pin \"SecondBankHit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 17:25:55 2019 " "Info: Processing ended: Sat May 11 17:25:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
