<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Mar 16 17:54:36 2025" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="filler_data" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_filler1_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="interface_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_filler1_0_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_filler1_0" PORT="tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="interface_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="data_filler1_0_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_filler1_0" PORT="tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interface_axis_tlast" SIGIS="undef" SIGNAME="data_filler1_0_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_filler1_0" PORT="tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="interface_axis_tready" SIGIS="undef" SIGNAME="data_filler1_0_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_filler1_0" PORT="tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interface_axis_tvalid" SIGIS="undef" SIGNAME="data_filler1_0_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="data_filler1_0" PORT="tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="data_filler1_0_interface_axis" NAME="interface_axis" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_bd_processing_system7_0_0_FCLK_CLK0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="interface_axis_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="interface_axis_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="interface_axis_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="interface_axis_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="interface_axis_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/data_filler1_0" HWVERSION="1.0" INSTANCE="data_filler1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_filler1" VLNV="xilinx.com:module_ref:data_filler1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="filler_data_data_filler1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_filler1_0_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filler_data_imp" PORT="interface_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="tkeep" RIGHT="0" SIGIS="undef" SIGNAME="data_filler1_0_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filler_data_imp" PORT="interface_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tlast" SIGIS="undef" SIGNAME="data_filler1_0_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filler_data_imp" PORT="interface_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tready" SIGIS="undef" SIGNAME="data_filler1_0_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filler_data_imp" PORT="interface_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tvalid" SIGIS="undef" SIGNAME="data_filler1_0_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filler_data_imp" PORT="interface_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_filler1_0_interface_axis" NAME="interface_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_bd_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
