ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Apr 02, 2018 at 01:58:11 CST
ncverilog
	-f test.f
		testfixture1.v
		FAS.v
	+access+r
Recompiling... reason: file './FAS.v' is newer than expected.
	expected: Mon Apr  2 01:11:15 2018
	actual:   Mon Apr  2 01:58:10 2018
file: FAS.v
	module worklib.FFT:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  always@ (*) begin
        |
ncelab: *W,STARMT (./FAS.v,57|8): This @* expands to empty list, will never wake up.
ncelab: *W,CUSFNF: The SDF file "FAS_syn.sdf" not found..
initial $sdf_annotate(`SDFFILE, DUT);
                    |
ncelab: *W,CUSSTI (./testfixture1.v,69|20): This SDF System Task will be Ignored..
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.FAS:v <0x126bc992>
			streams:   0, words:     0
		worklib.FFT:v <0x23908a05>
			streams:  26, words: 193368
		worklib.FIR_FILTER:v <0x09bab3bc>
			streams:   6, words: 32131
		worklib.STP:v <0x6af72225>
			streams:  23, words: 13288
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       5
		Registers:              141     141
		Scalar wires:             7       -
		Vectored wires:          35       -
		Always blocks:           16      16
		Initial blocks:          12      12
		Cont. assignments:       36      36
		Pseudo assignments:       2       2
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture1:v
Loading snapshot worklib.testfixture1:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
aa =   7, bb =   7, aa + bb =  14
aa =   7, bb =   7, aa * bb =   49
aa = 0111, bb = 0111, aa + bb = 01110
aa = 0111, bb = 0111, aa * bb = 00110001
FIR dataout on pattern           0 ~         100 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         100 ~         200 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         200 ~         300 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         300 ~         400 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         400 ~         500 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         500 ~         600 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         700 ~         800 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         800 ~         900 !!, PASS !!
-----------------------------------------------------
-----------------------------------------------------
Error!!! Somethings' wrong with your code ...!!
-------------------------FAIL------------------------
-----------------------------------------------------
Simulation complete via $finish(1) at time 270 US + 0
./testfixture1.v:244  $finish;
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Apr 02, 2018 at 01:58:15 CST  (total: 00:00:04)
