I 000048 55 1990          1462020347484 Beh_GPR
(_unit VHDL (mram 0 5(beh_gpr 0 18))
	(_version vd0)
	(_time 1462020347485 2016.04.30 15:45:47)
	(_source (\./../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code c4969790c29391d293c5809f97c2c5c290c290c3c6)
	(_ent
		(_time 1462020347450)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDRA 0 0 9(_ent(_in))))
		(_port (_int ADDRB 0 0 10(_ent(_in))))
		(_port (_int ADDRC 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DAOUT 1 0 12(_ent(_out))))
		(_port (_int DBOUT 1 0 13(_ent(_out))))
		(_port (_int DCIN 1 0 14(_ent(_in))))
		(_type (_int byte 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 20(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 21(_arch(_uni((_others(_string \"00000000"\)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int data_cin 4 0 26(_arch(_uni))))
		(_sig (_int data_aout 4 0 27(_arch(_uni))))
		(_sig (_int data_bout 4 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_alias((data_cin)(DCIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 32(_prcs (_simple)(_trgt(8))(_sens(1))(_mon)(_read(9)(0)(4)))))
			(line__41(_arch 2 0 41(_assignment (_trgt(10))(_sens(8)(2))(_mon))))
			(line__42(_arch 3 0 42(_assignment (_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 44(_prcs (_simple)(_trgt(5)(6))(_sens(1))(_read(10)(11)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000044 55 827           1462021132303 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462021132304 2016.04.30 15:58:52)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 71232471722624672471372a247725767377707725)
	(_ent
		(_time 1462020928039)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 890           1462021139236 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462021139237 2016.04.30 15:58:59)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 7b287c7b2b2c2e6d2e7b3d202e7d2f7c797d7a7d2f)
	(_ent
		(_time 1462020928039)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrb 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 1871          1462021486335 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462021486336 2016.04.30 16:04:46)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 60653c61623735763667263b356634676266616634)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDRA 0 0 12(_ent (_in))))
				(_port (_int ADDRB 0 0 12(_ent (_in))))
				(_port (_int ADDRC 0 0 12(_ent (_in))))
				(_port (_int DAOUT 1 0 13(_ent (_out))))
				(_port (_int DBOUT 1 0 13(_ent (_out))))
				(_port (_int DCIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 25(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDRA)(addra))
			((ADDRB)(addrb))
			((ADDRC)(addrc))
			((DAOUT)(daout))
			((DBOUT)(dbout))
			((DCIN)(dcin))
		)
		(_use (_ent . MRAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrb 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrc 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int daout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dbout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dcin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000048 55 1990          1462021995735 Beh_GPR
(_unit VHDL (mram 0 5(beh_gpr 0 18))
	(_version vd0)
	(_time 1462021995736 2016.04.30 16:13:15)
	(_source (\./../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 3e6e3f3a69696b28693f7a656d383f386a386a393c)
	(_ent
		(_time 1462020347449)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDRA 0 0 9(_ent(_in))))
		(_port (_int ADDRB 0 0 10(_ent(_in))))
		(_port (_int ADDRC 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DAOUT 1 0 12(_ent(_out))))
		(_port (_int DBOUT 1 0 13(_ent(_out))))
		(_port (_int DCIN 1 0 14(_ent(_in))))
		(_type (_int byte 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 20(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 21(_arch(_uni((_others(_string \"00000000"\)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int data_cin 4 0 26(_arch(_uni))))
		(_sig (_int data_aout 4 0 27(_arch(_uni))))
		(_sig (_int data_bout 4 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_alias((data_cin)(DCIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 32(_prcs (_simple)(_trgt(8))(_sens(1))(_mon)(_read(9)(0)(4)))))
			(line__41(_arch 2 0 41(_assignment (_trgt(10))(_sens(8)(2))(_mon))))
			(line__42(_arch 3 0 42(_assignment (_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 44(_prcs (_simple)(_trgt(5)(6))(_sens(1))(_read(10)(11)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000044 55 2225          1462021995761 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462021995762 2016.04.30 16:13:15)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 4e1e4f4d19191b58191f08151b481a494c484f481a)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDRA 0 0 12(_ent (_in))))
				(_port (_int ADDRB 0 0 12(_ent (_in))))
				(_port (_int ADDRC 0 0 12(_ent (_in))))
				(_port (_int DAOUT 1 0 13(_ent (_out))))
				(_port (_int DBOUT 1 0 13(_ent (_out))))
				(_port (_int DCIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 26(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDRA)(addra))
			((ADDRB)(addrb))
			((ADDRC)(addrc))
			((DAOUT)(daout))
			((DBOUT)(dbout))
			((DCIN)(dcin))
		)
		(_use (_ent . MRAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrb 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrc 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int daout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dbout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dcin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_cnst (_int CLK_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 37(_prcs (_wait_for)(_trgt(1)))))
			(main(_arch 1 0 45(_prcs (_wait_for)(_trgt(0)(3)(4)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 33686274)
		(33686018 770)
	)
	(_model . Beh 2 -1)
)
I 000048 55 1990          1462022336415 Beh_GPR
(_unit VHDL (mram 0 5(beh_gpr 0 18))
	(_version vd0)
	(_time 1462022336416 2016.04.30 16:18:56)
	(_source (\./../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code fefbaaafa9a9abe8a9ffbaa5adf8fff8aaf8aaf9fc)
	(_ent
		(_time 1462020347449)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDRA 0 0 9(_ent(_in))))
		(_port (_int ADDRB 0 0 10(_ent(_in))))
		(_port (_int ADDRC 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DAOUT 1 0 12(_ent(_out))))
		(_port (_int DBOUT 1 0 13(_ent(_out))))
		(_port (_int DCIN 1 0 14(_ent(_in))))
		(_type (_int byte 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 20(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 21(_arch(_uni((_others(_string \"00000000"\)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int data_cin 4 0 26(_arch(_uni))))
		(_sig (_int data_aout 4 0 27(_arch(_uni))))
		(_sig (_int data_bout 4 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_alias((data_cin)(DCIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 32(_prcs (_simple)(_trgt(8))(_sens(1))(_mon)(_read(9)(0)(4)))))
			(line__41(_arch 2 0 41(_assignment (_trgt(10))(_sens(8)(2))(_mon))))
			(line__42(_arch 3 0 42(_assignment (_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 44(_prcs (_simple)(_trgt(5)(6))(_sens(1))(_read(10)(11)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000044 55 2228          1462022336435 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462022336436 2016.04.30 16:18:56)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 0e0b5b0959595b18595e48555b085a090c080f085a)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDRA 0 0 12(_ent (_in))))
				(_port (_int ADDRB 0 0 12(_ent (_in))))
				(_port (_int ADDRC 0 0 12(_ent (_in))))
				(_port (_int DAOUT 1 0 13(_ent (_out))))
				(_port (_int DBOUT 1 0 13(_ent (_out))))
				(_port (_int DCIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 26(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDRA)(addra))
			((ADDRB)(addrb))
			((ADDRC)(addrc))
			((DAOUT)(daout))
			((DBOUT)(dbout))
			((DCIN)(dcin))
		)
		(_use (_ent . MRAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrb 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrc 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int daout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dbout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dcin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_cnst (_int CLK_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 37(_prcs (_wait_for)(_trgt(1)))))
			(main(_arch 1 0 45(_prcs (_wait_for)(_trgt(0)(2)(3)(4)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 33686274)
		(33686018 770)
	)
	(_model . Beh 2 -1)
)
I 000044 55 2269          1462022698484 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462022698485 2016.04.30 16:24:58)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 4d191e4e1b1a185b1d4c0b16184b194a4f4b4c4b19)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDRA 0 0 12(_ent (_in))))
				(_port (_int ADDRB 0 0 12(_ent (_in))))
				(_port (_int ADDRC 0 0 12(_ent (_in))))
				(_port (_int DAOUT 1 0 13(_ent (_out))))
				(_port (_int DBOUT 1 0 13(_ent (_out))))
				(_port (_int DCIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 26(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDRA)(addra))
			((ADDRB)(addrb))
			((ADDRC)(addrc))
			((DAOUT)(daout))
			((DBOUT)(dbout))
			((DCIN)(dcin))
		)
		(_use (_ent . MRAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrb 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrc 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int daout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dbout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dcin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_cnst (_int CLK_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 37(_prcs (_wait_for)(_trgt(1)))))
			(main(_arch 1 0 45(_prcs (_wait_for)(_trgt(0)(2)(3)(4)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 33686274)
		(33686018 770)
		(33686018 514)
		(50463234 33686018)
	)
	(_model . Beh 2 -1)
)
I 000048 55 1990          1462024973739 Beh_GPR
(_unit VHDL (mram 0 5(beh_gpr 0 18))
	(_version vd0)
	(_time 1462024973740 2016.04.30 17:02:53)
	(_source (\./../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 0e0e0c0959595b18590f4a555d080f085a085a090c)
	(_ent
		(_time 1462020347449)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDRA 0 0 9(_ent(_in))))
		(_port (_int ADDRB 0 0 10(_ent(_in))))
		(_port (_int ADDRC 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DAOUT 1 0 12(_ent(_out))))
		(_port (_int DBOUT 1 0 13(_ent(_out))))
		(_port (_int DCIN 1 0 14(_ent(_in))))
		(_type (_int byte 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 20(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 21(_arch(_uni((_others(_string \"00000000"\)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int data_cin 4 0 26(_arch(_uni))))
		(_sig (_int data_aout 4 0 27(_arch(_uni))))
		(_sig (_int data_bout 4 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_alias((data_cin)(DCIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 32(_prcs (_simple)(_trgt(8))(_sens(1))(_mon)(_read(9)(0)(4)))))
			(line__41(_arch 2 0 41(_assignment (_trgt(10))(_sens(8)(2))(_mon))))
			(line__42(_arch 3 0 42(_assignment (_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 44(_prcs (_simple)(_trgt(5)(6))(_sens(1))(_read(10)(11)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
V 000042 55 1173 1462024973817 sortinggpr
(_unit VHDL (sortinggpr 0 4)
	(_version vd0)
	(_time 1462024973818 2016.04.30 17:02:53)
	(_source (\./../src/Constants.vhd\))
	(_parameters dbg tan)
	(_code 5c5d095f590a0a4b580e4506585a5b5a5b5b5c5b5e)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 6(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int OP_ADD 0 0 6(_ent(_string \"001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~152 0 7(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int OP_SUB 1 0 7(_ent(_string \"010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~154 0 8(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int OP_XORIN 2 0 8(_ent(_string \"011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~156 0 9(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int OP_HALT 3 0 9(_ent(_string \"100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~158 0 10(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int OP_JNSB 4 0 10(_ent(_string \"101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1510 0 11(_array -1 ((_dto i 2 i 0)))))
		(_cnst (_int OP_JZ 5 0 11(_ent(_string \"110"\))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2269          1462024973825 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462024973826 2016.04.30 17:02:53)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 5c5c5e5e0d0b094a0c5d1a07095a085b5e5a5d5a08)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDRA 0 0 12(_ent (_in))))
				(_port (_int ADDRB 0 0 12(_ent (_in))))
				(_port (_int ADDRC 0 0 12(_ent (_in))))
				(_port (_int DAOUT 1 0 13(_ent (_out))))
				(_port (_int DBOUT 1 0 13(_ent (_out))))
				(_port (_int DCIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 26(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDRA)(addra))
			((ADDRB)(addrb))
			((ADDRC)(addrc))
			((DAOUT)(daout))
			((DBOUT)(dbout))
			((DCIN)(dcin))
		)
		(_use (_ent . MRAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrb 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrc 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int daout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dbout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dcin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_cnst (_int CLK_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 37(_prcs (_wait_for)(_trgt(1)))))
			(main(_arch 1 0 45(_prcs (_wait_for)(_trgt(0)(2)(3)(4)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 33686274)
		(33686018 770)
		(33686018 514)
		(50463234 33686018)
	)
	(_model . Beh 2 -1)
)
I 000048 55 4001          1462024996883 Beh_GPR
(_unit VHDL (mrom 0 6(beh_gpr 0 14))
	(_version vd0)
	(_time 1462024996884 2016.04.30 17:03:16)
	(_source (\./../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 73262e737224716525743728207525752775277471)
	(_ent
		(_time 1462024996879)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 17 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_cnst (_int ROM 3 0 18(_arch gms(_code 2))))
		(_sig (_int data 2 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 26(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 4001          1462025015525 Beh_GPR
(_unit VHDL (mrom 0 6(beh_gpr 0 14))
	(_version vd0)
	(_time 1462025015526 2016.04.30 17:03:35)
	(_source (\./../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 434415404214415515440718104515451745174441)
	(_ent
		(_time 1462024996878)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 17 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_cnst (_int ROM 3 0 18(_arch gms(_code 2))))
		(_sig (_int data 2 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 26(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 1990          1462025186162 Beh_GPR
(_unit VHDL (mram 0 5(beh_gpr 0 25))
	(_version vd0)
	(_time 1462025186163 2016.04.30 17:06:26)
	(_source (\./../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code d483d387d28381c283d5908f87d2d5d280d280d3d6)
	(_ent
		(_time 1462020347449)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDRA 0 0 9(_ent(_in))))
		(_port (_int ADDRB 0 0 10(_ent(_in))))
		(_port (_int ADDRC 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DAOUT 1 0 12(_ent(_out))))
		(_port (_int DBOUT 1 0 13(_ent(_out))))
		(_port (_int DCIN 1 0 14(_ent(_in))))
		(_type (_int byte 0 26(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 27(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 28(_arch(_uni((_others(_string \"00000000"\)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int data_cin 4 0 33(_arch(_uni))))
		(_sig (_int data_aout 4 0 34(_arch(_uni))))
		(_sig (_int data_bout 4 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment (_alias((data_cin)(DCIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 39(_prcs (_simple)(_trgt(8))(_sens(1))(_mon)(_read(9)(0)(4)))))
			(line__48(_arch 2 0 48(_assignment (_trgt(10))(_sens(8)(2))(_mon))))
			(line__49(_arch 3 0 49(_assignment (_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 51(_prcs (_simple)(_trgt(5)(6))(_sens(1))(_read(10)(11)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 4001          1462025186196 Beh_GPR
(_unit VHDL (mrom 0 6(beh_gpr 0 14))
	(_version vd0)
	(_time 1462025186197 2016.04.30 17:06:26)
	(_source (\./../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code f3a4f4a2f2a4f1e5a5f6b7a8a0f5a5f5a7f5a7f4f1)
	(_ent
		(_time 1462024996878)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 17 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_cnst (_int ROM 3 0 18(_arch gms(_code 2))))
		(_sig (_int data 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 28(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000044 55 2269          1462025186230 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462025186231 2016.04.30 17:06:26)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 134413151244460543125548461547141115121547)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDRA 0 0 12(_ent (_in))))
				(_port (_int ADDRB 0 0 12(_ent (_in))))
				(_port (_int ADDRC 0 0 12(_ent (_in))))
				(_port (_int DAOUT 1 0 13(_ent (_out))))
				(_port (_int DBOUT 1 0 13(_ent (_out))))
				(_port (_int DCIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 26(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDRA)(addra))
			((ADDRB)(addrb))
			((ADDRC)(addrc))
			((DAOUT)(daout))
			((DBOUT)(dbout))
			((DCIN)(dcin))
		)
		(_use (_ent . MRAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrb 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrc 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int daout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dbout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dcin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_cnst (_int CLK_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 37(_prcs (_wait_for)(_trgt(1)))))
			(main(_arch 1 0 45(_prcs (_wait_for)(_trgt(0)(2)(3)(4)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 33686274)
		(33686018 770)
		(33686018 514)
		(50463234 33686018)
	)
	(_model . Beh 2 -1)
)
I 000048 55 2666          1462026360800 Beh_GPR
(_unit VHDL (dpath 0 7(beh_gpr 0 25))
	(_version vd0)
	(_time 1462026360801 2016.04.30 17:26:00)
	(_source (\./../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 454a48464012105245425d1f10424543444241434d)
	(_ent
		(_time 1462026168170)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP1 1 0 13(_ent(_in))))
		(_port (_int OP2 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_g 2 0 26(_arch(_uni))))
		(_sig (_int res_add 2 0 27(_arch(_uni))))
		(_sig (_int res_sub 2 0 28(_arch(_uni))))
		(_sig (_int res_xor 2 0 29(_arch(_uni))))
		(_sig (_int t_sbf -1 0 30(_arch(_uni))))
		(_sig (_int t_zf -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(8))(_sens(2)(3))(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(9))(_sens(2)(3))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(10))(_sens(2)(3)))))
			(REGA(_arch 3 0 36(_prcs (_simple)(_trgt(7))(_sens(8)(9)(10)(0)(1)(2)))))
			(FLAGS(_arch 4 0 48(_prcs (_simple)(_trgt(11)(12))(_sens(7)))))
			(line__63(_arch 5 0 63(_assignment (_alias((RES)(res_g)))(_trgt(4))(_sens(7)))))
			(line__64(_arch 6 0 64(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__65(_arch 7 0 65(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (2 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (2 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (2 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (2 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingGPR))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
I 000048 55 1990          1462026578600 Beh_GPR
(_unit VHDL (mram 0 5(beh_gpr 0 25))
	(_version vd0)
	(_time 1462026578601 2016.04.30 17:29:38)
	(_source (\./../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 0a590d0d595d5f1c5d0b4e51590c0b0c5e0c5e0d08)
	(_ent
		(_time 1462020347449)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDRA 0 0 9(_ent(_in))))
		(_port (_int ADDRB 0 0 10(_ent(_in))))
		(_port (_int ADDRC 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DAOUT 1 0 12(_ent(_out))))
		(_port (_int DBOUT 1 0 13(_ent(_out))))
		(_port (_int DCIN 1 0 14(_ent(_in))))
		(_type (_int byte 0 26(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 27(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 28(_arch(_uni((_others(_string \"00000000"\)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int data_cin 4 0 33(_arch(_uni))))
		(_sig (_int data_aout 4 0 34(_arch(_uni))))
		(_sig (_int data_bout 4 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment (_alias((data_cin)(DCIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 39(_prcs (_simple)(_trgt(8))(_sens(1))(_mon)(_read(9)(0)(4)))))
			(line__48(_arch 2 0 48(_assignment (_trgt(10))(_sens(8)(2))(_mon))))
			(line__49(_arch 3 0 49(_assignment (_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 51(_prcs (_simple)(_trgt(5)(6))(_sens(1))(_read(10)(11)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 4001          1462026578653 Beh_GPR
(_unit VHDL (mrom 0 6(beh_gpr 0 14))
	(_version vd0)
	(_time 1462026578654 2016.04.30 17:29:38)
	(_source (\./../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 386b3f3c326f3a2e6e3d7c636b3e6e3e6c3e6c3f3a)
	(_ent
		(_time 1462024996878)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 17 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_cnst (_int ROM 3 0 18(_arch gms(_code 2))))
		(_sig (_int data 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 28(_prcs (_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 2666          1462026578680 Beh_GPR
(_unit VHDL (dpath 0 7(beh_gpr 0 25))
	(_version vd0)
	(_time 1462026578681 2016.04.30 17:29:38)
	(_source (\./../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 580b0f5a500f0d4f585f40020d5f585e595f5c5e50)
	(_ent
		(_time 1462026168170)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP1 1 0 13(_ent(_in))))
		(_port (_int OP2 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_g 2 0 26(_arch(_uni))))
		(_sig (_int res_add 2 0 27(_arch(_uni))))
		(_sig (_int res_sub 2 0 28(_arch(_uni))))
		(_sig (_int res_xor 2 0 29(_arch(_uni))))
		(_sig (_int t_sbf -1 0 30(_arch(_uni))))
		(_sig (_int t_zf -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(8))(_sens(2)(3))(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(9))(_sens(2)(3))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(10))(_sens(2)(3)))))
			(REGA(_arch 3 0 36(_prcs (_simple)(_trgt(7))(_sens(8)(9)(10)(0)(1)(2)))))
			(FLAGS(_arch 4 0 48(_prcs (_simple)(_trgt(11)(12))(_sens(7)))))
			(line__63(_arch 5 0 63(_assignment (_alias((RES)(res_g)))(_trgt(4))(_sens(7)))))
			(line__64(_arch 6 0 64(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__65(_arch 7 0 65(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (2 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (2 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (2 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (2 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingGPR))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
I 000044 55 2269          1462026578712 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462026578713 2016.04.30 17:29:38)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 77247077722022612776312c227123707571767123)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDRA 0 0 12(_ent (_in))))
				(_port (_int ADDRB 0 0 12(_ent (_in))))
				(_port (_int ADDRC 0 0 12(_ent (_in))))
				(_port (_int DAOUT 1 0 13(_ent (_out))))
				(_port (_int DBOUT 1 0 13(_ent (_out))))
				(_port (_int DCIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 26(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDRA)(addra))
			((ADDRB)(addrb))
			((ADDRC)(addrc))
			((DAOUT)(daout))
			((DBOUT)(dbout))
			((DCIN)(dcin))
		)
		(_use (_ent . MRAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addra 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrb 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrc 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int daout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dbout 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dcin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_cnst (_int CLK_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 37(_prcs (_wait_for)(_trgt(1)))))
			(main(_arch 1 0 45(_prcs (_wait_for)(_trgt(0)(2)(3)(4)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 33686274)
		(33686018 770)
		(33686018 514)
		(50463234 33686018)
	)
	(_model . Beh 2 -1)
)
I 000044 55 2448          1462041710932 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462041710933 2016.04.30 21:41:50)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code b2e0e4e7b2e5e7a4e2b3f4e9e7b4e6b5b0b4b3b4e6)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDR1 0 0 12(_ent (_in))))
				(_port (_int ADDR2 0 0 12(_ent (_in))))
				(_port (_int ADDRW 0 0 12(_ent (_in))))
				(_port (_int D1OUT 1 0 13(_ent (_out))))
				(_port (_int D2OUT 1 0 13(_ent (_out))))
				(_port (_int DWIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 26(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDR1)(addr1))
			((ADDR2)(addr2))
			((ADDRW)(addrW))
			((D1OUT)(d1out))
			((D2OUT)(d2out))
			((DWIN)(dwin))
		)
		(_use (_implicit)
			(_port
				((RW)(RW))
				((CLK)(CLK))
				((ADDR1)(ADDR1))
				((ADDR2)(ADDR2))
				((ADDRW)(ADDRW))
				((D1OUT)(D1OUT))
				((D2OUT)(D2OUT))
				((DWIN)(DWIN))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addr1 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addr2 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrw 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int d1out 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int d2out 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dwin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_cnst (_int CLK_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 37(_prcs (_wait_for)(_trgt(1)))))
			(main(_arch 1 0 45(_prcs (_wait_for)(_trgt(0)(2)(3)(4)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 33686274)
		(33686018 770)
		(33686018 514)
		(50463234 33686018)
	)
	(_model . Beh 2 -1)
)
I 000048 55 1992          1462041719018 Beh_GPR
(_unit VHDL (mram 0 5(beh_gpr 0 25))
	(_version vd0)
	(_time 1462041719019 2016.04.30 21:41:59)
	(_source (\./../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 4f1f194c1b181a59181c0b141c494e491b491b484d)
	(_ent
		(_time 1462041719012)
	)
	(_object
		(_port (_int RW -1 0 8(_ent(_in))))
		(_port (_int CLK -1 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR1 0 0 11(_ent(_in))))
		(_port (_int ADDR2 0 0 13(_ent(_in))))
		(_port (_int ADDRW 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1OUT 1 0 17(_ent(_out))))
		(_port (_int D2OUT 1 0 19(_ent(_out))))
		(_port (_int DWIN 1 0 21(_ent(_in))))
		(_type (_int byte 0 26(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 27(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 28(_arch(_uni((_others(_string \"00000000"\)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int data_win 4 0 33(_arch(_uni))))
		(_sig (_int data_1out 4 0 34(_arch(_uni))))
		(_sig (_int data_2out 4 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment (_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 39(_prcs (_simple)(_trgt(8))(_sens(1))(_mon)(_read(9)(0)(4)))))
			(line__48(_arch 2 0 48(_assignment (_trgt(10))(_sens(8)(2))(_mon))))
			(line__49(_arch 3 0 49(_assignment (_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 51(_prcs (_simple)(_trgt(5)(6))(_sens(1))(_read(10)(11)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
V 000048 55 1992          1462041723870 Beh_GPR
(_unit VHDL (mram 0 5(beh_gpr 0 25))
	(_version vd0)
	(_time 1462041723871 2016.04.30 21:42:03)
	(_source (\./../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 3b3d6a3f6b6c6e2d6c687f60683d3a3d6f3d6f3c39)
	(_ent
		(_time 1462041719011)
	)
	(_object
		(_port (_int RW -1 0 8(_ent(_in))))
		(_port (_int CLK -1 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR1 0 0 11(_ent(_in))))
		(_port (_int ADDR2 0 0 13(_ent(_in))))
		(_port (_int ADDRW 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1OUT 1 0 17(_ent(_out))))
		(_port (_int D2OUT 1 0 19(_ent(_out))))
		(_port (_int DWIN 1 0 21(_ent(_in))))
		(_type (_int byte 0 26(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 27(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 28(_arch(_uni((_others(_string \"00000000"\)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int data_win 4 0 33(_arch(_uni))))
		(_sig (_int data_1out 4 0 34(_arch(_uni))))
		(_sig (_int data_2out 4 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment (_alias((data_win)(DWIN)))(_trgt(9))(_sens(7)))))
			(WRITE(_arch 1 0 39(_prcs (_simple)(_trgt(8))(_sens(1))(_mon)(_read(9)(0)(4)))))
			(line__48(_arch 2 0 48(_assignment (_trgt(10))(_sens(8)(2))(_mon))))
			(line__49(_arch 3 0 49(_assignment (_trgt(11))(_sens(8)(3))(_mon))))
			(READ(_arch 4 0 51(_prcs (_simple)(_trgt(5)(6))(_sens(1))(_read(10)(11)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
	)
	(_model . Beh_GPR 5 -1)
)
I 000048 55 4001          1462041723895 Beh_GPR
(_unit VHDL (mrom 0 6(beh_gpr 0 14))
	(_version vd0)
	(_time 1462041723896 2016.04.30 21:42:03)
	(_source (\./../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 5a5c0b58090d584c0c5f1e01095c0c5c0e5c0e5d58)
	(_ent
		(_time 1462024996878)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 17 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_cnst (_int ROM 3 0 18(_arch gms(_code 2))))
		(_sig (_int data 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 28(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
V 000048 55 2666          1462041723930 Beh_GPR
(_unit VHDL (dpath 0 7(beh_gpr 0 25))
	(_version vd0)
	(_time 1462041723931 2016.04.30 21:42:03)
	(_source (\./../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 7a7c7b7a2b2d2f6d7a7d62202f7d7a7c7b7d7e7c72)
	(_ent
		(_time 1462026168170)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP1 1 0 13(_ent(_in))))
		(_port (_int OP2 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_g 2 0 26(_arch(_uni))))
		(_sig (_int res_add 2 0 27(_arch(_uni))))
		(_sig (_int res_sub 2 0 28(_arch(_uni))))
		(_sig (_int res_xor 2 0 29(_arch(_uni))))
		(_sig (_int t_sbf -1 0 30(_arch(_uni))))
		(_sig (_int t_zf -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(8))(_sens(2)(3))(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(9))(_sens(2)(3))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(10))(_sens(2)(3)))))
			(REGA(_arch 3 0 36(_prcs (_simple)(_trgt(7))(_sens(8)(9)(10)(0)(1)(2)))))
			(FLAGS(_arch 4 0 48(_prcs (_simple)(_trgt(11)(12))(_sens(7)))))
			(line__63(_arch 5 0 63(_assignment (_alias((RES)(res_g)))(_trgt(4))(_sens(7)))))
			(line__64(_arch 6 0 64(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__65(_arch 7 0 65(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (2 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (2 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (2 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (2 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingGPR))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 8 -1)
)
I 000048 55 2539          1462041723961 Beh_GPR
(_unit VHDL (ctrl1 0 6(beh_gpr 0 37))
	(_version vd0)
	(_time 1462041723962 2016.04.30 21:42:03)
	(_source (\./../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 999f9f9794cfcf8fce9888c3cb9e9d9e9b9fca9a98)
	(_ent
		(_time 1462041723959)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14(_array -1 ((_dto i 17 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_clk -1 0 18(_ent(_out))))
		(_port (_int RAM_addra 0 0 19(_ent(_out))))
		(_port (_int RAM_addrb 0 0 20(_ent(_out))))
		(_port (_int RAM_addrc 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_dcin 2 0 22(_ent(_out))))
		(_port (_int RAM_daout 2 0 23(_ent(_in))))
		(_port (_int RAM_dbout 2 0 24(_ent(_in))))
		(_port (_int DP_op1 2 0 27(_ent(_out))))
		(_port (_int DP_op2 2 0 28(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int DP_ot 3 0 29(_ent(_out))))
		(_port (_int DP_en -1 0 30(_ent(_out))))
		(_port (_int DP_res 2 0 31(_ent(_in))))
		(_port (_int DP_sbf -1 0 32(_ent(_in))))
		(_port (_int DP_zf -1 0 33(_ent(_in))))
		(_type (_int states 0 38(_enum1 i f d r a sb h jsb rin lin xin jz (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 51(_arch(_uni))))
		(_sig (_int cur_state 4 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 53(_array -1 ((_dto i 17 i 0)))))
		(_sig (_int RI 5 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RO 7 0 57(_arch(_uni))))
		(_sig (_int RA_A 6 0 59(_arch(_uni))))
		(_sig (_int RA_B 6 0 61(_arch(_uni))))
		(_sig (_int RA_C 6 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 65(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000044 55 2269          1462041723968 Beh
(_unit VHDL (mram_t 0 5(beh 0 8))
	(_version vd0)
	(_time 1462041723969 2016.04.30 21:42:03)
	(_source (\./../src/Testbences/MRAM_t.vhd\))
	(_parameters dbg tan)
	(_code 999fc89792cecc8fc998dfc2cc9fcd9e9b9f989fcd)
	(_ent
		(_time 1462020928039)
	)
	(_comp
		(MRAM
			(_object
				(_port (_int RW -1 0 11(_ent (_in))))
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int ADDR1 0 0 12(_ent (_in))))
				(_port (_int ADDR2 0 0 12(_ent (_in))))
				(_port (_int ADDRW 0 0 12(_ent (_in))))
				(_port (_int D1OUT 1 0 13(_ent (_out))))
				(_port (_int D2OUT 1 0 13(_ent (_out))))
				(_port (_int DWIN 1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 26(_comp MRAM)
		(_port
			((RW)(rw))
			((CLK)(clk))
			((ADDR1)(addr1))
			((ADDR2)(addr2))
			((ADDRW)(addrW))
			((D1OUT)(d1out))
			((D2OUT)(d2out))
			((DWIN)(dwin))
		)
		(_use (_ent . MRAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rw -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 19(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int addr1 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addr2 2 0 20(_arch(_uni(_string \"000000"\)))))
		(_sig (_int addrw 2 0 21(_arch(_uni(_string \"000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int d1out 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int d2out 3 0 22(_arch(_uni(_string \"00000000"\)))))
		(_sig (_int dwin 3 0 23(_arch(_uni(_string \"00000011"\)))))
		(_cnst (_int CLK_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 37(_prcs (_wait_for)(_trgt(1)))))
			(main(_arch 1 0 45(_prcs (_wait_for)(_trgt(0)(2)(3)(4)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 33686274)
		(33686018 770)
		(33686018 514)
		(50463234 33686018)
	)
	(_model . Beh 2 -1)
)
I 000048 55 3928          1462042331470 Beh_GPR
(_unit VHDL (ctrl1 0 6(beh_gpr 0 37))
	(_version vd0)
	(_time 1462042331471 2016.04.30 21:52:11)
	(_source (\./../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code b5b7e7e0b4e3e3a3e1e7a4efe7b2b1b2b7b3e6b6b4)
	(_ent
		(_time 1462042331462)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14(_array -1 ((_dto i 17 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_clk -1 0 18(_ent(_out))))
		(_port (_int RAM_addr1 0 0 19(_ent(_out))))
		(_port (_int RAM_addr2 0 0 20(_ent(_out))))
		(_port (_int RAM_addrw 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_dwin 2 0 22(_ent(_out))))
		(_port (_int RAM_d1out 2 0 23(_ent(_in))))
		(_port (_int RAM_d2out 2 0 24(_ent(_in))))
		(_port (_int DP_op1 2 0 27(_ent(_out))))
		(_port (_int DP_op2 2 0 28(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int DP_ot 3 0 29(_ent(_out))))
		(_port (_int DP_en -1 0 30(_ent(_out))))
		(_port (_int DP_res 2 0 31(_ent(_in))))
		(_port (_int DP_sbf -1 0 32(_ent(_in))))
		(_port (_int DP_zf -1 0 33(_ent(_in))))
		(_type (_int states 0 38(_enum1 i f d r w a sb h jsb rin lin xin jz (_to i 0 i 12))))
		(_sig (_int nxt_state 4 0 52(_arch(_uni))))
		(_sig (_int cur_state 4 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 54(_array -1 ((_dto i 17 i 0)))))
		(_sig (_int RI 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RO 7 0 58(_arch(_uni))))
		(_sig (_int RA_1 6 0 60(_arch(_uni))))
		(_sig (_int RA_2 6 0 62(_arch(_uni))))
		(_sig (_int RA_W 6 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD_1 8 0 66(_arch(_uni))))
		(_sig (_int RD_2 8 0 68(_arch(_uni))))
		(_sig (_int RD_W 8 0 70(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 73(_prcs (_simple)(_trgt(23))(_sens(22)(0)(1)))))
			(COMB(_arch 1 0 83(_prcs (_simple)(_trgt(22))(_sens(23)(26)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{2~downto~0}~1510)))
		(_var (_ext sortinggpr.SortingGPR.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~158 (1 ~STD_LOGIC_VECTOR{2~downto~0}~158)))
		(_var (_ext sortinggpr.SortingGPR.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (1 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (1 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (1 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_GPR 2 -1)
)
I 000048 55 4400          1462042671659 Beh_GPR
(_unit VHDL (ctrl1 0 6(beh_gpr 0 37))
	(_version vd0)
	(_time 1462042671660 2016.04.30 21:57:51)
	(_source (\./../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 9091c19e94c6c686929b81cac29794979296c39391)
	(_ent
		(_time 1462042331461)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14(_array -1 ((_dto i 17 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_clk -1 0 18(_ent(_out))))
		(_port (_int RAM_addr1 0 0 19(_ent(_out))))
		(_port (_int RAM_addr2 0 0 20(_ent(_out))))
		(_port (_int RAM_addrw 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_dwin 2 0 22(_ent(_out))))
		(_port (_int RAM_d1out 2 0 23(_ent(_in))))
		(_port (_int RAM_d2out 2 0 24(_ent(_in))))
		(_port (_int DP_op1 2 0 27(_ent(_out))))
		(_port (_int DP_op2 2 0 28(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int DP_ot 3 0 29(_ent(_out))))
		(_port (_int DP_en -1 0 30(_ent(_out))))
		(_port (_int DP_res 2 0 31(_ent(_in))))
		(_port (_int DP_sbf -1 0 32(_ent(_in))))
		(_port (_int DP_zf -1 0 33(_ent(_in))))
		(_type (_int states 0 38(_enum1 i f d r w a sb h jsb rin lin xin jz (_to i 0 i 12))))
		(_sig (_int nxt_state 4 0 52(_arch(_uni))))
		(_sig (_int cur_state 4 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 54(_array -1 ((_dto i 17 i 0)))))
		(_sig (_int RI 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RO 7 0 58(_arch(_uni))))
		(_sig (_int RA_1 6 0 60(_arch(_uni))))
		(_sig (_int RA_2 6 0 62(_arch(_uni))))
		(_sig (_int RA_W 6 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD_1 8 0 66(_arch(_uni))))
		(_sig (_int RD_2 8 0 68(_arch(_uni))))
		(_sig (_int RD_W 8 0 70(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 73(_prcs (_simple)(_trgt(23))(_sens(22)(0)(1)))))
			(COMB(_arch 1 0 83(_prcs (_simple)(_trgt(22))(_sens(23)(26)(2)))))
			(PSTOP(_arch 2 0 123(_prcs (_simple)(_trgt(3))(_sens(23)))))
			(PMC(_arch 3 0 133(_prcs (_simple)(_trgt(25))(_sens(23)(0)(1))(_read(25)(27)(20)(21)))))
			(line__148(_arch 4 0 148(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(25)))))
			(PROMREAD(_arch 5 0 151(_prcs (_simple)(_trgt(4))(_sens(22)(23)))))
			(PROMDAT(_arch 6 0 161(_prcs (_simple)(_trgt(24))(_sens(23)(1)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{2~downto~0}~1510)))
		(_var (_ext sortinggpr.SortingGPR.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~158 (1 ~STD_LOGIC_VECTOR{2~downto~0}~158)))
		(_var (_ext sortinggpr.SortingGPR.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (1 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (1 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (1 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Beh_GPR 7 -1)
)
I 000048 55 4400          1462042725237 Beh_GPR
(_unit VHDL (ctrl1 0 6(beh_gpr 0 37))
	(_version vd0)
	(_time 1462042725238 2016.04.30 21:58:45)
	(_source (\./../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code dad88a898f8c8cccd8d1cb8088dddeddd8dc89d9db)
	(_ent
		(_time 1462042331461)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14(_array -1 ((_dto i 17 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_clk -1 0 18(_ent(_out))))
		(_port (_int RAM_addr1 0 0 19(_ent(_out))))
		(_port (_int RAM_addr2 0 0 20(_ent(_out))))
		(_port (_int RAM_addrw 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_dwin 2 0 22(_ent(_out))))
		(_port (_int RAM_d1out 2 0 23(_ent(_in))))
		(_port (_int RAM_d2out 2 0 24(_ent(_in))))
		(_port (_int DP_op1 2 0 27(_ent(_out))))
		(_port (_int DP_op2 2 0 28(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int DP_ot 3 0 29(_ent(_out))))
		(_port (_int DP_en -1 0 30(_ent(_out))))
		(_port (_int DP_res 2 0 31(_ent(_in))))
		(_port (_int DP_sbf -1 0 32(_ent(_in))))
		(_port (_int DP_zf -1 0 33(_ent(_in))))
		(_type (_int states 0 38(_enum1 i f d r w a sb h jsb rin lin xin jz (_to i 0 i 12))))
		(_sig (_int nxt_state 4 0 52(_arch(_uni))))
		(_sig (_int cur_state 4 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 54(_array -1 ((_dto i 17 i 0)))))
		(_sig (_int RI 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RO 7 0 58(_arch(_uni))))
		(_sig (_int RA_1 6 0 60(_arch(_uni))))
		(_sig (_int RA_2 6 0 62(_arch(_uni))))
		(_sig (_int RA_W 6 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD_1 8 0 66(_arch(_uni))))
		(_sig (_int RD_2 8 0 68(_arch(_uni))))
		(_sig (_int RD_W 8 0 70(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 73(_prcs (_simple)(_trgt(23))(_sens(22)(0)(1)))))
			(COMB(_arch 1 0 83(_prcs (_simple)(_trgt(22))(_sens(23)(26)(2)))))
			(PSTOP(_arch 2 0 123(_prcs (_simple)(_trgt(3))(_sens(23)))))
			(PMC(_arch 3 0 133(_prcs (_simple)(_trgt(25))(_sens(23)(0)(1))(_read(25)(27)(20)(21)))))
			(line__148(_arch 4 0 148(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(25)))))
			(PROMREAD(_arch 5 0 151(_prcs (_simple)(_trgt(4))(_sens(22)(23)))))
			(PROMDAT(_arch 6 0 161(_prcs (_simple)(_trgt(24))(_sens(23)(1)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{2~downto~0}~1510)))
		(_var (_ext sortinggpr.SortingGPR.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~158 (1 ~STD_LOGIC_VECTOR{2~downto~0}~158)))
		(_var (_ext sortinggpr.SortingGPR.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (1 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (1 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (1 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Beh_GPR 7 -1)
)
I 000048 55 4400          1462042791551 Beh_GPR
(_unit VHDL (ctrl1 0 6(beh_gpr 0 37))
	(_version vd0)
	(_time 1462042791552 2016.04.30 21:59:51)
	(_source (\./../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code e3e1b6b1e4b5b5f5e1e8f2b9b1e4e7e4e1e5b0e0e2)
	(_ent
		(_time 1462042331461)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14(_array -1 ((_dto i 17 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_clk -1 0 18(_ent(_out))))
		(_port (_int RAM_addr1 0 0 19(_ent(_out))))
		(_port (_int RAM_addr2 0 0 20(_ent(_out))))
		(_port (_int RAM_addrw 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_dwin 2 0 22(_ent(_out))))
		(_port (_int RAM_d1out 2 0 23(_ent(_in))))
		(_port (_int RAM_d2out 2 0 24(_ent(_in))))
		(_port (_int DP_op1 2 0 27(_ent(_out))))
		(_port (_int DP_op2 2 0 28(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int DP_ot 3 0 29(_ent(_out))))
		(_port (_int DP_en -1 0 30(_ent(_out))))
		(_port (_int DP_res 2 0 31(_ent(_in))))
		(_port (_int DP_sbf -1 0 32(_ent(_in))))
		(_port (_int DP_zf -1 0 33(_ent(_in))))
		(_type (_int states 0 38(_enum1 i f d r w a sb h jsb rin lin xin jz (_to i 0 i 12))))
		(_sig (_int nxt_state 4 0 52(_arch(_uni))))
		(_sig (_int cur_state 4 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 54(_array -1 ((_dto i 17 i 0)))))
		(_sig (_int RI 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RO 7 0 58(_arch(_uni))))
		(_sig (_int RA_1 6 0 60(_arch(_uni))))
		(_sig (_int RA_2 6 0 62(_arch(_uni))))
		(_sig (_int RA_W 6 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD_1 8 0 66(_arch(_uni))))
		(_sig (_int RD_2 8 0 68(_arch(_uni))))
		(_sig (_int RD_W 8 0 70(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 73(_prcs (_simple)(_trgt(23))(_sens(22)(0)(1)))))
			(COMB(_arch 1 0 83(_prcs (_simple)(_trgt(22))(_sens(23)(26)(2)))))
			(PSTOP(_arch 2 0 123(_prcs (_simple)(_trgt(3))(_sens(23)))))
			(PMC(_arch 3 0 133(_prcs (_simple)(_trgt(25))(_sens(23)(0)(1))(_read(25)(27)(20)(21)))))
			(line__148(_arch 4 0 148(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(25)))))
			(PROMREAD(_arch 5 0 151(_prcs (_simple)(_trgt(4))(_sens(22)(23)))))
			(PROMDAT(_arch 6 0 161(_prcs (_simple)(_trgt(24))(_sens(23)(1)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{2~downto~0}~1510)))
		(_var (_ext sortinggpr.SortingGPR.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~158 (1 ~STD_LOGIC_VECTOR{2~downto~0}~158)))
		(_var (_ext sortinggpr.SortingGPR.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (1 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (1 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (1 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Beh_GPR 7 -1)
)
V 000048 55 4439          1462043471943 Beh_GPR
(_unit VHDL (mrom 0 6(beh_gpr 0 14))
	(_version vd0)
	(_time 1462043471944 2016.04.30 22:11:11)
	(_source (\./../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code a9fdfcffa2feabbfffacedf2faafffaffdaffdaeab)
	(_ent
		(_time 1462043448360)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~12 0 10(_array -1 ((_dto i 20 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 20 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_cnst (_int ROM 3 0 18(_arch gms(_code 2))))
		(_sig (_int data 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 28(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 4)
		(33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Beh_GPR 3 -1)
)
I 000048 55 5288          1462043941024 Beh_GPR
(_unit VHDL (ctrl1 0 6(beh_gpr 0 37))
	(_version vd0)
	(_time 1462043941025 2016.04.30 22:19:01)
	(_source (\./../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code ffadf5aeada9a9e9f9aeeea5adf8fbf8fdf9acfcfe)
	(_ent
		(_time 1462043927804)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~12 0 14(_array -1 ((_dto i 20 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_clk -1 0 18(_ent(_out))))
		(_port (_int RAM_addr1 0 0 19(_ent(_out))))
		(_port (_int RAM_addr2 0 0 20(_ent(_out))))
		(_port (_int RAM_addrw 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_dwin 2 0 22(_ent(_out))))
		(_port (_int RAM_d1out 2 0 23(_ent(_in))))
		(_port (_int RAM_d2out 2 0 24(_ent(_in))))
		(_port (_int DP_op1 2 0 27(_ent(_out))))
		(_port (_int DP_op2 2 0 28(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int DP_ot 3 0 29(_ent(_out))))
		(_port (_int DP_en -1 0 30(_ent(_out))))
		(_port (_int DP_res 2 0 31(_ent(_in))))
		(_port (_int DP_sbf -1 0 32(_ent(_in))))
		(_port (_int DP_zf -1 0 33(_ent(_in))))
		(_type (_int states 0 38(_enum1 i f d r w a sb h jsb rin lin xin jz (_to i 0 i 12))))
		(_sig (_int nxt_state 4 0 52(_arch(_uni))))
		(_sig (_int cur_state 4 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 54(_array -1 ((_dto i 20 i 0)))))
		(_sig (_int RI 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 56(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RO 7 0 58(_arch(_uni))))
		(_sig (_int RA_1 6 0 60(_arch(_uni))))
		(_sig (_int RA_2 6 0 62(_arch(_uni))))
		(_sig (_int RA_W 6 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD_1 8 0 66(_arch(_uni))))
		(_sig (_int RD_2 8 0 68(_arch(_uni))))
		(_sig (_int RD_W 8 0 70(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 73(_prcs (_simple)(_trgt(23))(_sens(22)(0)(1)))))
			(COMB(_arch 1 0 83(_prcs (_simple)(_trgt(22))(_sens(23)(26)(2)))))
			(PSTOP(_arch 2 0 123(_prcs (_simple)(_trgt(3))(_sens(23)))))
			(PMC(_arch 3 0 133(_prcs (_simple)(_trgt(25))(_sens(23)(0)(1))(_read(25)(27)(20)(21)))))
			(line__148(_arch 4 0 148(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(25)))))
			(PROMREAD(_arch 5 0 151(_prcs (_simple)(_trgt(4))(_sens(22)(23)))))
			(PROMDAT(_arch 6 0 161(_prcs (_simple)(_trgt(24))(_sens(23)(1)(6)))))
			(PRORA(_arch 7 0 171(_prcs (_simple)(_trgt(26)(27)(28)(29))(_sens(22)(24)(1))(_read(30(d_5_0))(31(d_5_0))(32(d_5_0))))))
			(PRAMST(_arch 8 0 190(_prcs (_simple)(_trgt(9)(10)(11))(_sens(27)(28)(29))(_read(23)))))
			(PRAMREAD(_arch 9 0 200(_prcs (_simple)(_trgt(7))(_sens(23)))))
			(PRAMDAR(_arch 10 0 210(_prcs (_simple)(_trgt(30)(31))(_sens(23))(_read(13)(14)))))
			(line__219(_arch 11 0 219(_assignment (_alias((RAM_dwin)(DP_res)))(_trgt(12))(_sens(19)))))
			(line__221(_arch 12 0 221(_assignment (_alias((DP_op1)(RD_1)))(_trgt(15))(_sens(30)))))
			(line__223(_arch 13 0 223(_assignment (_alias((DP_op2)(RD_2)))(_trgt(16))(_sens(31)))))
			(line__225(_arch 14 0 225(_assignment (_alias((DP_ot)(RO)))(_trgt(17))(_sens(26)))))
			(paddsuben(_arch 15 0 227(_prcs (_simple)(_trgt(18))(_sens(23)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{2~downto~0}~1510)))
		(_var (_ext sortinggpr.SortingGPR.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~158 (1 ~STD_LOGIC_VECTOR{2~downto~0}~158)))
		(_var (_ext sortinggpr.SortingGPR.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (1 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (1 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (1 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 2)
		(131586)
		(33686018 514)
		(33686018 514)
		(33686018 514)
	)
	(_model . Beh_GPR 16 -1)
)
V 000048 55 5230          1462044594505 Beh_GPR
(_unit VHDL (ctrl1 0 6(beh_gpr 0 36))
	(_version vd0)
	(_time 1462044594506 2016.04.30 22:29:54)
	(_source (\./../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code acfeadfafbfafabaaafebdf6feaba8abaeaaffafad)
	(_ent
		(_time 1462044594503)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~12 0 14(_array -1 ((_dto i 20 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_addr1 0 0 18(_ent(_out))))
		(_port (_int RAM_addr2 0 0 19(_ent(_out))))
		(_port (_int RAM_addrw 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_dwin 2 0 21(_ent(_out))))
		(_port (_int RAM_d1out 2 0 22(_ent(_in))))
		(_port (_int RAM_d2out 2 0 23(_ent(_in))))
		(_port (_int DP_op1 2 0 26(_ent(_out))))
		(_port (_int DP_op2 2 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28(_array -1 ((_dto i 2 i 0)))))
		(_port (_int DP_ot 3 0 28(_ent(_out))))
		(_port (_int DP_en -1 0 29(_ent(_out))))
		(_port (_int DP_res 2 0 30(_ent(_in))))
		(_port (_int DP_sbf -1 0 31(_ent(_in))))
		(_port (_int DP_zf -1 0 32(_ent(_in))))
		(_type (_int states 0 37(_enum1 i f d r w a sb h jsb rin lin xin jz (_to i 0 i 12))))
		(_sig (_int nxt_state 4 0 51(_arch(_uni))))
		(_sig (_int cur_state 4 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_sig (_int RI 5 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int RO 7 0 57(_arch(_uni))))
		(_sig (_int RA_1 6 0 59(_arch(_uni))))
		(_sig (_int RA_2 6 0 61(_arch(_uni))))
		(_sig (_int RA_W 6 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD_1 8 0 65(_arch(_uni))))
		(_sig (_int RD_2 8 0 67(_arch(_uni))))
		(_sig (_int RD_W 8 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 72(_prcs (_simple)(_trgt(22))(_sens(21)(0)(1)))))
			(COMB(_arch 1 0 82(_prcs (_simple)(_trgt(21))(_sens(22)(25)(2)))))
			(PSTOP(_arch 2 0 122(_prcs (_simple)(_trgt(3))(_sens(22)))))
			(PMC(_arch 3 0 132(_prcs (_simple)(_trgt(24))(_sens(22)(0)(1))(_read(24)(26)(19)(20)))))
			(line__147(_arch 4 0 147(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(24)))))
			(PROMREAD(_arch 5 0 150(_prcs (_simple)(_trgt(4))(_sens(21)(22)))))
			(PROMDAT(_arch 6 0 160(_prcs (_simple)(_trgt(23))(_sens(22)(1)(6)))))
			(PRORA(_arch 7 0 170(_prcs (_simple)(_trgt(25)(26)(27)(28))(_sens(21)(23)(1))(_read(29(d_5_0))(30(d_5_0))))))
			(PRAMST(_arch 8 0 189(_prcs (_simple)(_trgt(8)(9)(10))(_sens(26)(27)(28))(_read(22)))))
			(PRAMREAD(_arch 9 0 199(_prcs (_simple)(_trgt(7))(_sens(22)))))
			(PRAMDAR(_arch 10 0 209(_prcs (_simple)(_trgt(29)(30))(_sens(22))(_read(12)(13)))))
			(line__218(_arch 11 0 218(_assignment (_alias((RAM_dwin)(DP_res)))(_trgt(11))(_sens(18)))))
			(line__220(_arch 12 0 220(_assignment (_alias((DP_op1)(RD_1)))(_trgt(14))(_sens(29)))))
			(line__222(_arch 13 0 222(_assignment (_alias((DP_op2)(RD_2)))(_trgt(15))(_sens(30)))))
			(line__224(_arch 14 0 224(_assignment (_alias((DP_ot)(RO)))(_trgt(16))(_sens(25)))))
			(paddsuben(_arch 15 0 226(_prcs (_simple)(_trgt(17))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~156 (1 ~STD_LOGIC_VECTOR{2~downto~0}~156)))
		(_var (_ext sortinggpr.SortingGPR.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{2~downto~0}~1510)))
		(_var (_ext sortinggpr.SortingGPR.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~158 (1 ~STD_LOGIC_VECTOR{2~downto~0}~158)))
		(_var (_ext sortinggpr.SortingGPR.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~15 (1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var (_ext sortinggpr.SortingGPR.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~152 (1 ~STD_LOGIC_VECTOR{2~downto~0}~152)))
		(_var (_ext sortinggpr.SortingGPR.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortinggpr.SortingGPR.~STD_LOGIC_VECTOR{2~downto~0}~154 (1 ~STD_LOGIC_VECTOR{2~downto~0}~154)))
		(_var (_ext sortinggpr.SortingGPR.OP_XORIN (1 OP_XORIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingGPR))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 2)
		(131586)
		(33686018 514)
		(33686018 514)
		(33686018 514)
	)
	(_model . Beh_GPR 16 -1)
)
