// Seed: 3543540015
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  logic id_5, id_6;
  wire id_7;
  wire [1 : 1] id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wor id_8
);
  wire [1 : ~  -1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
