Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=soc_system_iputf_input --spd=/homes/user/stud/spring25/rlp2153/EmbeddedFinalProject/hardware/Mult.spd --spd=/homes/user/stud/spring25/rlp2153/EmbeddedFinalProject/hardware/AddSub.spd --spd=/homes/user/stud/spring25/rlp2153/EmbeddedFinalProject/hardware/InvSqrt.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  /tools/intel/intelFPGA/21.1/quartus/linux64/
Quartus sim root      :  /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation/modelsim

=======================================================

<<<<<<< HEAD
Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script /tools/intel/intelFPGA/21.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File soc_system_run_msim_rtl_verilog.do already exists - backing up current file as soc_system_run_msim_rtl_verilog.do.bak1
Info: Spawning ModelSim Simulation software 
=======
Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script /home/user/intelFPGA_lite/21.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File soc_system_run_msim_rtl_systemverilog.do already exists - backing up current file as soc_system_run_msim_rtl_systemverilog.do.bak
Info: Spawning Questa Intel FPGA Simulation software 
>>>>>>> 69f2e1d3c1f99fe11b24340b0f929bdd94ebcd8f
Info: NativeLink simulation flow was successful
