
*** Running vivado
    with args -log design_1_noc_tg_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_noc_tg_3_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May  5 14:34:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_noc_tg_3_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.430 ; gain = 141.773 ; free physical = 6720 ; free virtual = 18809
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_3_0
Command: synth_design -top design_1_noc_tg_3_0 -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3430.602 ; gain = 72.875 ; free physical = 293 ; free virtual = 10676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:4]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_syn_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:65]
	Parameter PARAM_SRC_ID bound to: 3 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_AXI_CLK_PERIOD bound to: 3333 - type: integer 
	Parameter C_NOC_MODE bound to: 1 - type: integer 
	Parameter C_NOC_AXI_ADDR_MODE bound to: 1 - type: integer 
	Parameter C_NOC_AXI_RESTRICTION bound to: ON - type: string 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_WID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_RID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_TEST_SELECT bound to: user_defined_pattern - type: string 
	Parameter C_AXI_WRITE_ID_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_ID bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ID_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ID_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ADDR_MODE bound to: AUTO_INCR - type: string 
	Parameter C_AXI_WRITE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WRITE_ADDR_INCR_BY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WRITE_BURST_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_BURST bound to: INCR - type: string 
	Parameter C_AXI_WRITE_LEN_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_LEN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_LEN_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_LEN_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_SIZE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_SIZE bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_SIZE_RAND_MIN bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_SIZE_RAND_MAX bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_CACHE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_CACHE bound to: 2 - type: integer 
	Parameter C_AXI_WDATA_PATTERN bound to: RANDOM_DATA - type: string 
	Parameter C_AXI_WDATA_VALUE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WSTRB_PATTERN bound to: ALL_VALID_STRB - type: string 
	Parameter C_AXI_WRITE_BANDWIDTH bound to: 300 - type: integer 
	Parameter C_AXI_WRITE_BANDWIDTH_TYPE bound to: DEFINED_BW - type: string 
	Parameter C_AXI_WRITE_BW_RAND_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_NO_OF_WR_TRANS bound to: 100 - type: integer 
	Parameter C_AXI_READ_ID_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_ID bound to: 0 - type: integer 
	Parameter C_AXI_READ_ID_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_READ_ID_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_READ_ADDR_MODE bound to: AUTO_INCR - type: string 
	Parameter C_AXI_READ_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_READ_ADDR_INCR_BY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_READ_BURST_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_BURST bound to: INCR - type: string 
	Parameter C_AXI_READ_LEN_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_LEN bound to: 0 - type: integer 
	Parameter C_AXI_READ_LEN_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_READ_LEN_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_READ_SIZE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_SIZE bound to: 1 - type: integer 
	Parameter C_AXI_READ_SIZE_RAND_MIN bound to: 1 - type: integer 
	Parameter C_AXI_READ_SIZE_RAND_MAX bound to: 1 - type: integer 
	Parameter C_AXI_READ_CACHE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_CACHE bound to: 2 - type: integer 
	Parameter C_AXI_READ_BANDWIDTH bound to: 300 - type: integer 
	Parameter C_AXI_READ_BANDWIDTH_TYPE bound to: DEFINED_BW - type: string 
	Parameter C_AXI_READ_BW_RAND_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_NO_OF_RD_TRANS bound to: 100 - type: integer 
	Parameter C_AXI_DATA_INTEGRITY_CHECK bound to: OFF - type: string 
	Parameter USR_DEFINED_PATTERN_CSV bound to: design_1_noc_tg_3_0_pattern.csv - type: string 
	Parameter C_AXI_WRITE_BASEADDR bound to: 64'b0000000000000000000000000100000001000000000000000000000000000000 
	Parameter C_AXI_WRITE_HIGHADDR bound to: 64'b0000000000000000000000000100000001111111111111111111111111111111 
	Parameter C_AXI_READ_BASEADDR bound to: 64'b0000000000000000000000000100000001000000000000000000000000000000 
	Parameter C_AXI_READ_HIGHADDR bound to: 64'b0000000000000000000000000100000001111111111111111111111111111111 
	Parameter C_AXI_WRITE_BASEADDR_SLV bound to: 0x0000004040000000 - type: string 
	Parameter C_AXI_WRITE_HIGHADDR_SLV bound to: 0x000000407FFFFFFF - type: string 
	Parameter C_AXI_SLAVE_DATA_WIDTH bound to: 128 - type: string 
	Parameter C_AXI_4K_BOUNDARY_BEHAV bound to: ADJUST_AND_COMPLETE - type: string 
	Parameter C_AXI_AWREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_WREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_BREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_ARREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_RREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_STALLWAIT_LIMIT bound to: 1024 - type: integer 
	Parameter C_AXI_WBURST_OUTSTANDING_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_RBURST_OUTSTANDING_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_BREADY_GEN_POLICY bound to: ALWAYS_HIGH - type: string 
	Parameter C_AXI_BREADY_BACKPRESSURE_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_BREADY_BACKPRESSURE_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_BREADY_BACKPRESSURE_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_RREADY_GEN_POLICY bound to: ALWAYS_HIGH - type: string 
	Parameter C_AXI_RREADY_BACKPRESSURE_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_RREADY_BACKPRESSURE_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_RREADY_BACKPRESSURE_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_CMD_STARVATION_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_DRAIN_TIME bound to: 200 - type: integer 
	Parameter USR_CSV_PARSER_VERSION bound to: v4.0 - type: string 
	Parameter VIDEO_PATTERN_OPTIONS bound to: 1,1920,1080,30,8,RGB,write,1,0000000000000000,1 - type: string 
	Parameter VIDEO_PATTERN_DELAY_TYPE bound to: DELAY_ROW_BY_ROW - type: string 
	Parameter NO_OF_SLAVE_CONNECTED bound to: 1 - type: integer 
	Parameter SLAVE_DST_ID bound to: dst_id - type: string 
	Parameter SLAVE_ACTIVE_TYPE bound to: SINGLE_SLAVE_ACTIVE - type: string 
	Parameter TEMP_AXI_PMON bound to: OFF - type: string 
	Parameter AXI_PMON_RELATIVE_BW bound to: OFF - type: string 
	Parameter AXI_PMON_RELATIVE_BW_TYPE bound to: RW_PARALLEL - type: string 
	Parameter TRACE_AXI_TG bound to: OFF - type: string 
	Parameter VERBOSITY bound to: VERBOSITY_LOW - type: string 
	Parameter SIM_ERROR_QUIT_CNT bound to: 0 - type: integer 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter SYN_AXI_TYPE bound to: 0 - type: integer 
	Parameter SYN_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter SYN_TG_EN_LATENCY bound to: 0 - type: integer 
	Parameter SYN_TG_DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_CNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter c_sub_core1_name bound to: axi_vip_v1_0 - type: string 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
	Parameter BUFGCE_DIVIDE bound to: 4 - type: integer 
	Parameter SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_csvsptg_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_csvsptg_top.sv:97]
	Parameter BRAM_INST_FILE bound to: design_1_noc_tg_3_0.mem - type: string 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter AXI_TYPE bound to: 0 - type: integer 
	Parameter AXID_WIDTH bound to: 1 - type: integer 
	Parameter LATENCY_EN bound to: 0 - type: integer 
	Parameter DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_COUNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter MEM_TG_MODE_EN bound to: 0 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_tg_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:97]
	Parameter BRAM_INST_FILE bound to: design_1_noc_tg_3_0.mem - type: string 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter AXI_TYPE bound to: 0 - type: integer 
	Parameter AXID_WIDTH bound to: 1 - type: integer 
	Parameter AXADDR_WIDTH bound to: 48 - type: integer 
	Parameter WR_CH_EN bound to: 1 - type: integer 
	Parameter RD_CH_EN bound to: 1 - type: integer 
	Parameter EN_4T_LOGIC bound to: 0 - type: integer 
	Parameter ENABLE_OUTSTAND_RESP_LIMIT bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter LATENCY_EN bound to: 0 - type: integer 
	Parameter EN_MSB4BIT_MASK bound to: 0 - type: integer 
	Parameter TOTAL_NO_OF_OUTSTANDING_RESP bound to: 4096 - type: integer 
	Parameter DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_INFO_COUNT bound to: 255 - type: integer 
	Parameter DI_ERR_COUNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH bound to: 28 - type: integer 
	Parameter BUSER_WIDTH bound to: 16 - type: integer 
	Parameter WRUSER_WIDTH bound to: 16 - type: integer 
	Parameter AXI_STREAM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_STREAM_ID_WIDTH bound to: 4 - type: integer 
	Parameter MEM_INIT_EN bound to: 0 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter MEM_TG_MODE_EN bound to: 0 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter RESERVED_USER_BITS bound to: 6 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_DATA_PARITY_BITS bound to: 32 - type: integer 
	Parameter NO_OF_ADDR_PARITY_BITS bound to: 6 - type: integer 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter NO_OF_DQ_PER_DQS bound to: 32 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter TG_PATTERN_MODE_LINEAR_DATA_SEED bound to: 0 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'mem_addr' does not match port width (9) of module 'mem_strobe_gen' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:761]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-3876] $readmem data file 'design_1_noc_tg_3_0.mem' is read successfully [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1201]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
WARNING: [Synth 8-7071] port 'vio_bram_num_inst' of module 'axi_inst_core' is unconnected for instance 'u_axi_inst_core' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:771]
WARNING: [Synth 8-7023] instance 'u_axi_inst_core' of module 'axi_inst_core' has 37 connections declared, but only 36 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:771]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_en' does not match port width (48) of module 'axi_wrch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:905]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_val' does not match port width (48) of module 'axi_wrch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:906]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_en' does not match port width (48) of module 'axi_rdch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1063]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_val' does not match port width (48) of module 'axi_rdch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1064]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_axi_register_slice_wronly' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/synth/design_1_noc_tg_3_0_axi_register_slice_wronly.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized3' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized3' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_axi_register_slice_wronly' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/synth/design_1_noc_tg_3_0_axi_register_slice_wronly.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_axi4_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/synth/design_1_noc_tg_3_0_axi4_register_slice.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized4' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized4' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized5' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized5' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_axi4_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/synth/design_1_noc_tg_3_0_axi4_register_slice.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:80]
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXADDR_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_vio' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/synth/design_1_noc_tg_3_0_vio.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_stub_v1_0_1_axis_dbg_stub' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_stub_v1_0_1_axis_dbg_stub' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_vio' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/synth/design_1_noc_tg_3_0_vio.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_reg_space' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:80]
WARNING: [Synth 8-689] width (2) of port connection 'rresp' does not match port width (1) of module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1877]
WARNING: [Synth 8-689] width (2) of port connection 'bresp' does not match port width (1) of module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1885]
WARNING: [Synth 8-7071] port 'di_err_addr' of module 'design_1_noc_tg_3_0_reg_space' is unconnected for instance 'u_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1832]
WARNING: [Synth 8-7023] instance 'u_reg_space' of module 'design_1_noc_tg_3_0_reg_space' has 85 connections declared, but only 84 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1832]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_tg_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_csvsptg_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_csvsptg_top.sv:97]
WARNING: [Synth 8-7071] port 'tready' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tvalid' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tdata' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tlast' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tstrb' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tkeep' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tid' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tdest' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tuser' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'wdest_id' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'rdest_id' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'div2_clk' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7023] instance 'u_top_axi_mst' of module 'design_1_noc_tg_3_0_csvsptg_top' has 71 connections declared, but only 59 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_syn_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:65]
WARNING: [Synth 8-7071] port 'axi_wid' of module 'design_1_noc_tg_3_0_syn_top' is unconnected for instance 'inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:236]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_noc_tg_3_0_syn_top' has 52 connections declared, but only 51 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:236]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:4]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_vio_status_monitor.u_vio_status_monitor'. This will prevent further optimization [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:1013]
WARNING: [Synth 8-6014] Unused sequential element rcvd_byte_vio_aclk_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:814]
WARNING: [Synth 8-6014] Unused sequential element exp_byte_vio_aclk_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:817]
WARNING: [Synth 8-6014] Unused sequential element wren_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:831]
WARNING: [Synth 8-6014] Unused sequential element reg_rden_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:834]
WARNING: [Synth 8-6014] Unused sequential element rden_pulse_lw_ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:844]
WARNING: [Synth 8-6014] Unused sequential element tg_done_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:883]
WARNING: [Synth 8-6014] Unused sequential element sel_st_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:838]
WARNING: [Synth 8-3848] Net tvalid in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:195]
WARNING: [Synth 8-3848] Net tdata in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:196]
WARNING: [Synth 8-3848] Net tlast in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:197]
WARNING: [Synth 8-3848] Net tstrb in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:198]
WARNING: [Synth 8-3848] Net tkeep in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:199]
WARNING: [Synth 8-3848] Net tid in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:200]
WARNING: [Synth 8-3848] Net tdest in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:201]
WARNING: [Synth 8-3848] Net tuser in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:203]
WARNING: [Synth 8-3848] Net reg_cfg_addr_mask_en in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:367]
WARNING: [Synth 8-3848] Net reg_cfg_addr_mask_val in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:368]
WARNING: [Synth 8-3848] Net mem_dvd_en in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:363]
WARNING: [Synth 8-3848] Net wr_num_bytes in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:369]
WARNING: [Synth 8-3848] Net rd_num_bytes in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:370]
WARNING: [Synth 8-3848] Net di_received_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:441]
WARNING: [Synth 8-3848] Net di_expected_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:440]
WARNING: [Synth 8-3848] Net rreq_fifo_overflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:381]
WARNING: [Synth 8-3848] Net rreq_fifo_underflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:382]
WARNING: [Synth 8-3848] Net wreq_fifo_overflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:391]
WARNING: [Synth 8-3848] Net wreq_fifo_underflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:392]
WARNING: [Synth 8-3848] Net first_rd_wr_err_detect_info in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:565]
WARNING: [Synth 8-3848] Net first_err_axi_id in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:568]
WARNING: [Synth 8-3848] Net first_err_received_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:567]
WARNING: [Synth 8-7129] Port rid[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[1] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[15] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[14] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[13] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[12] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[11] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[10] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[9] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[8] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[7] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[6] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[5] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[4] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[3] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[2] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[1] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[255] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[254] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[253] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[252] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[251] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[250] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[249] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[248] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[247] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[246] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[245] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[244] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[243] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[242] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[241] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[240] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[239] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[238] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[237] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[236] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[235] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[234] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[233] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[232] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[231] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[230] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[229] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[228] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[227] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[226] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[225] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[224] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[223] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[222] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[221] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[220] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[219] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[218] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[217] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[216] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[215] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[214] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[213] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[212] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[211] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[210] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[209] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[208] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[207] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[206] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[205] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[204] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[203] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[202] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[201] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[200] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[199] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[198] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[197] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[196] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[195] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[194] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[193] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[192] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[191] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[190] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[189] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[188] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[187] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[186] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[185] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[184] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[183] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[182] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[181] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[180] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[179] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[178] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[177] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[176] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[175] in module axi_rd_wr_err_detect is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3663.539 ; gain = 305.812 ; free physical = 163 ; free virtual = 9756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3663.539 ; gain = 305.812 ; free physical = 163 ; free virtual = 9757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3663.539 ; gain = 305.812 ; free physical = 163 ; free virtual = 9757
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3671.539 ; gain = 0.000 ; free physical = 187 ; free virtual = 9649
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/par/design_1_noc_tg_3_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/par/design_1_noc_tg_3_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/design_1_noc_tg_3_0_axi4_register_slice_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/design_1_noc_tg_3_0_axi4_register_slice_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4050.961 ; gain = 0.000 ; free physical = 175 ; free virtual = 8449
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:03:17 . Memory (MB): peak = 4068.820 ; gain = 711.094 ; free physical = 138 ; free virtual = 283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S

*** Running vivado
    with args -log design_1_noc_tg_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_noc_tg_3_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May  5 14:53:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_noc_tg_3_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1501.977 ; gain = 76.805 ; free physical = 6577 ; free virtual = 43245
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_3_0
Command: synth_design -top design_1_noc_tg_3_0 -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5553
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3431.102 ; gain = 71.875 ; free physical = 316 ; free virtual = 35093
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:4]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_syn_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:65]
	Parameter PARAM_SRC_ID bound to: 3 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_AXI_CLK_PERIOD bound to: 3333 - type: integer 
	Parameter C_NOC_MODE bound to: 1 - type: integer 
	Parameter C_NOC_AXI_ADDR_MODE bound to: 1 - type: integer 
	Parameter C_NOC_AXI_RESTRICTION bound to: ON - type: string 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_WID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_RID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_TEST_SELECT bound to: user_defined_pattern - type: string 
	Parameter C_AXI_WRITE_ID_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_ID bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ID_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ID_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ADDR_MODE bound to: AUTO_INCR - type: string 
	Parameter C_AXI_WRITE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WRITE_ADDR_INCR_BY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WRITE_BURST_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_BURST bound to: INCR - type: string 
	Parameter C_AXI_WRITE_LEN_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_LEN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_LEN_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_LEN_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_SIZE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_SIZE bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_SIZE_RAND_MIN bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_SIZE_RAND_MAX bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_CACHE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_CACHE bound to: 2 - type: integer 
	Parameter C_AXI_WDATA_PATTERN bound to: RANDOM_DATA - type: string 
	Parameter C_AXI_WDATA_VALUE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WSTRB_PATTERN bound to: ALL_VALID_STRB - type: string 
	Parameter C_AXI_WRITE_BANDWIDTH bound to: 300 - type: integer 
	Parameter C_AXI_WRITE_BANDWIDTH_TYPE bound to: DEFINED_BW - type: string 
	Parameter C_AXI_WRITE_BW_RAND_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_NO_OF_WR_TRANS bound to: 100 - type: integer 
	Parameter C_AXI_READ_ID_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_ID bound to: 0 - type: integer 
	Parameter C_AXI_READ_ID_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_READ_ID_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_READ_ADDR_MODE bound to: AUTO_INCR - type: string 
	Parameter C_AXI_READ_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_READ_ADDR_INCR_BY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_READ_BURST_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_BURST bound to: INCR - type: string 
	Parameter C_AXI_READ_LEN_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_LEN bound to: 0 - type: integer 
	Parameter C_AXI_READ_LEN_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_READ_LEN_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_READ_SIZE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_SIZE bound to: 1 - type: integer 
	Parameter C_AXI_READ_SIZE_RAND_MIN bound to: 1 - type: integer 
	Parameter C_AXI_READ_SIZE_RAND_MAX bound to: 1 - type: integer 
	Parameter C_AXI_READ_CACHE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_CACHE bound to: 2 - type: integer 
	Parameter C_AXI_READ_BANDWIDTH bound to: 300 - type: integer 
	Parameter C_AXI_READ_BANDWIDTH_TYPE bound to: DEFINED_BW - type: string 
	Parameter C_AXI_READ_BW_RAND_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_NO_OF_RD_TRANS bound to: 100 - type: integer 
	Parameter C_AXI_DATA_INTEGRITY_CHECK bound to: OFF - type: string 
	Parameter USR_DEFINED_PATTERN_CSV bound to: design_1_noc_tg_3_0_pattern.csv - type: string 
	Parameter C_AXI_WRITE_BASEADDR bound to: 64'b0000000000000000000000000100000001000000000000000000000000000000 
	Parameter C_AXI_WRITE_HIGHADDR bound to: 64'b0000000000000000000000000100000001111111111111111111111111111111 
	Parameter C_AXI_READ_BASEADDR bound to: 64'b0000000000000000000000000100000001000000000000000000000000000000 
	Parameter C_AXI_READ_HIGHADDR bound to: 64'b0000000000000000000000000100000001111111111111111111111111111111 
	Parameter C_AXI_WRITE_BASEADDR_SLV bound to: 0x0000004040000000 - type: string 
	Parameter C_AXI_WRITE_HIGHADDR_SLV bound to: 0x000000407FFFFFFF - type: string 
	Parameter C_AXI_SLAVE_DATA_WIDTH bound to: 128 - type: string 
	Parameter C_AXI_4K_BOUNDARY_BEHAV bound to: ADJUST_AND_COMPLETE - type: string 
	Parameter C_AXI_AWREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_WREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_BREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_ARREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_RREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_STALLWAIT_LIMIT bound to: 1024 - type: integer 
	Parameter C_AXI_WBURST_OUTSTANDING_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_RBURST_OUTSTANDING_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_BREADY_GEN_POLICY bound to: ALWAYS_HIGH - type: string 
	Parameter C_AXI_BREADY_BACKPRESSURE_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_BREADY_BACKPRESSURE_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_BREADY_BACKPRESSURE_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_RREADY_GEN_POLICY bound to: ALWAYS_HIGH - type: string 
	Parameter C_AXI_RREADY_BACKPRESSURE_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_RREADY_BACKPRESSURE_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_RREADY_BACKPRESSURE_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_CMD_STARVATION_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_DRAIN_TIME bound to: 200 - type: integer 
	Parameter USR_CSV_PARSER_VERSION bound to: v4.0 - type: string 
	Parameter VIDEO_PATTERN_OPTIONS bound to: 1,1920,1080,30,8,RGB,write,1,0000000000000000,1 - type: string 
	Parameter VIDEO_PATTERN_DELAY_TYPE bound to: DELAY_ROW_BY_ROW - type: string 
	Parameter NO_OF_SLAVE_CONNECTED bound to: 1 - type: integer 
	Parameter SLAVE_DST_ID bound to: dst_id - type: string 
	Parameter SLAVE_ACTIVE_TYPE bound to: SINGLE_SLAVE_ACTIVE - type: string 
	Parameter TEMP_AXI_PMON bound to: OFF - type: string 
	Parameter AXI_PMON_RELATIVE_BW bound to: OFF - type: string 
	Parameter AXI_PMON_RELATIVE_BW_TYPE bound to: RW_PARALLEL - type: string 
	Parameter TRACE_AXI_TG bound to: OFF - type: string 
	Parameter VERBOSITY bound to: VERBOSITY_LOW - type: string 
	Parameter SIM_ERROR_QUIT_CNT bound to: 0 - type: integer 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter SYN_AXI_TYPE bound to: 0 - type: integer 
	Parameter SYN_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter SYN_TG_EN_LATENCY bound to: 0 - type: integer 
	Parameter SYN_TG_DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_CNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter c_sub_core1_name bound to: axi_vip_v1_0 - type: string 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
	Parameter BUFGCE_DIVIDE bound to: 4 - type: integer 
	Parameter SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_csvsptg_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_csvsptg_top.sv:97]
	Parameter BRAM_INST_FILE bound to: design_1_noc_tg_3_0.mem - type: string 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter AXI_TYPE bound to: 0 - type: integer 
	Parameter AXID_WIDTH bound to: 1 - type: integer 
	Parameter LATENCY_EN bound to: 0 - type: integer 
	Parameter DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_COUNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter MEM_TG_MODE_EN bound to: 0 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_tg_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:97]
	Parameter BRAM_INST_FILE bound to: design_1_noc_tg_3_0.mem - type: string 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter AXI_TYPE bound to: 0 - type: integer 
	Parameter AXID_WIDTH bound to: 1 - type: integer 
	Parameter AXADDR_WIDTH bound to: 48 - type: integer 
	Parameter WR_CH_EN bound to: 1 - type: integer 
	Parameter RD_CH_EN bound to: 1 - type: integer 
	Parameter EN_4T_LOGIC bound to: 0 - type: integer 
	Parameter ENABLE_OUTSTAND_RESP_LIMIT bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter LATENCY_EN bound to: 0 - type: integer 
	Parameter EN_MSB4BIT_MASK bound to: 0 - type: integer 
	Parameter TOTAL_NO_OF_OUTSTANDING_RESP bound to: 4096 - type: integer 
	Parameter DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_INFO_COUNT bound to: 255 - type: integer 
	Parameter DI_ERR_COUNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH bound to: 28 - type: integer 
	Parameter BUSER_WIDTH bound to: 16 - type: integer 
	Parameter WRUSER_WIDTH bound to: 16 - type: integer 
	Parameter AXI_STREAM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_STREAM_ID_WIDTH bound to: 4 - type: integer 
	Parameter MEM_INIT_EN bound to: 0 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter MEM_TG_MODE_EN bound to: 0 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter RESERVED_USER_BITS bound to: 6 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_DATA_PARITY_BITS bound to: 32 - type: integer 
	Parameter NO_OF_ADDR_PARITY_BITS bound to: 6 - type: integer 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter NO_OF_DQ_PER_DQS bound to: 32 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter TG_PATTERN_MODE_LINEAR_DATA_SEED bound to: 0 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'mem_addr' does not match port width (9) of module 'mem_strobe_gen' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:761]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-3876] $readmem data file 'design_1_noc_tg_3_0.mem' is read successfully [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1201]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
WARNING: [Synth 8-7071] port 'vio_bram_num_inst' of module 'axi_inst_core' is unconnected for instance 'u_axi_inst_core' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:771]
WARNING: [Synth 8-7023] instance 'u_axi_inst_core' of module 'axi_inst_core' has 37 connections declared, but only 36 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:771]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_en' does not match port width (48) of module 'axi_wrch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:905]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_val' does not match port width (48) of module 'axi_wrch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:906]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_en' does not match port width (48) of module 'axi_rdch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1063]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_val' does not match port width (48) of module 'axi_rdch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1064]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_axi_register_slice_wronly' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/synth/design_1_noc_tg_3_0_axi_register_slice_wronly.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized3' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized3' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_axi_register_slice_wronly' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/synth/design_1_noc_tg_3_0_axi_register_slice_wronly.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_axi4_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/synth/design_1_noc_tg_3_0_axi4_register_slice.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized4' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized4' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized5' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized5' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_axi4_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/synth/design_1_noc_tg_3_0_axi4_register_slice.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:80]
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXADDR_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_vio' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/synth/design_1_noc_tg_3_0_vio.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_stub_v1_0_1_axis_dbg_stub' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_stub_v1_0_1_axis_dbg_stub' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_vio' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/synth/design_1_noc_tg_3_0_vio.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_reg_space' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:80]
WARNING: [Synth 8-689] width (2) of port connection 'rresp' does not match port width (1) of module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1877]
WARNING: [Synth 8-689] width (2) of port connection 'bresp' does not match port width (1) of module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1885]
WARNING: [Synth 8-7071] port 'di_err_addr' of module 'design_1_noc_tg_3_0_reg_space' is unconnected for instance 'u_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1832]
WARNING: [Synth 8-7023] instance 'u_reg_space' of module 'design_1_noc_tg_3_0_reg_space' has 85 connections declared, but only 84 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1832]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_tg_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_csvsptg_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_csvsptg_top.sv:97]
WARNING: [Synth 8-7071] port 'tready' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tvalid' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tdata' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tlast' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tstrb' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tkeep' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tid' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tdest' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tuser' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'wdest_id' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'rdest_id' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'div2_clk' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7023] instance 'u_top_axi_mst' of module 'design_1_noc_tg_3_0_csvsptg_top' has 71 connections declared, but only 59 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_syn_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:65]
WARNING: [Synth 8-7071] port 'axi_wid' of module 'design_1_noc_tg_3_0_syn_top' is unconnected for instance 'inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:236]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_noc_tg_3_0_syn_top' has 52 connections declared, but only 51 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:236]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:4]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_vio_status_monitor.u_vio_status_monitor'. This will prevent further optimization [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:1013]
WARNING: [Synth 8-6014] Unused sequential element rcvd_byte_vio_aclk_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:814]
WARNING: [Synth 8-6014] Unused sequential element exp_byte_vio_aclk_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:817]
WARNING: [Synth 8-6014] Unused sequential element wren_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:831]
WARNING: [Synth 8-6014] Unused sequential element reg_rden_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:834]
WARNING: [Synth 8-6014] Unused sequential element rden_pulse_lw_ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:844]
WARNING: [Synth 8-6014] Unused sequential element tg_done_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:883]
WARNING: [Synth 8-6014] Unused sequential element sel_st_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:838]
WARNING: [Synth 8-3848] Net tvalid in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:195]
WARNING: [Synth 8-3848] Net tdata in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:196]
WARNING: [Synth 8-3848] Net tlast in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:197]
WARNING: [Synth 8-3848] Net tstrb in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:198]
WARNING: [Synth 8-3848] Net tkeep in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:199]
WARNING: [Synth 8-3848] Net tid in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:200]
WARNING: [Synth 8-3848] Net tdest in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:201]
WARNING: [Synth 8-3848] Net tuser in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:203]
WARNING: [Synth 8-3848] Net reg_cfg_addr_mask_en in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:367]
WARNING: [Synth 8-3848] Net reg_cfg_addr_mask_val in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:368]
WARNING: [Synth 8-3848] Net mem_dvd_en in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:363]
WARNING: [Synth 8-3848] Net wr_num_bytes in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:369]
WARNING: [Synth 8-3848] Net rd_num_bytes in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:370]
WARNING: [Synth 8-3848] Net di_received_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:441]
WARNING: [Synth 8-3848] Net di_expected_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:440]
WARNING: [Synth 8-3848] Net rreq_fifo_overflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:381]
WARNING: [Synth 8-3848] Net rreq_fifo_underflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:382]
WARNING: [Synth 8-3848] Net wreq_fifo_overflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:391]
WARNING: [Synth 8-3848] Net wreq_fifo_underflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:392]
WARNING: [Synth 8-3848] Net first_rd_wr_err_detect_info in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:565]
WARNING: [Synth 8-3848] Net first_err_axi_id in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:568]
WARNING: [Synth 8-3848] Net first_err_received_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:567]
WARNING: [Synth 8-7129] Port rid[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[1] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[15] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[14] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[13] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[12] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[11] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[10] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[9] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[8] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[7] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[6] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[5] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[4] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[3] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[2] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[1] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[255] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[254] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[253] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[252] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[251] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[250] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[249] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[248] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[247] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[246] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[245] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[244] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[243] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[242] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[241] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[240] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[239] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[238] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[237] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[236] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[235] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[234] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[233] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[232] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[231] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[230] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[229] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[228] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[227] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[226] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[225] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[224] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[223] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[222] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[221] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[220] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[219] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[218] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[217] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[216] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[215] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[214] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[213] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[212] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[211] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[210] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[209] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[208] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[207] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[206] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[205] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[204] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[203] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[202] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[201] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[200] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[199] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[198] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[197] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[196] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[195] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[194] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[193] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[192] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[191] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[190] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[189] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[188] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[187] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[186] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[185] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[184] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[183] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[182] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[181] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[180] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[179] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[178] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[177] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[176] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[175] in module axi_rd_wr_err_detect is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3655.039 ; gain = 295.812 ; free physical = 158 ; free virtual = 34166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3655.039 ; gain = 295.812 ; free physical = 157 ; free virtual = 34166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3655.039 ; gain = 295.812 ; free physical = 157 ; free virtual = 34166
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3663.039 ; gain = 0.000 ; free physical = 193 ; free virtual = 33985
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/par/design_1_noc_tg_3_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/par/design_1_noc_tg_3_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/design_1_noc_tg_3_0_axi4_register_slice_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/design_1_noc_tg_3_0_axi4_register_slice_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4051.430 ; gain = 0.000 ; free physical = 164 ; free virtual = 32985
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:02:31 . Memory (MB): peak = 4066.320 ; gain = 707.094 ; free physical = 185 ; free virtual = 20092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:02:31 . Memory (MB): peak = 4070.406 ; gain = 711.180 ; free physical = 185 ; free virtual = 20094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0 /inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1 /inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi4_reg_slice /inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 30).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi4_reg_slice . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/reset_sync_inst/\genblk1.xpm_cdc_async_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/\G_PROBE_OUT[0].probe_out_all_sync /\genblk1_0.xpm_cdc_handshake_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/\G_PROBE_OUT[0].probe_out_all_sync /\genblk1_0.xpm_cdc_handshake_inst /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/\G_PROBE_OUT[0].probe_out_all_sync /\genblk1_0.xpm_cdc_handshake_inst /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/commit_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/u_clk_status/des_flag_0_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/u_clk_status/axis_flag_0_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:02:32 . Memory (MB): peak = 4074.320 ; gain = 715.094 ; free physical = 159 ; free virtual = 20108
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_vio_v1_0_12_reg_array'
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_vio_v1_0_12_reg_array__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_vio_v1_0_12_reg_array__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_vio_v1_0_12_reg_array__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_valid_reg' in module 'axis_vio_v1_0_12_valid_last_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_last_reg' in module 'axis_vio_v1_0_12_valid_last_gen'
INFO: [Synth 8-802] inferred FSM for state register 'pack_exec_state_reg' in module 'axis_vio_v1_0_12_vio'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axis_vio_v1_0_12_vio'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_rd_wr_err_detect'
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_ADDR |                              001 |                               00
                INC_ADDR |                              010 |                               01
             DELAY_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_reg_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_ADDR |                              001 |                               00
                INC_ADDR |                              010 |                               01
             DELAY_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_reg_array__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               LOAD_ADDR |                              001 |                               00
               LOAD_ADDR |                              001 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_reg_array__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_ADDR |                              001 |                               00
                INC_ADDR |                              010 |                               01
             DELAY_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_reg_array__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                LOAD_CNT |                               01 |                               01
                 INC_CNT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_valid_reg' in module 'axis_vio_v1_0_12_valid_last_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LOAD_CNT |                               00 |                               01
                 INC_CNT |                               01 |                               10
                WAIT_CNT |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_last_reg' using encoding 'sequential' in module 'axis_vio_v1_0_12_valid_last_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                     000000000001 |                             0000
             PACK_DECODE |                     000000000010 |                             0001
              TD_RD_ADDR |                     000000000100 |                             1001
            TD_BURST_LEN |                     000000001000 |                             1010
               READ_ADDR |                     000000010000 |                             0100
                READ_LEN |                     000000100000 |                             0101
                    READ |                     000001000000 |                             0011
              WRITE_ADDR |                     000010000000 |                             0111
               WRITE_LEN |                     000100000000 |                             1000
                   WRITE |                     001000000000 |                             0110
              WRITE_TEMP |                     010000000000 |                             1011
            WRITE_TEMP_1 |                     100000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pack_exec_state_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_vio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axis_vio_v1_0_12_vio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FOR_TG_DONE |                              000 |                              000
      LATCH_ERROR_PARAMS |                              001 |                              001
           INITIATE_READ |                              010 |                              010
      READ_DATA_LATCHING |                              011 |                              011
     CHECK_FOR_RD_WR_ERR |                              100 |                              100
        DECIDE_WR_RD_ERR |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_rd_wr_err_detect'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:04:07 . Memory (MB): peak = 4078.410 ; gain = 719.184 ; free physical = 151 ; free virtual = 9873
---------------------------------------------------------------------------------
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
# Minor page faults: 936842 Major page faults: 28887
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 937740 Major page faults: 29193
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 940211 Major page faults: 30076
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   49 Bit       Adders := 10    
	   2 Input   48 Bit       Adders := 14    
	   3 Input   48 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 13    
	   2 Input   17 Bit       Adders := 12    
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 23    
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 6     
+---XORs : 
	   5 Input      8 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 32    
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	              512 Bit    Registers := 5     
	              416 Bit    Registers := 3     
	              364 Bit    Registers := 7     
	              305 Bit    Registers := 4     
	              276 Bit    Registers := 2     
	              256 Bit    Registers := 11    
	              224 Bit    Registers := 1     
	              192 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	              106 Bit    Registers := 8     
	               96 Bit    Registers := 1     
	               78 Bit    Registers := 64    
	               70 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               49 Bit    Registers := 33    
	               48 Bit    Registers := 58    
	               32 Bit    Registers := 79    
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 31    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 519   
+---RAMs : 
	             208K Bit	(512 X 416 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 34    
	   3 Input  512 Bit        Muxes := 1     
	   2 Input  416 Bit        Muxes := 48    
	   2 Input  305 Bit        Muxes := 2     
	   2 Input  276 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  106 Bit        Muxes := 8     
	   2 Input   78 Bit        Muxes := 40    
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 14    
	   2 Input   48 Bit        Muxes := 42    
	   6 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 40    
	   3 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 3     
	  12 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 6     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 8     
	   3 Input   17 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 13    
	   2 Input   12 Bit        Muxes := 28    
	  12 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 15    
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	   3 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 21    
	   2 Input    3 Bit        Muxes := 31    
	   3 Input    3 Bit        Muxes := 11    
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 26    
	   4 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 189   
	   3 Input    1 Bit        Muxes := 34    
	   4 Input    1 Bit        Muxes := 11    
	  12 Input    1 Bit        Muxes := 9     
	  14 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[31] )
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[256]' (FDRE) to 'last_rdata_rcvd_ff_reg[480]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[256]' (FDRE) to 'last_rdata_rcvd_stab_reg[480]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[480]' (FDRE) to 'last_rdata_rcvd_ff_reg[448]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[480]' (FDRE) to 'last_rdata_rcvd_stab_reg[448]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[448]' (FDRE) to 'last_rdata_rcvd_ff_reg[416]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[448]' (FDRE) to 'last_rdata_rcvd_stab_reg[416]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[416]' (FDRE) to 'last_rdata_rcvd_ff_reg[384]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[416]' (FDRE) to 'last_rdata_rcvd_stab_reg[384]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[384]' (FDRE) to 'last_rdata_rcvd_ff_reg[352]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[384]' (FDRE) to 'last_rdata_rcvd_stab_reg[352]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[352]' (FDRE) to 'last_rdata_rcvd_ff_reg[320]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[352]' (FDRE) to 'last_rdata_rcvd_stab_reg[320]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[320]' (FDRE) to 'last_rdata_rcvd_ff_reg[288]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[320]' (FDRE) to 'last_rdata_rcvd_stab_reg[288]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[288]' (FDRE) to 'last_rdata_rcvd_ff_reg[257]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[288]' (FDRE) to 'last_rdata_rcvd_stab_reg[257]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[257]' (FDRE) to 'last_rdata_rcvd_ff_reg[481]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[257]' (FDRE) to 'last_rdata_rcvd_stab_reg[481]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[481]' (FDRE) to 'last_rdata_rcvd_ff_reg[449]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[481]' (FDRE) to 'last_rdata_rcvd_stab_reg[449]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[449]' (FDRE) to 'last_rdata_rcvd_ff_reg[417]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[449]' (FDRE) to 'last_rdata_rcvd_stab_reg[417]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[417]' (FDRE) to 'last_rdata_rcvd_ff_reg[385]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[417]' (FDRE) to 'last_rdata_rcvd_stab_reg[385]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[385]' (FDRE) to 'last_rdata_rcvd_ff_reg[353]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[385]' (FDRE) to 'last_rdata_rcvd_stab_reg[353]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[353]' (FDRE) to 'last_rdata_rcvd_ff_reg[321]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[353]' (FDRE) to 'last_rdata_rcvd_stab_reg[321]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[321]' (FDRE) to 'last_rdata_rcvd_ff_reg[289]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[321]' (FDRE) to 'last_rdata_rcvd_stab_reg[289]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[289]' (FDRE) to 'last_rdata_rcvd_ff_reg[258]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[289]' (FDRE) to 'last_rdata_rcvd_stab_reg[258]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[258]' (FDRE) to 'last_rdata_rcvd_ff_reg[482]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[258]' (FDRE) to 'last_rdata_rcvd_stab_reg[482]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[482]' (FDRE) to 'last_rdata_rcvd_ff_reg[450]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[482]' (FDRE) to 'last_rdata_rcvd_stab_reg[450]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[450]' (FDRE) to 'last_rdata_rcvd_ff_reg[418]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[450]' (FDRE) to 'last_rdata_rcvd_stab_reg[418]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[418]' (FDRE) to 'last_rdata_rcvd_ff_reg[386]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[418]' (FDRE) to 'last_rdata_rcvd_stab_reg[386]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[386]' (FDRE) to 'last_rdata_rcvd_ff_reg[354]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[386]' (FDRE) to 'last_rdata_rcvd_stab_reg[354]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[354]' (FDRE) to 'last_rdata_rcvd_ff_reg[322]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[354]' (FDRE) to 'last_rdata_rcvd_stab_reg[322]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[322]' (FDRE) to 'last_rdata_rcvd_ff_reg[290]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[322]' (FDRE) to 'last_rdata_rcvd_stab_reg[290]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[290]' (FDRE) to 'last_rdata_rcvd_ff_reg[259]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[290]' (FDRE) to 'last_rdata_rcvd_stab_reg[259]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[259]' (FDRE) to 'last_rdata_rcvd_ff_reg[483]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[259]' (FDRE) to 'last_rdata_rcvd_stab_reg[483]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[483]' (FDRE) to 'last_rdata_rcvd_ff_reg[451]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[483]' (FDRE) to 'last_rdata_rcvd_stab_reg[451]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[451]' (FDRE) to 'last_rdata_rcvd_ff_reg[419]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[451]' (FDRE) to 'last_rdata_rcvd_stab_reg[419]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[419]' (FDRE) to 'last_rdata_rcvd_ff_reg[387]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[419]' (FDRE) to 'last_rdata_rcvd_stab_reg[387]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[387]' (FDRE) to 'last_rdata_rcvd_ff_reg[355]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[387]' (FDRE) to 'last_rdata_rcvd_stab_reg[355]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[355]' (FDRE) to 'last_rdata_rcvd_ff_reg[323]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[355]' (FDRE) to 'last_rdata_rcvd_stab_reg[323]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[323]' (FDRE) to 'last_rdata_rcvd_ff_reg[291]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[323]' (FDRE) to 'last_rdata_rcvd_stab_reg[291]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[291]' (FDRE) to 'last_rdata_rcvd_ff_reg[260]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[291]' (FDRE) to 'last_rdata_rcvd_stab_reg[260]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[260]' (FDRE) to 'last_rdata_rcvd_ff_reg[484]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[260]' (FDRE) to 'last_rdata_rcvd_stab_reg[484]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[484]' (FDRE) to 'last_rdata_rcvd_ff_reg[452]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[484]' (FDRE) to 'last_rdata_rcvd_stab_reg[452]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[452]' (FDRE) to 'last_rdata_rcvd_ff_reg[420]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[452]' (FDRE) to 'last_rdata_rcvd_stab_reg[420]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[420]' (FDRE) to 'last_rdata_rcvd_ff_reg[388]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[420]' (FDRE) to 'last_rdata_rcvd_stab_reg[388]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[388]' (FDRE) to 'last_rdata_rcvd_ff_reg[356]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[388]' (FDRE) to 'last_rdata_rcvd_stab_reg[356]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[356]' (FDRE) to 'last_rdata_rcvd_ff_reg[324]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[356]' (FDRE) to 'last_rdata_rcvd_stab_reg[324]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[324]' (FDRE) to 'last_rdata_rcvd_ff_reg[292]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[324]' (FDRE) to 'last_rdata_rcvd_stab_reg[292]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[292]' (FDRE) to 'last_rdata_rcvd_ff_reg[261]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[292]' (FDRE) to 'last_rdata_rcvd_stab_reg[261]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[261]' (FDRE) to 'last_rdata_rcvd_ff_reg[485]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[261]' (FDRE) to 'last_rdata_rcvd_stab_reg[485]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[485]' (FDRE) to 'last_rdata_rcvd_ff_reg[453]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[485]' (FDRE) to 'last_rdata_rcvd_stab_reg[453]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[453]' (FDRE) to 'last_rdata_rcvd_ff_reg[421]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[453]' (FDRE) to 'last_rdata_rcvd_stab_reg[421]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[421]' (FDRE) to 'last_rdata_rcvd_ff_reg[389]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[421]' (FDRE) to 'last_rdata_rcvd_stab_reg[389]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[389]' (FDRE) to 'last_rdata_rcvd_ff_reg[357]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[389]' (FDRE) to 'last_rdata_rcvd_stab_reg[357]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[357]' (FDRE) to 'last_rdata_rcvd_ff_reg[325]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[357]' (FDRE) to 'last_rdata_rcvd_stab_reg[325]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[325]' (FDRE) to 'last_rdata_rcvd_ff_reg[293]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[325]' (FDRE) to 'last_rdata_rcvd_stab_reg[293]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[293]' (FDRE) to 'last_rdata_rcvd_ff_reg[262]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[293]' (FDRE) to 'last_rdata_rcvd_stab_reg[262]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[262]' (FDRE) to 'last_rdata_rcvd_ff_reg[486]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[262]' (FDRE) to 'last_rdata_rcvd_stab_reg[486]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[486]' (FDRE) to 'last_rdata_rcvd_ff_reg[454]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[486]' (FDRE) to 'last_rdata_rcvd_stab_reg[454]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_ff_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rbeat_cntr_stab_al_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rbeat_cntr_stab_al_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rbeat_cntr_stab_al_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rbeat_cntr_stab_al_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[452] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'mem_addr_reg[0:0]' into 'mem_addr_reg[0:0]' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl/axis_vio_v1_0_rfs.sv:1626]
INFO: [Synth 8-4471] merging register 'mem_addr_reg[0:0]' into 'mem_addr_reg[0:0]' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl/axis_vio_v1_0_rfs.sv:1626]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_axis_vio_v1_0_12_valid_last_gen/FSM_sequential_state_last_reg[1]) is unused and will be removed from module axis_vio_v1_0_12_vio.
WARNING: [Synth 8-3332] Sequential element (u_axis_vio_v1_0_12_valid_last_gen/FSM_sequential_state_last_reg[0]) is unused and will be removed from module axis_vio_v1_0_12_vio.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_rd_state_reg[1]) is unused and will be removed from module axis_vio_v1_0_12_vio.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_rd_state_reg[0]) is unused and will be removed from module axis_vio_v1_0_12_vio.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_rd_wr_reg[2]) is unused and will be removed from module axis_vio_v1_0_12_reg_array__parameterized1__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_rd_wr_reg[0]) is unused and will be removed from module axis_vio_v1_0_12_reg_array__parameterized1__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_rd_wr_reg[2]) is unused and will be removed from module axis_vio_v1_0_12_reg_array__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_rd_wr_reg[0]) is unused and will be removed from module axis_vio_v1_0_12_reg_array__parameterized1.
INFO: [Synth 8-5544] ROM "pow2_awsize_rep" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP fifo_din0, operation Mode is: C'+A2*B.
DSP Report: register fifo_din0 is absorbed into DSP fifo_din0.
DSP Report: register fifo_din0 is absorbed into DSP fifo_din0.
DSP Report: operator fifo_din0 is absorbed into DSP fifo_din0.
DSP Report: operator fifo_din1 is absorbed into DSP fifo_din0.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:05:11 . Memory (MB): peak = 4090.336 ; gain = 731.109 ; free physical = 175 ; free virtual = 7342
---------------------------------------------------------------------------------
 Sort Area is design_1_noc_tg_3_0_tg_top__GCB1 fifo_din0_0 : 0 0 : 1852 1852 : Used 1 time 0
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                 | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 512 x 416(WRITE_FIRST) | W |   | 512 x 416(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 1,1,1,1,1,1     | 
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|u_axi_inst_core/\u_wr_ch_fifo/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 364              | RAM32M16 x 26  | 
|u_axi_inst_core/\u_rd_ch_fifo/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 364              | RAM32M16 x 26  | 
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axi_inst_core | C'+A2*B     | 16     | 16     | 48     | -      | 48     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

*** Running vivado
    with args -log design_1_noc_tg_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_noc_tg_3_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May  5 15:56:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_noc_tg_3_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1502.133 ; gain = 76.805 ; free physical = 239 ; free virtual = 38471
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_3_0
Command: synth_design -top design_1_noc_tg_3_0 -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18420
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3422.105 ; gain = 72.875 ; free physical = 412 ; free virtual = 34155
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:4]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_syn_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:65]
	Parameter PARAM_SRC_ID bound to: 3 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_AXI_CLK_PERIOD bound to: 3333 - type: integer 
	Parameter C_NOC_MODE bound to: 1 - type: integer 
	Parameter C_NOC_AXI_ADDR_MODE bound to: 1 - type: integer 
	Parameter C_NOC_AXI_RESTRICTION bound to: ON - type: string 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_WID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_RID_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_TEST_SELECT bound to: user_defined_pattern - type: string 
	Parameter C_AXI_WRITE_ID_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_ID bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ID_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ID_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_ADDR_MODE bound to: AUTO_INCR - type: string 
	Parameter C_AXI_WRITE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WRITE_ADDR_INCR_BY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WRITE_BURST_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_BURST bound to: INCR - type: string 
	Parameter C_AXI_WRITE_LEN_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_LEN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_LEN_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_LEN_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_SIZE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_SIZE bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_SIZE_RAND_MIN bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_SIZE_RAND_MAX bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_CACHE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_WRITE_CACHE bound to: 2 - type: integer 
	Parameter C_AXI_WDATA_PATTERN bound to: RANDOM_DATA - type: string 
	Parameter C_AXI_WDATA_VALUE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WSTRB_PATTERN bound to: ALL_VALID_STRB - type: string 
	Parameter C_AXI_WRITE_BANDWIDTH bound to: 300 - type: integer 
	Parameter C_AXI_WRITE_BANDWIDTH_TYPE bound to: DEFINED_BW - type: string 
	Parameter C_AXI_WRITE_BW_RAND_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_NO_OF_WR_TRANS bound to: 100 - type: integer 
	Parameter C_AXI_READ_ID_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_ID bound to: 0 - type: integer 
	Parameter C_AXI_READ_ID_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_READ_ID_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_READ_ADDR_MODE bound to: AUTO_INCR - type: string 
	Parameter C_AXI_READ_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_READ_ADDR_INCR_BY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_READ_BURST_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_BURST bound to: INCR - type: string 
	Parameter C_AXI_READ_LEN_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_LEN bound to: 0 - type: integer 
	Parameter C_AXI_READ_LEN_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_READ_LEN_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_READ_SIZE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_SIZE bound to: 1 - type: integer 
	Parameter C_AXI_READ_SIZE_RAND_MIN bound to: 1 - type: integer 
	Parameter C_AXI_READ_SIZE_RAND_MAX bound to: 1 - type: integer 
	Parameter C_AXI_READ_CACHE_MODE bound to: VALUE - type: string 
	Parameter C_AXI_READ_CACHE bound to: 2 - type: integer 
	Parameter C_AXI_READ_BANDWIDTH bound to: 300 - type: integer 
	Parameter C_AXI_READ_BANDWIDTH_TYPE bound to: DEFINED_BW - type: string 
	Parameter C_AXI_READ_BW_RAND_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_NO_OF_RD_TRANS bound to: 100 - type: integer 
	Parameter C_AXI_DATA_INTEGRITY_CHECK bound to: OFF - type: string 
	Parameter USR_DEFINED_PATTERN_CSV bound to: design_1_noc_tg_3_0_pattern.csv - type: string 
	Parameter C_AXI_WRITE_BASEADDR bound to: 64'b0000000000000000000000000100000001000000000000000000000000000000 
	Parameter C_AXI_WRITE_HIGHADDR bound to: 64'b0000000000000000000000000100000001111111111111111111111111111111 
	Parameter C_AXI_READ_BASEADDR bound to: 64'b0000000000000000000000000100000001000000000000000000000000000000 
	Parameter C_AXI_READ_HIGHADDR bound to: 64'b0000000000000000000000000100000001111111111111111111111111111111 
	Parameter C_AXI_WRITE_BASEADDR_SLV bound to: 0x0000004040000000 - type: string 
	Parameter C_AXI_WRITE_HIGHADDR_SLV bound to: 0x000000407FFFFFFF - type: string 
	Parameter C_AXI_SLAVE_DATA_WIDTH bound to: 128 - type: string 
	Parameter C_AXI_4K_BOUNDARY_BEHAV bound to: ADJUST_AND_COMPLETE - type: string 
	Parameter C_AXI_AWREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_WREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_BREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_ARREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_RREADY_WAIT_LIMIT bound to: 64 - type: integer 
	Parameter C_AXI_STALLWAIT_LIMIT bound to: 1024 - type: integer 
	Parameter C_AXI_WBURST_OUTSTANDING_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_RBURST_OUTSTANDING_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_BREADY_GEN_POLICY bound to: ALWAYS_HIGH - type: string 
	Parameter C_AXI_BREADY_BACKPRESSURE_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_BREADY_BACKPRESSURE_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_BREADY_BACKPRESSURE_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_RREADY_GEN_POLICY bound to: ALWAYS_HIGH - type: string 
	Parameter C_AXI_RREADY_BACKPRESSURE_LIMIT bound to: 1 - type: integer 
	Parameter C_AXI_RREADY_BACKPRESSURE_RAND_MIN bound to: 0 - type: integer 
	Parameter C_AXI_RREADY_BACKPRESSURE_RAND_MAX bound to: 0 - type: integer 
	Parameter C_AXI_CMD_STARVATION_LIMIT bound to: 0 - type: integer 
	Parameter C_AXI_DRAIN_TIME bound to: 200 - type: integer 
	Parameter USR_CSV_PARSER_VERSION bound to: v4.0 - type: string 
	Parameter VIDEO_PATTERN_OPTIONS bound to: 1,1920,1080,30,8,RGB,write,1,0000000000000000,1 - type: string 
	Parameter VIDEO_PATTERN_DELAY_TYPE bound to: DELAY_ROW_BY_ROW - type: string 
	Parameter NO_OF_SLAVE_CONNECTED bound to: 1 - type: integer 
	Parameter SLAVE_DST_ID bound to: dst_id - type: string 
	Parameter SLAVE_ACTIVE_TYPE bound to: SINGLE_SLAVE_ACTIVE - type: string 
	Parameter TEMP_AXI_PMON bound to: OFF - type: string 
	Parameter AXI_PMON_RELATIVE_BW bound to: OFF - type: string 
	Parameter AXI_PMON_RELATIVE_BW_TYPE bound to: RW_PARALLEL - type: string 
	Parameter TRACE_AXI_TG bound to: OFF - type: string 
	Parameter VERBOSITY bound to: VERBOSITY_LOW - type: string 
	Parameter SIM_ERROR_QUIT_CNT bound to: 0 - type: integer 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter SYN_AXI_TYPE bound to: 0 - type: integer 
	Parameter SYN_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter SYN_TG_EN_LATENCY bound to: 0 - type: integer 
	Parameter SYN_TG_DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_CNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter c_sub_core1_name bound to: axi_vip_v1_0 - type: string 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
	Parameter BUFGCE_DIVIDE bound to: 4 - type: integer 
	Parameter SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_csvsptg_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_csvsptg_top.sv:97]
	Parameter BRAM_INST_FILE bound to: design_1_noc_tg_3_0.mem - type: string 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter AXI_TYPE bound to: 0 - type: integer 
	Parameter AXID_WIDTH bound to: 1 - type: integer 
	Parameter LATENCY_EN bound to: 0 - type: integer 
	Parameter DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_COUNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter MEM_TG_MODE_EN bound to: 0 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_tg_top' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:97]
	Parameter BRAM_INST_FILE bound to: design_1_noc_tg_3_0.mem - type: string 
	Parameter TG_NUMBER bound to: 3 - type: integer 
	Parameter AXI_TYPE bound to: 0 - type: integer 
	Parameter AXID_WIDTH bound to: 1 - type: integer 
	Parameter AXADDR_WIDTH bound to: 48 - type: integer 
	Parameter WR_CH_EN bound to: 1 - type: integer 
	Parameter RD_CH_EN bound to: 1 - type: integer 
	Parameter EN_4T_LOGIC bound to: 0 - type: integer 
	Parameter ENABLE_OUTSTAND_RESP_LIMIT bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter LATENCY_EN bound to: 0 - type: integer 
	Parameter EN_MSB4BIT_MASK bound to: 0 - type: integer 
	Parameter TOTAL_NO_OF_OUTSTANDING_RESP bound to: 4096 - type: integer 
	Parameter DI_EN bound to: 0 - type: integer 
	Parameter DI_ERR_INFO_COUNT bound to: 255 - type: integer 
	Parameter DI_ERR_COUNT_STOP_TRAFFIC bound to: 0 - type: integer 
	Parameter EN_EVEN_PARITY_CHK bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH bound to: 28 - type: integer 
	Parameter BUSER_WIDTH bound to: 16 - type: integer 
	Parameter WRUSER_WIDTH bound to: 16 - type: integer 
	Parameter AXI_STREAM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_STREAM_ID_WIDTH bound to: 4 - type: integer 
	Parameter MEM_INIT_EN bound to: 0 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter MEM_TG_MODE_EN bound to: 0 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXUSER_WIDTH_CSV bound to: 10 - type: integer 
	Parameter RESERVED_USER_BITS bound to: 6 - type: integer 
	Parameter NO_OF_DATA_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_ADDR_BITS_PER_PARITY_BIT bound to: 8 - type: integer 
	Parameter NO_OF_DATA_PARITY_BITS bound to: 32 - type: integer 
	Parameter NO_OF_ADDR_PARITY_BITS bound to: 6 - type: integer 
	Parameter NUM_DQ_PINS bound to: 64 - type: integer 
	Parameter NO_OF_DQ_PER_DQS bound to: 32 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter TG_PATTERN_MODE_LINEAR_DATA_SEED bound to: 0 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'mem_addr' does not match port width (9) of module 'mem_strobe_gen' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:761]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-3876] $readmem data file 'design_1_noc_tg_3_0.mem' is read successfully [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1201]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
WARNING: [Synth 8-7071] port 'vio_bram_num_inst' of module 'axi_inst_core' is unconnected for instance 'u_axi_inst_core' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:771]
WARNING: [Synth 8-7023] instance 'u_axi_inst_core' of module 'axi_inst_core' has 37 connections declared, but only 36 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:771]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_en' does not match port width (48) of module 'axi_wrch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:905]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_val' does not match port width (48) of module 'axi_wrch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:906]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_en' does not match port width (48) of module 'axi_rdch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1063]
WARNING: [Synth 8-689] width (32) of port connection 'reg_cfg_addr_mask_val' does not match port width (48) of module 'axi_rdch_ctrl' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1064]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_axi_register_slice_wronly' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/synth/design_1_noc_tg_3_0_axi_register_slice_wronly.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized3' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized3' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_axi_register_slice_wronly' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/synth/design_1_noc_tg_3_0_axi_register_slice_wronly.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_axi4_register_slice' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/synth/design_1_noc_tg_3_0_axi4_register_slice.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized4' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized4' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized5' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized5' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_axi4_register_slice' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/synth/design_1_noc_tg_3_0_axi4_register_slice.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:80]
	Parameter AXI_DATA_BUS_WIDTH bound to: 256 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter CREDIT_EN bound to: 0 - type: integer 
	Parameter EN_VIO_STATUS_MONITOR bound to: 1 - type: integer 
	Parameter EN_ILA_DEBUG bound to: 0 - type: integer 
	Parameter AXADDR_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_noc_tg_3_0_vio' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/synth/design_1_noc_tg_3_0_vio.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_stub_v1_0_1_axis_dbg_stub' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_stub_v1_0_1_axis_dbg_stub' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_vio' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/synth/design_1_noc_tg_3_0_vio.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_reg_space' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:80]
WARNING: [Synth 8-689] width (2) of port connection 'rresp' does not match port width (1) of module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1877]
WARNING: [Synth 8-689] width (2) of port connection 'bresp' does not match port width (1) of module 'design_1_noc_tg_3_0_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1885]
WARNING: [Synth 8-7071] port 'di_err_addr' of module 'design_1_noc_tg_3_0_reg_space' is unconnected for instance 'u_reg_space' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1832]
WARNING: [Synth 8-7023] instance 'u_reg_space' of module 'design_1_noc_tg_3_0_reg_space' has 85 connections declared, but only 84 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:1832]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_tg_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_csvsptg_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_csvsptg_top.sv:97]
WARNING: [Synth 8-7071] port 'tready' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tvalid' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tdata' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tlast' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tstrb' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tkeep' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tid' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tdest' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'tuser' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'wdest_id' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'rdest_id' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7071] port 'div2_clk' of module 'design_1_noc_tg_3_0_csvsptg_top' is unconnected for instance 'u_top_axi_mst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
WARNING: [Synth 8-7023] instance 'u_top_axi_mst' of module 'design_1_noc_tg_3_0_csvsptg_top' has 71 connections declared, but only 59 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:452]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0_syn_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv:65]
WARNING: [Synth 8-7071] port 'axi_wid' of module 'design_1_noc_tg_3_0_syn_top' is unconnected for instance 'inst' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:236]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_noc_tg_3_0_syn_top' has 52 connections declared, but only 51 given [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:236]
INFO: [Synth 8-6155] done synthesizing module 'design_1_noc_tg_3_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/design_1_noc_tg_3_0.sv:4]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_1_axis_dbg_sync__parameterized1 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_vio_status_monitor.u_vio_status_monitor'. This will prevent further optimization [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:1013]
WARNING: [Synth 8-6014] Unused sequential element rcvd_byte_vio_aclk_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:814]
WARNING: [Synth 8-6014] Unused sequential element exp_byte_vio_aclk_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:817]
WARNING: [Synth 8-6014] Unused sequential element wren_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:831]
WARNING: [Synth 8-6014] Unused sequential element reg_rden_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:834]
WARNING: [Synth 8-6014] Unused sequential element rden_pulse_lw_ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:844]
WARNING: [Synth 8-6014] Unused sequential element tg_done_2ff_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:883]
WARNING: [Synth 8-6014] Unused sequential element sel_st_reg was removed.  [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv:838]
WARNING: [Synth 8-3848] Net tvalid in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:195]
WARNING: [Synth 8-3848] Net tdata in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:196]
WARNING: [Synth 8-3848] Net tlast in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:197]
WARNING: [Synth 8-3848] Net tstrb in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:198]
WARNING: [Synth 8-3848] Net tkeep in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:199]
WARNING: [Synth 8-3848] Net tid in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:200]
WARNING: [Synth 8-3848] Net tdest in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:201]
WARNING: [Synth 8-3848] Net tuser in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:203]
WARNING: [Synth 8-3848] Net reg_cfg_addr_mask_en in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:367]
WARNING: [Synth 8-3848] Net reg_cfg_addr_mask_val in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:368]
WARNING: [Synth 8-3848] Net mem_dvd_en in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:363]
WARNING: [Synth 8-3848] Net wr_num_bytes in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:369]
WARNING: [Synth 8-3848] Net rd_num_bytes in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:370]
WARNING: [Synth 8-3848] Net di_received_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:441]
WARNING: [Synth 8-3848] Net di_expected_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:440]
WARNING: [Synth 8-3848] Net rreq_fifo_overflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:381]
WARNING: [Synth 8-3848] Net rreq_fifo_underflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:382]
WARNING: [Synth 8-3848] Net wreq_fifo_overflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:391]
WARNING: [Synth 8-3848] Net wreq_fifo_underflow in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:392]
WARNING: [Synth 8-3848] Net first_rd_wr_err_detect_info in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:565]
WARNING: [Synth 8-3848] Net first_err_axi_id in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:568]
WARNING: [Synth 8-3848] Net first_err_received_data in module/entity design_1_noc_tg_3_0_tg_top does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv:567]
WARNING: [Synth 8-7129] Port rid[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[1] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[15] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[14] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[13] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[12] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[11] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[10] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[9] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[8] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[7] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[6] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[5] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[4] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[3] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[2] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[1] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ruser[0] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[255] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[254] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[253] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[252] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[251] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[250] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[249] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[248] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[247] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[246] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[245] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[244] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[243] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[242] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[241] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[240] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[239] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[238] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[237] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[236] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[235] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[234] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[233] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[232] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[231] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[230] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[229] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[228] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[227] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[226] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[225] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[224] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[223] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[222] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[221] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[220] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[219] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[218] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[217] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[216] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[215] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[214] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[213] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[212] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[211] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[210] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[209] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[208] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[207] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[206] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[205] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[204] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[203] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[202] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[201] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[200] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[199] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[198] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[197] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[196] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[195] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[194] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[193] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[192] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[191] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[190] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[189] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[188] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[187] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[186] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[185] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[184] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[183] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[182] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[181] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[180] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[179] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[178] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[177] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[176] in module axi_rd_wr_err_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port first_err_received_data[175] in module axi_rd_wr_err_detect is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3647.043 ; gain = 297.812 ; free physical = 189 ; free virtual = 33660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3647.043 ; gain = 297.812 ; free physical = 180 ; free virtual = 33652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3647.043 ; gain = 297.812 ; free physical = 180 ; free virtual = 33652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3647.043 ; gain = 0.000 ; free physical = 184 ; free virtual = 33610
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/par/design_1_noc_tg_3_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/par/design_1_noc_tg_3_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/design_1_noc_tg_3_0_vio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/design_1_noc_tg_3_0_axi_register_slice_wronly_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/design_1_noc_tg_3_0_axi4_register_slice_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/design_1_noc_tg_3_0_axi4_register_slice_clocks.xdc] for cell 'inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_noc_tg_3_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_noc_tg_3_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4052.727 ; gain = 0.000 ; free physical = 154 ; free virtual = 33165
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:13 . Memory (MB): peak = 4070.586 ; gain = 721.355 ; free physical = 172 ; free virtual = 26441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:13 . Memory (MB): peak = 4074.672 ; gain = 725.441 ; free physical = 171 ; free virtual = 26441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0 /inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1 /inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi4_reg_slice /inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/dont_touch.xdc, line 30).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_axi4_reg_slice.u_axi4_reg_slice . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/reset_sync_inst/\genblk1.xpm_cdc_async_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/\G_PROBE_OUT[0].probe_out_all_sync /\genblk1_0.xpm_cdc_handshake_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/\G_PROBE_OUT[0].probe_out_all_sync /\genblk1_0.xpm_cdc_handshake_inst /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/\G_PROBE_OUT[0].probe_out_all_sync /\genblk1_0.xpm_cdc_handshake_inst /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/probe_out_all_inst/commit_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/u_clk_status/des_flag_0_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/\gen_aximm_reg_space.u_reg_space /\gen_vio_status_monitor.u_vio_status_monitor /inst/u_clk_status/axis_flag_0_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:13 . Memory (MB): peak = 4078.586 ; gain = 729.355 ; free physical = 169 ; free virtual = 26435
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_vio_v1_0_12_reg_array'
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_vio_v1_0_12_reg_array__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_vio_v1_0_12_reg_array__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_vio_v1_0_12_reg_array__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_valid_reg' in module 'axis_vio_v1_0_12_valid_last_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_last_reg' in module 'axis_vio_v1_0_12_valid_last_gen'
INFO: [Synth 8-802] inferred FSM for state register 'pack_exec_state_reg' in module 'axis_vio_v1_0_12_vio'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axis_vio_v1_0_12_vio'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_rd_wr_err_detect'
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_ADDR |                              001 |                               00
                INC_ADDR |                              010 |                               01
             DELAY_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_reg_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_ADDR |                              001 |                               00
                INC_ADDR |                              010 |                               01
             DELAY_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_reg_array__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               LOAD_ADDR |                              001 |                               00
               LOAD_ADDR |                              001 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_reg_array__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_ADDR |                              001 |                               00
                INC_ADDR |                              010 |                               01
             DELAY_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_reg_array__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                LOAD_CNT |                               01 |                               01
                 INC_CNT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_valid_reg' in module 'axis_vio_v1_0_12_valid_last_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LOAD_CNT |                               00 |                               01
                 INC_CNT |                               01 |                               10
                WAIT_CNT |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_last_reg' using encoding 'sequential' in module 'axis_vio_v1_0_12_valid_last_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                     000000000001 |                             0000
             PACK_DECODE |                     000000000010 |                             0001
              TD_RD_ADDR |                     000000000100 |                             1001
            TD_BURST_LEN |                     000000001000 |                             1010
               READ_ADDR |                     000000010000 |                             0100
                READ_LEN |                     000000100000 |                             0101
                    READ |                     000001000000 |                             0011
              WRITE_ADDR |                     000010000000 |                             0111
               WRITE_LEN |                     000100000000 |                             1000
                   WRITE |                     001000000000 |                             0110
              WRITE_TEMP |                     010000000000 |                             1011
            WRITE_TEMP_1 |                     100000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pack_exec_state_reg' using encoding 'one-hot' in module 'axis_vio_v1_0_12_vio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axis_vio_v1_0_12_vio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FOR_TG_DONE |                              000 |                              000
      LATCH_ERROR_PARAMS |                              001 |                              001
           INITIATE_READ |                              010 |                              010
      READ_DATA_LATCHING |                              011 |                              011
     CHECK_FOR_RD_WR_ERR |                              100 |                              100
        DECIDE_WR_RD_ERR |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_rd_wr_err_detect'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:59 . Memory (MB): peak = 4078.586 ; gain = 729.355 ; free physical = 164 ; free virtual = 21180
---------------------------------------------------------------------------------
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   49 Bit       Adders := 10    
	   2 Input   48 Bit       Adders := 14    
	   3 Input   48 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 13    
	   2 Input   17 Bit       Adders := 12    
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 23    
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 6     
+---XORs : 
	   5 Input      8 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 32    
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	              512 Bit    Registers := 5     
	              416 Bit    Registers := 3     
	              364 Bit    Registers := 7     
	              305 Bit    Registers := 4     
	              276 Bit    Registers := 2     
	              256 Bit    Registers := 11    
	              224 Bit    Registers := 1     
	              192 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	              106 Bit    Registers := 8     
	               96 Bit    Registers := 1     
	               78 Bit    Registers := 64    
	               70 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               49 Bit    Registers := 33    
	               48 Bit    Registers := 58    
	               32 Bit    Registers := 79    
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 31    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 519   
+---RAMs : 
	             208K Bit	(512 X 416 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 34    
	   3 Input  512 Bit        Muxes := 1     
	   2 Input  416 Bit        Muxes := 48    
	   2 Input  305 Bit        Muxes := 2     
	   2 Input  276 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  106 Bit        Muxes := 8     
	   2 Input   78 Bit        Muxes := 40    
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 14    
	   2 Input   48 Bit        Muxes := 42    
	   6 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 40    
	   3 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 3     
	  12 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 6     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 8     
	   3 Input   17 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 13    
	   2 Input   12 Bit        Muxes := 28    
	  12 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 15    
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	   3 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 21    
	   2 Input    3 Bit        Muxes := 31    
	   3 Input    3 Bit        Muxes := 11    
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 26    
	   4 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 189   
	   3 Input    1 Bit        Muxes := 34    
	   4 Input    1 Bit        Muxes := 11    
	  12 Input    1 Bit        Muxes := 9     
	  14 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_vld_rdy_ffc_reg[31] )
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[256]' (FDRE) to 'last_rdata_rcvd_ff_reg[480]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[256]' (FDRE) to 'last_rdata_rcvd_stab_reg[480]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[480]' (FDRE) to 'last_rdata_rcvd_ff_reg[448]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[480]' (FDRE) to 'last_rdata_rcvd_stab_reg[448]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[448]' (FDRE) to 'last_rdata_rcvd_ff_reg[416]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[448]' (FDRE) to 'last_rdata_rcvd_stab_reg[416]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[416]' (FDRE) to 'last_rdata_rcvd_ff_reg[384]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[416]' (FDRE) to 'last_rdata_rcvd_stab_reg[384]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[384]' (FDRE) to 'last_rdata_rcvd_ff_reg[352]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[384]' (FDRE) to 'last_rdata_rcvd_stab_reg[352]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[352]' (FDRE) to 'last_rdata_rcvd_ff_reg[320]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[352]' (FDRE) to 'last_rdata_rcvd_stab_reg[320]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[320]' (FDRE) to 'last_rdata_rcvd_ff_reg[288]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[320]' (FDRE) to 'last_rdata_rcvd_stab_reg[288]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[288]' (FDRE) to 'last_rdata_rcvd_ff_reg[257]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[288]' (FDRE) to 'last_rdata_rcvd_stab_reg[257]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[257]' (FDRE) to 'last_rdata_rcvd_ff_reg[481]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[257]' (FDRE) to 'last_rdata_rcvd_stab_reg[481]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[481]' (FDRE) to 'last_rdata_rcvd_ff_reg[449]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[481]' (FDRE) to 'last_rdata_rcvd_stab_reg[449]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[449]' (FDRE) to 'last_rdata_rcvd_ff_reg[417]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[449]' (FDRE) to 'last_rdata_rcvd_stab_reg[417]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[417]' (FDRE) to 'last_rdata_rcvd_ff_reg[385]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[417]' (FDRE) to 'last_rdata_rcvd_stab_reg[385]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[385]' (FDRE) to 'last_rdata_rcvd_ff_reg[353]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[385]' (FDRE) to 'last_rdata_rcvd_stab_reg[353]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[353]' (FDRE) to 'last_rdata_rcvd_ff_reg[321]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[353]' (FDRE) to 'last_rdata_rcvd_stab_reg[321]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[321]' (FDRE) to 'last_rdata_rcvd_ff_reg[289]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[321]' (FDRE) to 'last_rdata_rcvd_stab_reg[289]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[289]' (FDRE) to 'last_rdata_rcvd_ff_reg[258]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[289]' (FDRE) to 'last_rdata_rcvd_stab_reg[258]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[258]' (FDRE) to 'last_rdata_rcvd_ff_reg[482]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[258]' (FDRE) to 'last_rdata_rcvd_stab_reg[482]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[482]' (FDRE) to 'last_rdata_rcvd_ff_reg[450]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[482]' (FDRE) to 'last_rdata_rcvd_stab_reg[450]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[450]' (FDRE) to 'last_rdata_rcvd_ff_reg[418]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[450]' (FDRE) to 'last_rdata_rcvd_stab_reg[418]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[418]' (FDRE) to 'last_rdata_rcvd_ff_reg[386]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[418]' (FDRE) to 'last_rdata_rcvd_stab_reg[386]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[386]' (FDRE) to 'last_rdata_rcvd_ff_reg[354]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[386]' (FDRE) to 'last_rdata_rcvd_stab_reg[354]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[354]' (FDRE) to 'last_rdata_rcvd_ff_reg[322]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[354]' (FDRE) to 'last_rdata_rcvd_stab_reg[322]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[322]' (FDRE) to 'last_rdata_rcvd_ff_reg[290]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[322]' (FDRE) to 'last_rdata_rcvd_stab_reg[290]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[290]' (FDRE) to 'last_rdata_rcvd_ff_reg[259]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[290]' (FDRE) to 'last_rdata_rcvd_stab_reg[259]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[259]' (FDRE) to 'last_rdata_rcvd_ff_reg[483]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[259]' (FDRE) to 'last_rdata_rcvd_stab_reg[483]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[483]' (FDRE) to 'last_rdata_rcvd_ff_reg[451]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[483]' (FDRE) to 'last_rdata_rcvd_stab_reg[451]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[451]' (FDRE) to 'last_rdata_rcvd_ff_reg[419]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[451]' (FDRE) to 'last_rdata_rcvd_stab_reg[419]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[419]' (FDRE) to 'last_rdata_rcvd_ff_reg[387]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[419]' (FDRE) to 'last_rdata_rcvd_stab_reg[387]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[387]' (FDRE) to 'last_rdata_rcvd_ff_reg[355]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[387]' (FDRE) to 'last_rdata_rcvd_stab_reg[355]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[355]' (FDRE) to 'last_rdata_rcvd_ff_reg[323]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[355]' (FDRE) to 'last_rdata_rcvd_stab_reg[323]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[323]' (FDRE) to 'last_rdata_rcvd_ff_reg[291]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[323]' (FDRE) to 'last_rdata_rcvd_stab_reg[291]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[291]' (FDRE) to 'last_rdata_rcvd_ff_reg[260]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[291]' (FDRE) to 'last_rdata_rcvd_stab_reg[260]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[260]' (FDRE) to 'last_rdata_rcvd_ff_reg[484]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[260]' (FDRE) to 'last_rdata_rcvd_stab_reg[484]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[484]' (FDRE) to 'last_rdata_rcvd_ff_reg[452]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[484]' (FDRE) to 'last_rdata_rcvd_stab_reg[452]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[452]' (FDRE) to 'last_rdata_rcvd_ff_reg[420]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[452]' (FDRE) to 'last_rdata_rcvd_stab_reg[420]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[420]' (FDRE) to 'last_rdata_rcvd_ff_reg[388]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[420]' (FDRE) to 'last_rdata_rcvd_stab_reg[388]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[388]' (FDRE) to 'last_rdata_rcvd_ff_reg[356]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[388]' (FDRE) to 'last_rdata_rcvd_stab_reg[356]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[356]' (FDRE) to 'last_rdata_rcvd_ff_reg[324]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[356]' (FDRE) to 'last_rdata_rcvd_stab_reg[324]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[324]' (FDRE) to 'last_rdata_rcvd_ff_reg[292]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[324]' (FDRE) to 'last_rdata_rcvd_stab_reg[292]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[292]' (FDRE) to 'last_rdata_rcvd_ff_reg[261]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[292]' (FDRE) to 'last_rdata_rcvd_stab_reg[261]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[261]' (FDRE) to 'last_rdata_rcvd_ff_reg[485]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[261]' (FDRE) to 'last_rdata_rcvd_stab_reg[485]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[485]' (FDRE) to 'last_rdata_rcvd_ff_reg[453]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[485]' (FDRE) to 'last_rdata_rcvd_stab_reg[453]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[453]' (FDRE) to 'last_rdata_rcvd_ff_reg[421]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[453]' (FDRE) to 'last_rdata_rcvd_stab_reg[421]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[421]' (FDRE) to 'last_rdata_rcvd_ff_reg[389]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[421]' (FDRE) to 'last_rdata_rcvd_stab_reg[389]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[389]' (FDRE) to 'last_rdata_rcvd_ff_reg[357]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[389]' (FDRE) to 'last_rdata_rcvd_stab_reg[357]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[357]' (FDRE) to 'last_rdata_rcvd_ff_reg[325]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[357]' (FDRE) to 'last_rdata_rcvd_stab_reg[325]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[325]' (FDRE) to 'last_rdata_rcvd_ff_reg[293]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[325]' (FDRE) to 'last_rdata_rcvd_stab_reg[293]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[293]' (FDRE) to 'last_rdata_rcvd_ff_reg[262]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[293]' (FDRE) to 'last_rdata_rcvd_stab_reg[262]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[262]' (FDRE) to 'last_rdata_rcvd_ff_reg[486]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[262]' (FDRE) to 'last_rdata_rcvd_stab_reg[486]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_ff_reg[486]' (FDRE) to 'last_rdata_rcvd_ff_reg[454]'
INFO: [Synth 8-3886] merging instance 'last_rdata_rcvd_stab_reg[486]' (FDRE) to 'last_rdata_rcvd_stab_reg[454]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_ff_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[416] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rbeat_cntr_stab_al_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[417] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rbeat_cntr_stab_al_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[418] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rbeat_cntr_stab_al_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[419] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rbeat_cntr_stab_al_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_rdata_rcvd_stab_al_reg[452] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'mem_addr_reg[0:0]' into 'mem_addr_reg[0:0]' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl/axis_vio_v1_0_rfs.sv:1626]
INFO: [Synth 8-4471] merging register 'mem_addr_reg[0:0]' into 'mem_addr_reg[0:0]' [/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl/axis_vio_v1_0_rfs.sv:1626]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_axis_vio_v1_0_12_valid_last_gen/FSM_sequential_state_last_reg[1]) is unused and will be removed from module axis_vio_v1_0_12_vio.
WARNING: [Synth 8-3332] Sequential element (u_axis_vio_v1_0_12_valid_last_gen/FSM_sequential_state_last_reg[0]) is unused and will be removed from module axis_vio_v1_0_12_vio.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_rd_state_reg[1]) is unused and will be removed from module axis_vio_v1_0_12_vio.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_rd_state_reg[0]) is unused and will be removed from module axis_vio_v1_0_12_vio.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_rd_wr_reg[2]) is unused and will be removed from module axis_vio_v1_0_12_reg_array__parameterized1__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_rd_wr_reg[0]) is unused and will be removed from module axis_vio_v1_0_12_reg_array__parameterized1__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_rd_wr_reg[2]) is unused and will be removed from module axis_vio_v1_0_12_reg_array__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_rd_wr_reg[0]) is unused and will be removed from module axis_vio_v1_0_12_reg_array__parameterized1.
INFO: [Synth 8-5544] ROM "pow2_awsize_rep" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP fifo_din0, operation Mode is: C'+A2*B.
DSP Report: register fifo_din0 is absorbed into DSP fifo_din0.
DSP Report: register fifo_din0 is absorbed into DSP fifo_din0.
DSP Report: operator fifo_din0 is absorbed into DSP fifo_din0.
DSP Report: operator fifo_din1 is absorbed into DSP fifo_din0.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:37 . Memory (MB): peak = 4094.602 ; gain = 745.371 ; free physical = 164 ; free virtual = 18833
---------------------------------------------------------------------------------
 Sort Area is design_1_noc_tg_3_0_tg_top__GCB1 fifo_din0_0 : 0 0 : 1852 1852 : Used 1 time 0
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                 | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 512 x 416(WRITE_FIRST) | W |   | 512 x 416(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 1,1,1,1,1,1     | 
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|u_axi_inst_core/\u_wr_ch_fifo/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 364              | RAM32M16 x 26  | 
|u_axi_inst_core/\u_rd_ch_fifo/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 364              | RAM32M16 x 26  | 
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axi_inst_core | C'+A2*B     | 16     | 16     | 48     | -      | 48     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:24 ; elapsed = 00:05:52 . Memory (MB): peak = 5260.047 ; gain = 1910.816 ; free physical = 186 ; free virtual = 7057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
INFO: [Synth 8-5776] Ignored attribute 'rw_address_collision' set on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg because of multiple write enables - Byte Wide Write Mode 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:06:02 . Memory (MB): peak = 5275.047 ; gain = 1925.816 ; free physical = 153 ; free virtual = 7008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                 | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 512 x 416(WRITE_FIRST) | W |   | 512 x 416(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 1,1,1,1,1,1     | 
+------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|u_axi_inst_core/\u_wr_ch_fifo/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 364              | RAM32M16 x 26  | 
|u_axi_inst_core/\u_rd_ch_fifo/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 364              | RAM32M16 x 26  | 
+---------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module axi_rd_wr_err_detect.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module axi_rd_wr_err_detect.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module axi_rd_wr_err_detect.
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_topi_4/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_topi_4/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_topi_4/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_topi_4/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_topi_4/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_topi_4/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:37 ; elapsed = 00:07:56 . Memory (MB): peak = 5316.012 ; gain = 1966.781 ; free physical = 5667 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin u_tg_top/gen_aximm_reg_space.u_reg_space/probe_out1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin u_tg_top/gen_aximm_reg_space.u_reg_space/probe_out2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:aclk to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:aresetn to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:m_axis_tready to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tlast to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tvalid to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axis_dbg_stub:s_axis_tdata[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tvalid_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tlast_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin s_axis_tready_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:46 ; elapsed = 00:08:13 . Memory (MB): peak = 5434.910 ; gain = 2085.680 ; free physical = 4927 ; free virtual = 14744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:46 ; elapsed = 00:08:13 . Memory (MB): peak = 5434.910 ; gain = 2085.680 ; free physical = 4923 ; free virtual = 14741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:47 ; elapsed = 00:08:14 . Memory (MB): peak = 5434.910 ; gain = 2085.680 ; free physical = 4918 ; free virtual = 14740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:47 ; elapsed = 00:08:14 . Memory (MB): peak = 5434.910 ; gain = 2085.680 ; free physical = 4918 ; free virtual = 14740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:48 ; elapsed = 00:08:15 . Memory (MB): peak = 5434.910 ; gain = 2085.680 ; free physical = 4881 ; free virtual = 14734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:48 ; elapsed = 00:08:15 . Memory (MB): peak = 5434.910 ; gain = 2085.680 ; free physical = 4873 ; free virtual = 14726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_wrch_ctrl | final_base_addr_ff3_stg1_reg[47]          | 3      | 48    | NO           | NO                 | YES               | 48     | 0       | 
|axi_wrch_ctrl | final_wrap_boundary_limit_ff3_stg1_reg[9] | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|axi_wrch_ctrl | fifo_empty_deasserted_pl_ff7_reg          | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_wrch_ctrl | fifo_rden_out_ff7_reg                     | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_rdch_ctrl | final_base_addr_ff3_stg1_reg[47]          | 3      | 48    | NO           | NO                 | YES               | 48     | 0       | 
|axi_rdch_ctrl | fifo_empty_deasserted_pl_ff7_reg          | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_rdch_ctrl | fifo_rden_out_ff7_reg                     | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axi_inst_core | (C'+A'*B)'  | 16     | 16     | 48     | -      | 48     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |BUFGCE_DIV        |     1|
|2     |DSP_ALUADD        |     1|
|3     |DSP_ALUMUX        |     1|
|4     |DSP_ALUREG        |     1|
|5     |DSP_A_B_DATA58    |     1|
|6     |DSP_C_DATA58      |     1|
|7     |DSP_MULTIPLIER58  |     1|
|8     |DSP_M_DATA58      |     1|
|9     |DSP_OUTPUT58      |     1|
|10    |DSP_PATDET        |     1|
|11    |DSP_PREADD58      |     1|
|12    |DSP_PREADD_DATA58 |     1|
|13    |DSP_SRCMX_OPTINV  |     1|
|14    |LOOKAHEAD8        |   366|
|19    |LUT1              |   202|
|20    |LUT2              |   510|
|21    |LUT3              |  1797|
|22    |LUT4              |   776|
|23    |LUT5              |  1141|
|24    |LUT6              |  2116|
|25    |LUT6CY            |  2751|
|26    |LUT6              |    10|
|27    |RAM32M16          |    50|
|28    |RAMB36E5_INT      |     6|
|34    |SRL16E            |   110|
|35    |FDCE              |   550|
|36    |FDRE              | 14579|
|37    |FDSE              |    45|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:48 ; elapsed = 00:08:15 . Memory (MB): peak = 5434.910 ; gain = 2085.680 ; free physical = 4872 ; free virtual = 14725
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 689 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:36 ; elapsed = 00:08:52 . Memory (MB): peak = 5434.910 ; gain = 1662.137 ; free physical = 9929 ; free virtual = 33684
Synthesis Optimization Complete : Time (s): cpu = 00:03:50 ; elapsed = 00:09:05 . Memory (MB): peak = 5434.910 ; gain = 2085.680 ; free physical = 9936 ; free virtual = 33691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5434.910 ; gain = 0.000 ; free physical = 9835 ; free virtual = 33652
INFO: [Netlist 29-17] Analyzing 2818 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5437.816 ; gain = 0.000 ; free physical = 9368 ; free virtual = 33308
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2818 instances were transformed.
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 2751 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 50 instances
  RAMB36E5 => RAMB36E5_INT: 6 instances

Synth Design complete | Checksum: 26030112
INFO: [Common 17-83] Releasing license: Synthesis
446 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:22 ; elapsed = 00:09:44 . Memory (MB): peak = 5437.816 ; gain = 3770.363 ; free physical = 9191 ; free virtual = 33244
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8034.394; main = 2928.872; forked = 7296.198
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 19696.004; main = 5437.820; forked = 15605.320
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5461.828 ; gain = 0.000 ; free physical = 9184 ; free virtual = 33240
INFO: [Common 17-1381] The checkpoint '/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/design_1_noc_tg_3_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_noc_tg_3_0, cache-ID = 8a30c1ba1e45a1b6
INFO: [Coretcl 2-1174] Renamed 70 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5461.828 ; gain = 0.000 ; free physical = 8386 ; free virtual = 32500
INFO: [Common 17-1381] The checkpoint '/home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/design_1_noc_tg_3_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_noc_tg_3_0_utilization_synth.rpt -pb design_1_noc_tg_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  5 16:06:51 2025...
