{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619301020150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619301020150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 18:50:20 2021 " "Processing started: Sat Apr 24 18:50:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619301020150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301020150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301020150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619301020514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619301020515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteseg-behavior " "Found design unit 1: seteseg-behavior" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028795 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteseg " "Found entity 1: seteseg" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_d.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D " "Found entity 1: SEG_D" {  } { { "SEG_D.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/SEG_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lm75.v 1 1 " "Found 1 design units, including 1 entities, in source file lm75.v" { { "Info" "ISGN_ENTITY_NAME" "1 lm75 " "Found entity 1: lm75" {  } { { "lm75.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/lm75.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_favs-behavior " "Found design unit 1: lcd_example_favs-behavior" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/lcd_example_favs.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028804 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_favs " "Found entity 1: lcd_example_favs" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/lcd_example_favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_v2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_v2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_v2_1-controller " "Found design unit 1: lcd_controller_v2_1-controller" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/lcd_controller_v2_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028807 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_v2_1 " "Found entity 1: lcd_controller_v2_1" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/lcd_controller_v2_1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_read.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ " "Found entity 1: I2C_READ" {  } { { "I2C_READ.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/I2C_READ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data2temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data2temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2temp-behavior " "Found design unit 1: data2temp-behavior" {  } { { "data2temp.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/data2temp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028813 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2temp " "Found entity 1: data2temp" {  } { { "data2temp.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/data2temp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P3/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdquarto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcdquarto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcdquarto " "Found entity 1: lcdquarto" {  } { { "lcdquarto.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P3/lcdquarto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convtemp.v 1 1 " "Found 1 design units, including 1 entities, in source file convtemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 convtemp " "Found entity 1: convtemp" {  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301028821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301028821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619301028926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ I2C_READ:inst " "Elaborating entity \"I2C_READ\" for hierarchy \"I2C_READ:inst\"" {  } { { "teste.bdf" "inst" { Schematic "D:/Estudo/Eletronica_Digital/P3/teste.bdf" { { 248 288 448 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301028927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 I2C_READ.v(94) " "Verilog HDL assignment warning at I2C_READ.v(94): truncated value with size 15 to match size of target (8)" {  } { { "I2C_READ.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/I2C_READ.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619301028929 "|teste|I2C_READ:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ.v(138) " "Verilog HDL Case Statement warning at I2C_READ.v(138): case item expression covers a value already covered by a previous case item" {  } { { "I2C_READ.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/I2C_READ.v" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1619301028929 "|teste|I2C_READ:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_favs lcd_example_favs:inst5 " "Elaborating entity \"lcd_example_favs\" for hierarchy \"lcd_example_favs:inst5\"" {  } { { "teste.bdf" "inst5" { Schematic "D:/Estudo/Eletronica_Digital/P3/teste.bdf" { { 560 896 1096 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301028930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller_v2_1 lcd_example_favs:inst5\|lcd_controller_v2_1:dut " "Elaborating entity \"lcd_controller_v2_1\" for hierarchy \"lcd_example_favs:inst5\|lcd_controller_v2_1:dut\"" {  } { { "lcd_example_favs.vhd" "dut" { Text "D:/Estudo/Eletronica_Digital/P3/lcd_example_favs.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301028948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convtemp convtemp:inst4 " "Elaborating entity \"convtemp\" for hierarchy \"convtemp:inst4\"" {  } { { "teste.bdf" "inst4" { Schematic "D:/Estudo/Eletronica_Digital/P3/teste.bdf" { { 360 576 776 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301028950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 convtemp.v(27) " "Verilog HDL assignment warning at convtemp.v(27): truncated value with size 32 to match size of target (4)" {  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619301028952 "|teste|convtemp:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 convtemp.v(28) " "Verilog HDL assignment warning at convtemp.v(28): truncated value with size 32 to match size of target (4)" {  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619301028952 "|teste|convtemp:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 convtemp.v(29) " "Verilog HDL assignment warning at convtemp.v(29): truncated value with size 32 to match size of target (4)" {  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619301028952 "|teste|convtemp:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteseg seteseg:inst3 " "Elaborating entity \"seteseg\" for hierarchy \"seteseg:inst3\"" {  } { { "teste.bdf" "inst3" { Schematic "D:/Estudo/Eletronica_Digital/P3/teste.bdf" { { 344 848 1048 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301028953 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digito seteseg.vhd(32) " "VHDL Process Statement warning at seteseg.vhd(32): signal \"digito\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619301028954 "|teste|seteseg:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempdec seteseg.vhd(33) " "VHDL Process Statement warning at seteseg.vhd(33): signal \"tempdec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619301028954 "|teste|seteseg:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempuni seteseg.vhd(34) " "VHDL Process Statement warning at seteseg.vhd(34): signal \"tempuni\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619301028954 "|teste|seteseg:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempdez seteseg.vhd(35) " "VHDL Process Statement warning at seteseg.vhd(35): signal \"tempdez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619301028954 "|teste|seteseg:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempcem seteseg.vhd(36) " "VHDL Process Statement warning at seteseg.vhd(36): signal \"tempcem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619301028954 "|teste|seteseg:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digito seteseg.vhd(38) " "VHDL Process Statement warning at seteseg.vhd(38): signal \"digito\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619301028954 "|teste|seteseg:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux seteseg.vhd(39) " "VHDL Process Statement warning at seteseg.vhd(39): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619301028954 "|teste|seteseg:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux seteseg.vhd(53) " "VHDL Process Statement warning at seteseg.vhd(53): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P3/seteseg.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619301028954 "|teste|seteseg:inst3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convtemp:inst4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convtemp:inst4\|Div1\"" {  } { { "convtemp.v" "Div1" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619301029393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convtemp:inst4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convtemp:inst4\|Mod0\"" {  } { { "convtemp.v" "Mod0" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619301029393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convtemp:inst4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convtemp:inst4\|Mod1\"" {  } { { "convtemp.v" "Mod1" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619301029393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convtemp:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convtemp:inst4\|Div0\"" {  } { { "convtemp.v" "Div0" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619301029393 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619301029393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convtemp:inst4\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"convtemp:inst4\|lpm_divide:Div1\"" {  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301029432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convtemp:inst4\|lpm_divide:Div1 " "Instantiated megafunction \"convtemp:inst4\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029433 ""}  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619301029433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_77f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_77f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_77f " "Found entity 1: alt_u_div_77f" {  } { { "db/alt_u_div_77f.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/alt_u_div_77f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convtemp:inst4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"convtemp:inst4\|lpm_divide:Mod0\"" {  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301029665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convtemp:inst4\|lpm_divide:Mod0 " "Instantiated megafunction \"convtemp:inst4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029665 ""}  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619301029665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/lpm_divide_soo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convtemp:inst4\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"convtemp:inst4\|lpm_divide:Mod1\"" {  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301029721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convtemp:inst4\|lpm_divide:Mod1 " "Instantiated megafunction \"convtemp:inst4\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029721 ""}  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619301029721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convtemp:inst4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"convtemp:inst4\|lpm_divide:Div0\"" {  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301029731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convtemp:inst4\|lpm_divide:Div0 " "Instantiated megafunction \"convtemp:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619301029732 ""}  } { { "convtemp.v" "" { Text "D:/Estudo/Eletronica_Digital/P3/convtemp.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619301029732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s0p " "Found entity 1: lpm_divide_s0p" {  } { { "db/lpm_divide_s0p.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/lpm_divide_s0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "D:/Estudo/Eletronica_Digital/P3/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619301029860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301029860 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P3/teste.bdf" { { 584 1232 1408 600 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619301030447 "|teste|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P3/teste.bdf" { { 640 504 680 656 "led\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619301030447 "|teste|led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619301030447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619301030513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619301031047 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "convtemp:inst4\|lpm_divide:Mod0\|lpm_divide_soo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_77f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"convtemp:inst4\|lpm_divide:Mod0\|lpm_divide_soo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_77f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_77f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/Estudo/Eletronica_Digital/P3/db/alt_u_div_77f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619301031055 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1619301031055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619301031186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619301031186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "540 " "Implemented 540 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619301031246 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619301031246 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619301031246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "512 " "Implemented 512 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619301031246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619301031246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619301031271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 18:50:31 2021 " "Processing ended: Sat Apr 24 18:50:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619301031271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619301031271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619301031271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619301031271 ""}
