git clone --depth 1 --no-tags https://github.com/CCCCCCCChou/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/588150073
git clone --depth 1 --no-tags https://github.com/dxlnr/morphgen.git f:/verilog_sva_gh_scraper/data/full_repos/588304265
git clone --depth 1 --no-tags https://github.com/mfallon90-old/synth_git.git f:/verilog_sva_gh_scraper/data/full_repos/588273098
git clone --depth 1 --no-tags https://github.com/kamiki2363/EESM5020_Embedded-System-Engineer.git f:/verilog_sva_gh_scraper/data/full_repos/588185356
git clone --depth 1 --no-tags https://github.com/djkabutar/fpga_miner_mipi.git f:/verilog_sva_gh_scraper/data/full_repos/589542948
git clone --depth 1 --no-tags https://github.com/abcsml/SDRAMController.git f:/verilog_sva_gh_scraper/data/full_repos/588850353
git clone --depth 1 --no-tags https://github.com/hannahlila04/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/584077515
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CAD-CA1-Permutation-Function.git f:/verilog_sva_gh_scraper/data/full_repos/583964402
git clone --depth 1 --no-tags https://github.com/Mehul-Kumar-Sahoo/Frequency_Divider.git f:/verilog_sva_gh_scraper/data/full_repos/584155449
git clone --depth 1 --no-tags https://github.com/itsubaidrehman/RTL-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/584301650
git clone --depth 1 --no-tags https://github.com/suraj-2306/ProcessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/589123073
git clone --depth 1 --no-tags https://github.com/rythlm/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/589380247
git clone --depth 1 --no-tags https://github.com/EdenAnto/Calculator_IntelChallange2022.git f:/verilog_sva_gh_scraper/data/full_repos/585132520
git clone --depth 1 --no-tags https://github.com/yinghuaxia/Simple-Proccessor.git f:/verilog_sva_gh_scraper/data/full_repos/588128933
git clone --depth 1 --no-tags https://github.com/namu00/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/584086061
git clone --depth 1 --no-tags https://github.com/mattvenn/project5-walkthrough-mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/584725863
git clone --depth 1 --no-tags https://github.com/ESN2022/LOUGHLIMI_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/585170707
git clone --depth 1 --no-tags https://github.com/erenizgi/counterDandJK.git f:/verilog_sva_gh_scraper/data/full_repos/585160178
git clone --depth 1 --no-tags https://github.com/burntchow/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/583986189
git clone --depth 1 --no-tags https://github.com/mstfcaglar/VHDL-Verilog-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/583999951
git clone --depth 1 --no-tags https://github.com/Ghospicer/VerySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/584002085
git clone --depth 1 --no-tags https://github.com/Shazarulislam/RTL-Coding-Data-Flow-Level.git f:/verilog_sva_gh_scraper/data/full_repos/584069706
git clone --depth 1 --no-tags https://github.com/debashish101tech/Multiplier_with_data_and_control_path.git f:/verilog_sva_gh_scraper/data/full_repos/584315030
git clone --depth 1 --no-tags https://github.com/ESN2022/El-Wasmi_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/588564035
git clone --depth 1 --no-tags https://github.com/Subhajit009iitr/Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/588522956
git clone --depth 1 --no-tags https://github.com/plutonh/CS_Class_tasks.git f:/verilog_sva_gh_scraper/data/full_repos/588443314
git clone --depth 1 --no-tags https://github.com/Rezajahani8x/MIPS-Processor-I.git f:/verilog_sva_gh_scraper/data/full_repos/586198468
git clone --depth 1 --no-tags https://github.com/MohamedAdel0301/Arch-Project.git f:/verilog_sva_gh_scraper/data/full_repos/585664658
git clone --depth 1 --no-tags https://github.com/X-HUXI/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/586157050
git clone --depth 1 --no-tags https://github.com/109321001/rockpapersistor.git f:/verilog_sva_gh_scraper/data/full_repos/587094827
git clone --depth 1 --no-tags https://github.com/HakeemOS/FullAdder4Bit.git f:/verilog_sva_gh_scraper/data/full_repos/587056571
git clone --depth 1 --no-tags https://github.com/Onkar-Joshi/Dynamic-Pattern-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/585407598
git clone --depth 1 --no-tags https://github.com/Ah-nasr/Architecture_project_APB.git f:/verilog_sva_gh_scraper/data/full_repos/585641464
git clone --depth 1 --no-tags https://github.com/clyee0807/Pinball.git f:/verilog_sva_gh_scraper/data/full_repos/586168453
git clone --depth 1 --no-tags https://github.com/DumplingIsNice/2022P4P-41-Extension-to-RISC-V-ISA-for-an-Application-Specific-Resource-Scarce-Soft-Core-CNN-Process.git f:/verilog_sva_gh_scraper/data/full_repos/586179277
git clone --depth 1 --no-tags https://github.com/evsenin/Simulink_HDL_Libero.git f:/verilog_sva_gh_scraper/data/full_repos/586268280
git clone --depth 1 --no-tags https://github.com/bryan-kwan/pongers.git f:/verilog_sva_gh_scraper/data/full_repos/587520776
git clone --depth 1 --no-tags https://github.com/puranikvinit/braille-to-ascii.git f:/verilog_sva_gh_scraper/data/full_repos/586859592
git clone --depth 1 --no-tags https://github.com/jemfgeronimo/ltc235x_hw_test.git f:/verilog_sva_gh_scraper/data/full_repos/586739855
git clone --depth 1 --no-tags https://github.com/husni-faiz/traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/587386546
git clone --depth 1 --no-tags https://github.com/Sainzgupta/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/587326395
git clone --depth 1 --no-tags https://github.com/chihyeong-an/AI_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/586742254
git clone --depth 1 --no-tags https://github.com/hsidd1/Datapath-and-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/587419426
git clone --depth 1 --no-tags https://github.com/943861lkfH/lab5_processor.git f:/verilog_sva_gh_scraper/data/full_repos/587453782
git clone --depth 1 --no-tags https://github.com/MatanShemesh10/3X3_Matrix_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/588100282
git clone --depth 1 --no-tags https://github.com/yunzhong8/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/589645498
git clone --depth 1 --no-tags https://github.com/hanashraf/Arch_Project.git f:/verilog_sva_gh_scraper/data/full_repos/585712663
git clone --depth 1 --no-tags https://github.com/Anjanamb/FPGA-Implementation-and-interfacing.git f:/verilog_sva_gh_scraper/data/full_repos/589030533
git clone --depth 1 --no-tags https://github.com/kamiki2363/ELEC5140_Project.git f:/verilog_sva_gh_scraper/data/full_repos/588176549
git clone --depth 1 --no-tags https://github.com/bennytsai1234/logic_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/588175647
git clone --depth 1 --no-tags https://github.com/icgrp/asym_bft.git f:/verilog_sva_gh_scraper/data/full_repos/584190586
git clone --depth 1 --no-tags https://github.com/SizeDrip/Past-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/585726309
git clone --depth 1 --no-tags https://github.com/huxiao1/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/584679465
git clone --depth 1 --no-tags https://github.com/patelkharsh2/EmojiRaceFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/586089815
git clone --depth 1 --no-tags https://github.com/jolycode/-VSCPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/588132902
git clone --depth 1 --no-tags https://github.com/juhiyon/uart_tx_rx_book_version.git f:/verilog_sva_gh_scraper/data/full_repos/586692454
git clone --depth 1 --no-tags https://github.com/psteko/fpga-verilog-blackjack.git f:/verilog_sva_gh_scraper/data/full_repos/588295124
git clone --depth 1 --no-tags https://github.com/CalebMartim/lcl.git f:/verilog_sva_gh_scraper/data/full_repos/588263674
git clone --depth 1 --no-tags https://github.com/ESN2022/DEMAGALHAES_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/588563798
git clone --depth 1 --no-tags https://github.com/LiteinXW/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/587194139
git clone --depth 1 --no-tags https://github.com/yangyiqiu123/fpga_project.git f:/verilog_sva_gh_scraper/data/full_repos/587186054
git clone --depth 1 --no-tags https://github.com/paras204/CS_220.git f:/verilog_sva_gh_scraper/data/full_repos/589494999
git clone --depth 1 --no-tags https://github.com/Aisha-Hassan/Aisha-Hassan.git f:/verilog_sva_gh_scraper/data/full_repos/589357733
git clone --depth 1 --no-tags https://github.com/siewyangzhi/EE2026-Project.git f:/verilog_sva_gh_scraper/data/full_repos/588926397
git clone --depth 1 --no-tags https://github.com/HakeemOS/FlipFlops.git f:/verilog_sva_gh_scraper/data/full_repos/588975147
git clone --depth 1 --no-tags https://github.com/michael-ngx/digital-systems-labs.git f:/verilog_sva_gh_scraper/data/full_repos/587713763
git clone --depth 1 --no-tags https://github.com/oliviawu77/ConvolutionEngine.git f:/verilog_sva_gh_scraper/data/full_repos/587977447
git clone --depth 1 --no-tags https://github.com/xwxb/FPGA_8_bit_CPU_CourseDesignByBJFU.git f:/verilog_sva_gh_scraper/data/full_repos/584108993
git clone --depth 1 --no-tags https://github.com/Meet-Patel2580/Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/584938355
git clone --depth 1 --no-tags https://github.com/ESN2022/Kanaan_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/585160553
git clone --depth 1 --no-tags https://github.com/Dbailey22/Electrical-Engineering.git f:/verilog_sva_gh_scraper/data/full_repos/586352900
git clone --depth 1 --no-tags https://github.com/paul86992/IC-Design-Contest-2022-Group-B.git f:/verilog_sva_gh_scraper/data/full_repos/586883459
git clone --depth 1 --no-tags https://github.com/gczcqu/cqu_mips_design.git f:/verilog_sva_gh_scraper/data/full_repos/586880945
git clone --depth 1 --no-tags https://github.com/eugene1031/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/587803860
git clone --depth 1 --no-tags https://github.com/Digital-EDA/Digital-IDE.git f:/verilog_sva_gh_scraper/data/full_repos/591207422
git clone --depth 1 --no-tags https://github.com/sfmth/OpenSpike.git f:/verilog_sva_gh_scraper/data/full_repos/595651094
git clone --depth 1 --no-tags https://github.com/metr0jw/Spiking-Neural-Network-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/589877152
git clone --depth 1 --no-tags https://github.com/Xilinx/xup_embedded_system_design_flow.git f:/verilog_sva_gh_scraper/data/full_repos/590180293
git clone --depth 1 --no-tags https://github.com/Mr-Bossman/KISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/590037855
git clone --depth 1 --no-tags https://github.com/sycuricon/MorFuzz.git f:/verilog_sva_gh_scraper/data/full_repos/596046459
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/596388748
git clone --depth 1 --no-tags https://github.com/b-dmitry1/fpga286r2.git f:/verilog_sva_gh_scraper/data/full_repos/591931096
git clone --depth 1 --no-tags https://github.com/opensmartnic/panic_with_cocotb.git f:/verilog_sva_gh_scraper/data/full_repos/589830578
git clone --depth 1 --no-tags https://github.com/DfX-NYUAD/TrojanSAINT.git f:/verilog_sva_gh_scraper/data/full_repos/593958867
git clone --depth 1 --no-tags https://github.com/antongale/arcade-performan.git f:/verilog_sva_gh_scraper/data/full_repos/591848329
git clone --depth 1 --no-tags https://github.com/PAVAN-RAAVI/100-DAYS-OF-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/592753296
git clone --depth 1 --no-tags https://github.com/rfAbedi/Elevator-State-machine.git f:/verilog_sva_gh_scraper/data/full_repos/591503387
git clone --depth 1 --no-tags https://github.com/ShichenQiao/ECE554_SP23_FPGA_Handwriting_Recognition.git f:/verilog_sva_gh_scraper/data/full_repos/593870257
git clone --depth 1 --no-tags https://github.com/LIV2/CIDER.git f:/verilog_sva_gh_scraper/data/full_repos/590349654
git clone --depth 1 --no-tags https://github.com/Hyunho-Won/cdma_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/592648872
git clone --depth 1 --no-tags https://github.com/pseudo-aloha/CVSD_Final.git f:/verilog_sva_gh_scraper/data/full_repos/590909304
git clone --depth 1 --no-tags https://github.com/Zeba-Xie/Open-USB2.0-Device-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/596573243
git clone --depth 1 --no-tags https://github.com/simple-crypto/SMAesH.git f:/verilog_sva_gh_scraper/data/full_repos/592355105
git clone --depth 1 --no-tags https://github.com/utcs-scea/amorphos-fsrf.git f:/verilog_sva_gh_scraper/data/full_repos/592374041
git clone --depth 1 --no-tags https://github.com/spnadig/GF180_GAFE_1.git f:/verilog_sva_gh_scraper/data/full_repos/595865727
git clone --depth 1 --no-tags https://github.com/chipsalliance/rocket-pcb.git f:/verilog_sva_gh_scraper/data/full_repos/595589457
git clone --depth 1 --no-tags https://github.com/XAli-SHX/Implementation-of-an-Edge-Detection-Filter-Using-the-Avalon-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/592703647
git clone --depth 1 --no-tags https://github.com/aaqdas/xor-memory-generator.git f:/verilog_sva_gh_scraper/data/full_repos/593470719
git clone --depth 1 --no-tags https://github.com/DoniaGameel/verilog-multipliers-with-synthesis-and-routing.git f:/verilog_sva_gh_scraper/data/full_repos/593744665
git clone --depth 1 --no-tags https://github.com/The8BitEnthusiast/apple-1-video-terminal-on-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/597087248
