verilog xil_defaultlib --include "F:/Xilinx/Vitis/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Lab6.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl" --include "../../../../Lab6.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl" --include "../../../../Lab6.gen/sources_1/bd/Lab2_Block_Design/ipshared/1b7e/hdl/verilog" --include "../../../../Lab6.gen/sources_1/bd/Lab2_Block_Design/ipshared/122e/hdl/verilog" --include "../../../../Lab6.gen/sources_1/bd/Lab2_Block_Design/ipshared/affe/hdl/verilog" --include "../../../../Lab6.gen/sources_1/bd/Lab2_Block_Design/ipshared/20d0/hdl/verilog" --include "../../../../Lab6.gen/sources_1/bd/Lab2_Block_Design/ipshared/c420/hdl" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_processing_system7_0_1/sim/Lab2_Block_Design_processing_system7_0_1.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_xbar_0/sim/Lab2_Block_Design_xbar_0.v" \
"../../../bd/Lab2_Block_Design/sim/Lab2_Block_Design.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_0/sim/Lab2_Block_Design_auto_pc_0.v" \
"../../../bd/Lab2_Block_Design/ipshared/b180/math_ip.srcs/sources_1/imports/lab2/math_ip.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_math_ip_0_0/sim/Lab2_Block_Design_math_ip_0_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_ila_0_0/sim/Lab2_Block_Design_ila_0_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_vio_0_0/sim/Lab2_Block_Design_vio_0_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/ip/ip_0/sim/bd_a638_ila_lib_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/ip/ip_1/bd_a638_g_inst_0_gigantic_mux.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/ip/ip_1/sim/bd_a638_g_inst_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/ip/ip_2/sim/bd_a638_slot_0_aw_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/ip/ip_3/sim/bd_a638_slot_0_w_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/ip/ip_4/sim/bd_a638_slot_0_b_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/ip/ip_5/sim/bd_a638_slot_0_ar_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/ip/ip_6/sim/bd_a638_slot_0_r_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/bd_0/sim/bd_a638.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_system_ila_0_0/sim/Lab2_Block_Design_system_ila_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
