
Efinix FPGA Placement and Routing.
Version: 2021.2.323 
Compiled: Dec 15 2021.

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T85F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0021863 seconds.
	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 12.592 MB, end = 12.592 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 78.456 MB
VDB Netlist Checker resident set memory usage: begin = 21.916 MB, end = 22.124 MB, delta = 0.208 MB
	VDB Netlist Checker peak resident set memory usage = 60.328 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.interface.csv'.
Successfully processed interface constraints file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.interface.csv".
Creating interface clock pin tx_esc_pll_CLKOUT0.
Creating interface clock buffer tx_esc_pll_CLKOUT0~CLKBUF.
Creating interface clock buffer tx_pixel_clk~CLKBUF.
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #1(sw4) has no fanout.
Removing input.
logical_block #2(sw5) has no fanout.
Removing input.
Pass 0: Swept away 2 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 2 blocks in total.
Removed 0 LUT buffers.
Sweeped away 2 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.vdb".
Netlist pre-processing took 0.0197218 seconds.
	Netlist pre-processing took 0.015625 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 12.112 MB, end = 13.344 MB, delta = 1.232 MB
	Netlist pre-processing peak virtual memory usage = 78.456 MB
Netlist pre-processing resident set memory usage: begin = 21.404 MB, end = 23.292 MB, delta = 1.888 MB
	Netlist pre-processing peak resident set memory usage = 60.328 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
***** Beginning stage packing ... *****
Generate proto netlist for file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.net_proto" took 0.001 seconds
Creating IO constraints file 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.io_place'
Packing took 0.0037664 seconds.
	Packing took 0 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 30.64 MB, end = 30.64 MB, delta = 0 MB
	Packing peak virtual memory usage = 78.456 MB
Packing resident set memory usage: begin = 40.304 MB, end = 40.54 MB, delta = 0.236 MB
	Packing peak resident set memory usage = 60.328 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.net_proto
Read proto netlist for file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.net_proto" took 0 seconds
Setup net and block data structure took 0.005 seconds
Packed netlist loading took 0.0164745 seconds.
	Packed netlist loading took 0.015625 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 30.64 MB, end = 31.9 MB, delta = 1.26 MB
	Packed netlist loading peak virtual memory usage = 78.456 MB
Packed netlist loading resident set memory usage: begin = 40.548 MB, end = 41.952 MB, delta = 1.404 MB
	Packed netlist loading peak resident set memory usage = 81.004 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****
WARNING(1): [SDC line 17] Clock name or regular expression (mipi_rx_cal_clk) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(2): [SDC line 19] Clock name or regular expression (rx_vga_clk) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(3): [SDC line 20] Clock name or regular expression (rx_pixel_clk) does not correspond to any nets.
If you'd like to create a virtual clock, use the '-name' keyword without providing any target clock.
Unable to create clock due to warning found
WARNING(4): [SDC line 87] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[3]" does not correspond to any ports.
WARNING(5): [SDC line 87] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[2]" does not correspond to any ports.
WARNING(6): [SDC line 87] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[1]" does not correspond to any ports.
WARNING(7): [SDC line 87] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[0]" does not correspond to any ports.
WARNING(8): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(9): [SDC line 88] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[3]" does not correspond to any ports.
WARNING(10): [SDC line 88] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[2]" does not correspond to any ports.
WARNING(11): [SDC line 88] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[1]" does not correspond to any ports.
WARNING(12): [SDC line 88] Specified get_ports name or regular expression "my_mipi_rx_VC_ENA[0]" does not correspond to any ports.
WARNING(13): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(14): [SDC line 89] Specified get_ports name or regular expression "my_mipi_rx_CLEAR" does not correspond to any ports.
WARNING(15): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(16): [SDC line 90] Specified get_ports name or regular expression "my_mipi_rx_CLEAR" does not correspond to any ports.
WARNING(17): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(18): [SDC line 91] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[3]" does not correspond to any ports.
WARNING(19): [SDC line 91] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[2]" does not correspond to any ports.
WARNING(20): [SDC line 91] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[1]" does not correspond to any ports.
WARNING(21): [SDC line 91] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[0]" does not correspond to any ports.
WARNING(22): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(23): [SDC line 92] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[3]" does not correspond to any ports.
WARNING(24): [SDC line 92] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[2]" does not correspond to any ports.
WARNING(25): [SDC line 92] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[1]" does not correspond to any ports.
WARNING(26): [SDC line 92] Specified get_ports name or regular expression "my_mipi_rx_VSYNC[0]" does not correspond to any ports.
WARNING(27): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(28): [SDC line 93] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[3]" does not correspond to any ports.
WARNING(29): [SDC line 93] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[2]" does not correspond to any ports.
WARNING(30): [SDC line 93] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[1]" does not correspond to any ports.
WARNING(31): [SDC line 93] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[0]" does not correspond to any ports.
WARNING(32): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(33): [SDC line 94] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[3]" does not correspond to any ports.
WARNING(34): [SDC line 94] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[2]" does not correspond to any ports.
WARNING(35): [SDC line 94] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[1]" does not correspond to any ports.
WARNING(36): [SDC line 94] Specified get_ports name or regular expression "my_mipi_rx_HSYNC[0]" does not correspond to any ports.
WARNING(37): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(38): [SDC line 95] Specified get_ports name or regular expression "my_mipi_rx_VALID" does not correspond to any ports.
WARNING(39): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(40): [SDC line 96] Specified get_ports name or regular expression "my_mipi_rx_VALID" does not correspond to any ports.
WARNING(41): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(42): [SDC line 97] Specified get_ports name or regular expression "my_mipi_rx_CNT[3]" does not correspond to any ports.
WARNING(43): [SDC line 97] Specified get_ports name or regular expression "my_mipi_rx_CNT[2]" does not correspond to any ports.
WARNING(44): [SDC line 97] Specified get_ports name or regular expression "my_mipi_rx_CNT[1]" does not correspond to any ports.
WARNING(45): [SDC line 97] Specified get_ports name or regular expression "my_mipi_rx_CNT[0]" does not correspond to any ports.
WARNING(46): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(47): [SDC line 98] Specified get_ports name or regular expression "my_mipi_rx_CNT[3]" does not correspond to any ports.
WARNING(48): [SDC line 98] Specified get_ports name or regular expression "my_mipi_rx_CNT[2]" does not correspond to any ports.
WARNING(49): [SDC line 98] Specified get_ports name or regular expression "my_mipi_rx_CNT[1]" does not correspond to any ports.
WARNING(50): [SDC line 98] Specified get_ports name or regular expression "my_mipi_rx_CNT[0]" does not correspond to any ports.
WARNING(51): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
No ports found in design
WARNING(52): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
No ports found in design
WARNING(53): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
No ports found in design
WARNING(54): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
No ports found in design
WARNING(55): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(56): [SDC line 103] Specified get_ports name or regular expression "my_mipi_rx_ULPS_CLK" does not correspond to any ports.
WARNING(57): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(58): [SDC line 104] Specified get_ports name or regular expression "my_mipi_rx_ULPS_CLK" does not correspond to any ports.
WARNING(59): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(60): [SDC line 105] Specified get_ports name or regular expression "my_mipi_rx_ULPS[3]" does not correspond to any ports.
WARNING(61): [SDC line 105] Specified get_ports name or regular expression "my_mipi_rx_ULPS[2]" does not correspond to any ports.
WARNING(62): [SDC line 105] Specified get_ports name or regular expression "my_mipi_rx_ULPS[1]" does not correspond to any ports.
WARNING(63): [SDC line 105] Specified get_ports name or regular expression "my_mipi_rx_ULPS[0]" does not correspond to any ports.
WARNING(64): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(65): [SDC line 106] Specified get_ports name or regular expression "my_mipi_rx_ULPS[3]" does not correspond to any ports.
WARNING(66): [SDC line 106] Specified get_ports name or regular expression "my_mipi_rx_ULPS[2]" does not correspond to any ports.
WARNING(67): [SDC line 106] Specified get_ports name or regular expression "my_mipi_rx_ULPS[1]" does not correspond to any ports.
WARNING(68): [SDC line 106] Specified get_ports name or regular expression "my_mipi_rx_ULPS[0]" does not correspond to any ports.
WARNING(69): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(70): [SDC line 137] Specified get_ports name or regular expression "bscan_TDO" does not correspond to any ports.
WARNING(71): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(72): [SDC line 138] Specified get_ports name or regular expression "bscan_TDO" does not correspond to any ports.
WARNING(73): Unable to set output delay due to warnings found
Unable to set output delay due to warning found
WARNING(74): [SDC line 139] Specified get_ports name or regular expression "bscan_CAPTURE" does not correspond to any ports.
WARNING(75): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(76): [SDC line 140] Specified get_ports name or regular expression "bscan_CAPTURE" does not correspond to any ports.
WARNING(77): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(78): [SDC line 141] Specified get_ports name or regular expression "bscan_RESET" does not correspond to any ports.
WARNING(79): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(80): [SDC line 142] Specified get_ports name or regular expression "bscan_RESET" does not correspond to any ports.
WARNING(81): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(82): [SDC line 143] Specified get_ports name or regular expression "bscan_RUNTEST" does not correspond to any ports.
WARNING(83): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(84): [SDC line 144] Specified get_ports name or regular expression "bscan_RUNTEST" does not correspond to any ports.
WARNING(85): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(86): [SDC line 145] Specified get_ports name or regular expression "bscan_SEL" does not correspond to any ports.
WARNING(87): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(88): [SDC line 146] Specified get_ports name or regular expression "bscan_SEL" does not correspond to any ports.
WARNING(89): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(90): [SDC line 147] Specified get_ports name or regular expression "bscan_UPDATE" does not correspond to any ports.
WARNING(91): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(92): [SDC line 148] Specified get_ports name or regular expression "bscan_UPDATE" does not correspond to any ports.
WARNING(93): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(94): [SDC line 149] Specified get_ports name or regular expression "bscan_SHIFT" does not correspond to any ports.
WARNING(95): Unable to set input delay due to warnings found
Unable to set input delay due to warning found
WARNING(96): [SDC line 150] Specified get_ports name or regular expression "bscan_SHIFT" does not correspond to any ports.
WARNING(97): Unable to set input delay due to warnings found
Unable to set input delay due to warning found

SDC file 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.sdc' parsed successfully.
3 clocks (including virtual clocks), 0 inputs and 172 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.interface.csv'.
Successfully processed interface constraints file "C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.interface.csv".
Writing IO placement constraints to 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow\mipi_loopback.interface.io'.

Reading placement constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow\mipi_loopback.interface.io'.

Reading placement constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_pnr\mipi_loopback.io_place'.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
NumRegions 1
Starting Global Placer ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1        1369           20678         1.8%
          2        1058           20889         2.7%
          3         933           20889         4.2%
          4         752           20889         5.3%
          5         521           20485        10.3%
          6         608           18939        11.7%
          7         602           19275        13.4%
          8         668           19495        20.3%
          9         494           19531        25.1%
         10         535           19730        30.0%
         11         515           19485        35.2%
         12         492           18927        39.8%
         13         468           19002        45.5%
         14         457           18745        46.0%
         15         451           18730        50.6%
         16         465           19288        50.6%
         17         441           18339        52.4%
         18         437           18743        53.9%
         19         502           19110        53.9%
         20         478           18669        55.1%
         21         494           19429        56.3%
         22         493           18680        56.7%
         23         488           19429        56.7%
         24         484           19429        59.0%
         25         449           18979        59.4%
         26         462           18678        61.3%
         27         453           18237        63.2%
         28         462           18678        63.2%
         29         443           18513        63.2%
         30         432           18513        63.4%
         31         441           18447        65.0%
         32         440           18072        66.6%
         33         439           18237        66.7%
         34         438           18628        71.0%
         35         441           18447        71.0%
         36         438           18780        72.0%
         37         441           18780        72.6%
         38         440           18339        74.2%
         39         446           18339        74.2%
         40         443           18339        76.0%
         41         453           17977        76.0%
         42         415           18334        78.1%
         43         430           18018        78.8%
         44         428           18018        79.4%
         45         438           18018        80.4%
         46         432           18018        82.2%
         47         415           18018        82.2%
         48         422           18018        82.7%
         49         425           18018        83.8%
         50         416           18018        86.5%
         51         424           18018        86.5%
         52         419           17989        86.5%
         53         422           17989        86.5%
         54         416           17980        86.5%
         55         423           18420        86.5%
         56         412           17985        86.5%
         57         412           18399        87.5%
         58         402           18396        87.6%
         59         401           18329        92.3%
         60         399           18332        93.4%
         61         392           18332        94.4%
         62         392           18399        95.2%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0         392            6650        30.0
          1         504            6601        30.0
          2         644            6436        30.0
          3         593            6425        29.7
          4         595            6278        28.8
          5         614            5817        27.7
          6         620            5817        26.5
          7         595            5817        25.4
          8         582            5778        24.2
          9         561            5778        23.1
         10         520            5735        21.9
         11         513            5906        20.8
         12         524            5906        19.5
         13         505            5759        18.5
         14         501            5759        17.5
         15         490            5759        16.8
         16         486            5759        15.9
         17         496            5759        15.2
         18         478            5759        14.5
         19         470            5759        13.8
         20         461            5759        13.1
         21         461            5721        12.5
         22         474            5721        11.9
         23         472            5965        11.4
         24         464            6003        11.0
         25         456            5999        10.6
         26         450            5999        10.2
         27         441            5999         9.8
         28         423            5752         9.4
         29         410            5752         9.2
         30         407            5734         8.9
         31         413            5733         8.5
         32         380            5733         8.2
         33         348            5696         7.9
         34         335            5697         7.6
         35         331            5965         7.2
         36         313            6046         6.8
         37         314            5863         6.5
         38         300            5911         6.2
         39         300            5803         5.9
         40         300            5803         5.6
         41         294            5803         5.4
         42         288            5803         5.2
         43         284            5803         5.0
         44         283            5803         4.7
         45         269            5803         4.5
         46         255            5803         4.4
         47         251            5803         4.0
Placement successful: 132 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.00603765 at 338,643
Congestion-weighted HPWL per net: 0.945211

Reading placement constraints from 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.qplace'.
[TimingCost::InitializeTimingData]
Finished Realigning Types (48 blocks needed type change)
[TimingCost::InitializeTimingData]

Completed placement consistency check successfully.

Placement estimated critical path delay: 5.68299 ns
Successfully created FPGA place file 'C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.place'
Placement took 16.3071 seconds.
	Placement took 13.7812 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 31.9 MB, end = 55.572 MB, delta = 23.672 MB
	Placement peak virtual memory usage = 916.844 MB
Placement resident set memory usage: begin = 41.968 MB, end = 64.64 MB, delta = 22.672 MB
	Placement peak resident set memory usage = 905.864 MB
***** Ending stage placement *****
