INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/FC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/FP16_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP16_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/FP16_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP16_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/FP16_reciprocal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP16_reciprocal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/con_max_fc_relu_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_max_fc_relu_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/convo_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convo_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/convo_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convo_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/exponent_and_reciprocal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponent_and_sum_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/exponent_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponent_compute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/max_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_FP16max
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/maxpooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/node_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module node_compute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/node_relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module node_relu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/pooling_via_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling_via_row
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/softmax_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_func
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/top_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
