From 48ace5181ac6e2fa2c7f294952f73017e565818d Mon Sep 17 00:00:00 2001
From: Chirag Parekh <chirag.parekh@xilinx.com>
Date: Mon, 6 Mar 2017 22:07:41 -0800
Subject: [PATCH 1404/1566] pinctrl: zynqmp: Reset pin config when it's freed

commit  089db663dc3f78e1548c3f41c69cf863ba630b55 from
https://github.com/Xilinx/linux-xlnx.git

Reset pin config when the pin is freed. This makes it a
GPIO (reset config) and makes it available to be used as EMIO.

Signed-off-by: Chirag Parekh <chirag.parekh@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/pinctrl/pinctrl-zynqmp.c |   20 ++++++++++++++++++++
 1 files changed, 20 insertions(+), 0 deletions(-)

diff --git a/drivers/pinctrl/pinctrl-zynqmp.c b/drivers/pinctrl/pinctrl-zynqmp.c
index d93bfbf..36d40e2 100644
--- a/drivers/pinctrl/pinctrl-zynqmp.c
+++ b/drivers/pinctrl/pinctrl-zynqmp.c
@@ -1702,11 +1702,31 @@ static int zynqmp_pinmux_set_mux(struct pinctrl_dev *pctldev,
 	return 0;
 }
 
+static int zynqmp_pinmux_free_pin(struct pinctrl_dev *pctldev, unsigned pin)
+{
+	struct zynqmp_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
+	u32 addr_offset, mask;
+	int ret;
+
+	addr_offset = pctrl->iouaddr + 4 * pin;
+	mask = ZYNQMP_PINMUX_MUX_MASK << ZYNQMP_PINMUX_MUX_SHIFT;
+
+	/* Reset MIO pin mux to release it from peripheral mapping */
+	ret = zynqmp_pctrl_writereg(0, addr_offset, mask);
+	if (ret) {
+		dev_err(pctldev->dev, "write failed at 0x%x\n", addr_offset);
+		return -EIO;
+	}
+
+	return 0;
+}
+
 static const struct pinmux_ops zynqmp_pinmux_ops = {
 	.get_functions_count = zynqmp_pmux_get_functions_count,
 	.get_function_name = zynqmp_pmux_get_function_name,
 	.get_function_groups = zynqmp_pmux_get_function_groups,
 	.set_mux = zynqmp_pinmux_set_mux,
+	.free = zynqmp_pinmux_free_pin,
 };
 
 /* pinconfig */
-- 
1.7.5.4

