

================================================================
== Vitis HLS Report for 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2'
================================================================
* Date:           Wed Mar 12 17:43:17 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       fully_connected_fprop_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_290_2  |        ?|        ?|        19|          7|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      123|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     8|      388|      127|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      133|    -|
|Register             |        -|     -|      319|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     8|      707|      383|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U2  |dmul_64ns_64ns_64_8_max_dsp_1  |        0|   8|  388|  127|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   8|  388|  127|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln290_fu_149_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln292_1_fu_179_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln292_fu_184_p2    |         +|   0|  0|  18|          11|          11|
    |ap_condition_188       |       and|   0|  0|   2|           1|           1|
    |ap_condition_412       |       and|   0|  0|   2|           1|           1|
    |ap_condition_415       |       and|   0|  0|   2|           1|           1|
    |ap_condition_85        |       and|   0|  0|   2|           1|           1|
    |icmp_ln290_fu_143_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 123|          90|          61|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  43|          8|    1|          8|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   31|         62|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |j_fu_58                           |   9|          2|   31|         62|
    |phi_mul_fu_50                     |   9|          2|   11|         22|
    |sum_fu_54                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 133|         28|  207|        420|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |c5_conv_layer_map_data_load_reg_275  |  64|   0|   64|          0|
    |icmp_ln290_reg_256                   |   1|   0|    1|          0|
    |icmp_ln290_reg_256_pp0_iter1_reg     |   1|   0|    1|          0|
    |j_fu_58                              |  31|   0|   31|          0|
    |mul_reg_295                          |  64|   0|   64|          0|
    |phi_mul_fu_50                        |  11|   0|   11|          0|
    |sum_fu_54                            |  64|   0|   64|          0|
    |trunc_ln290_reg_260                  |   7|   0|    7|          0|
    |trunc_ln292_reg_280                  |  64|   0|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 319|   0|  319|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+------+------------+-------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits |  Protocol  |                  Source Object                  |    C Type    |
+---------------------------------+-----+------+------------+-------------------------------------------------+--------------+
|ap_clk                           |   in|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|ap_rst                           |   in|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|ap_start                         |   in|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|ap_done                          |  out|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|ap_idle                          |  out|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|ap_ready                         |  out|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|ap_ce                            |   in|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|grp_fu_160_p_din0                |  out|    64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|grp_fu_160_p_din1                |  out|    64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|grp_fu_160_p_opcode              |  out|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|grp_fu_160_p_dout0               |   in|    64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|grp_fu_160_p_ce                  |  out|     1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_290_2|  return value|
|c5_conv_layer_map_count_load     |   in|    32|     ap_none|                     c5_conv_layer_map_count_load|        scalar|
|c5_conv_layer_map_data_address0  |  out|    17|   ap_memory|                           c5_conv_layer_map_data|         array|
|c5_conv_layer_map_data_ce0       |  out|     1|   ap_memory|                           c5_conv_layer_map_data|         array|
|c5_conv_layer_map_data_q0        |   in|    64|   ap_memory|                           c5_conv_layer_map_data|         array|
|empty_8                          |   in|    11|     ap_none|                                          empty_8|        scalar|
|empty                            |   in|    11|     ap_none|                                            empty|        scalar|
|output_layer_kernel_address0     |  out|    11|   ap_memory|                              output_layer_kernel|         array|
|output_layer_kernel_ce0          |  out|     1|   ap_memory|                              output_layer_kernel|         array|
|output_layer_kernel_q0           |   in|  3200|   ap_memory|                              output_layer_kernel|         array|
|sum_out                          |  out|    64|      ap_vld|                                          sum_out|       pointer|
|sum_out_ap_vld                   |  out|     1|      ap_vld|                                          sum_out|       pointer|
+---------------------------------+-----+------+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 7, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 22 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../source/hls.cpp:289]   --->   Operation 23 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../source/hls.cpp:290]   --->   Operation 24 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %output_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 27 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty_8"   --->   Operation 28 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%c5_conv_layer_map_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c5_conv_layer_map_count_load"   --->   Operation 29 'read' 'c5_conv_layer_map_count_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln290 = store i31 0, i31 %j" [../source/hls.cpp:290]   --->   Operation 30 'store' 'store_ln290' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln289 = store i64 0, i64 %sum" [../source/hls.cpp:289]   --->   Operation 31 'store' 'store_ln289' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %phi_mul"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [../source/hls.cpp:290]   --->   Operation 34 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i31 %j_1" [../source/hls.cpp:290]   --->   Operation 35 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln290 = icmp_slt  i32 %zext_ln290, i32 %c5_conv_layer_map_count_load_read" [../source/hls.cpp:290]   --->   Operation 36 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.87ns)   --->   "%add_ln290 = add i31 %j_1, i31 1" [../source/hls.cpp:290]   --->   Operation 37 'add' 'add_ln290' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %for.inc22.loopexit.exitStub, void %for.inc.split" [../source/hls.cpp:290]   --->   Operation 38 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i31 %j_1" [../source/hls.cpp:290]   --->   Operation 39 'trunc' 'trunc_ln290' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln290 = store i31 %add_ln290, i31 %j" [../source/hls.cpp:290]   --->   Operation 40 'store' 'store_ln290' <Predicate = (icmp_ln290)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%phi_mul_load = load i11 %phi_mul" [../source/hls.cpp:292]   --->   Operation 41 'load' 'phi_mul_load' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln290, i10 0" [../source/hls.cpp:292]   --->   Operation 42 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i17 %tmp_1" [../source/hls.cpp:292]   --->   Operation 43 'zext' 'zext_ln292_1' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%c5_conv_layer_map_data_addr = getelementptr i64 %c5_conv_layer_map_data, i64 0, i64 %zext_ln292_1" [../source/hls.cpp:292]   --->   Operation 44 'getelementptr' 'c5_conv_layer_map_data_addr' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.98ns)   --->   "%c5_conv_layer_map_data_load = load i17 %c5_conv_layer_map_data_addr" [../source/hls.cpp:292]   --->   Operation 45 'load' 'c5_conv_layer_map_data_load' <Predicate = (icmp_ln290)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_2 : Operation 46 [1/1] (0.73ns)   --->   "%add_ln292_1 = add i11 %phi_mul_load, i11 %tmp_2" [../source/hls.cpp:292]   --->   Operation 46 'add' 'add_ln292_1' <Predicate = (icmp_ln290)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "%add_ln292 = add i11 %phi_mul_load, i11 %tmp" [../source/hls.cpp:292]   --->   Operation 47 'add' 'add_ln292' <Predicate = (icmp_ln290)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i11 %add_ln292" [../source/hls.cpp:292]   --->   Operation 48 'zext' 'zext_ln292' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%output_layer_kernel_addr = getelementptr i3200 %output_layer_kernel, i64 0, i64 %zext_ln292" [../source/hls.cpp:292]   --->   Operation 49 'getelementptr' 'output_layer_kernel_addr' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.64ns)   --->   "%output_layer_kernel_load = load i11 %output_layer_kernel_addr" [../source/hls.cpp:292]   --->   Operation 50 'load' 'output_layer_kernel_load' <Predicate = (icmp_ln290)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln292 = store i11 %add_ln292_1, i11 %phi_mul" [../source/hls.cpp:292]   --->   Operation 51 'store' 'store_ln292' <Predicate = (icmp_ln290)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 52 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c5_conv_layer_map_data_load = load i17 %c5_conv_layer_map_data_addr" [../source/hls.cpp:292]   --->   Operation 52 'load' 'c5_conv_layer_map_data_load' <Predicate = (icmp_ln290)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_3 : Operation 53 [1/2] ( I:1.64ns O:1.64ns )   --->   "%output_layer_kernel_load = load i11 %output_layer_kernel_addr" [../source/hls.cpp:292]   --->   Operation 53 'load' 'output_layer_kernel_load' <Predicate = (icmp_ln290)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i3200 %output_layer_kernel_load" [../source/hls.cpp:292]   --->   Operation 54 'trunc' 'trunc_ln292' <Predicate = (icmp_ln290)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln292 = bitcast i64 %c5_conv_layer_map_data_load" [../source/hls.cpp:292]   --->   Operation 55 'bitcast' 'bitcast_ln292' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln292_1 = bitcast i64 %trunc_ln292" [../source/hls.cpp:292]   --->   Operation 56 'bitcast' 'bitcast_ln292_1' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 57 [8/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1" [../source/hls.cpp:292]   --->   Operation 57 'dmul' 'mul' <Predicate = (icmp_ln290)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 58 [7/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1" [../source/hls.cpp:292]   --->   Operation 58 'dmul' 'mul' <Predicate = (icmp_ln290)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 59 [6/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1" [../source/hls.cpp:292]   --->   Operation 59 'dmul' 'mul' <Predicate = (icmp_ln290)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 60 [5/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1" [../source/hls.cpp:292]   --->   Operation 60 'dmul' 'mul' <Predicate = (icmp_ln290)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 61 [4/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1" [../source/hls.cpp:292]   --->   Operation 61 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 62 [3/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1" [../source/hls.cpp:292]   --->   Operation 62 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 63 [2/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1" [../source/hls.cpp:292]   --->   Operation 63 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 64 [1/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln292, i64 %bitcast_ln292_1" [../source/hls.cpp:292]   --->   Operation 64 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.90>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../source/hls.cpp:292]   --->   Operation 65 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [8/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:292]   --->   Operation 66 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 78 'load' 'sum_load_1' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 79 'write' 'write_ln0' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (!icmp_ln290)> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.90>
ST_13 : Operation 67 [7/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:292]   --->   Operation 67 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 68 [6/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:292]   --->   Operation 68 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.90>
ST_15 : Operation 69 [5/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:292]   --->   Operation 69 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 70 [4/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:292]   --->   Operation 70 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 71 [3/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:292]   --->   Operation 71 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 72 [2/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:292]   --->   Operation 72 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.29>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:289]   --->   Operation 73 'specpipeline' 'specpipeline_ln289' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:290]   --->   Operation 74 'specloopname' 'specloopname_ln290' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 75 [1/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:292]   --->   Operation 75 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln289 = store i64 %sum_1, i64 %sum" [../source/hls.cpp:289]   --->   Operation 76 'store' 'store_ln289' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln290 = br void %for.inc" [../source/hls.cpp:290]   --->   Operation 77 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ c5_conv_layer_map_count_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_layer_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                           (alloca        ) [ 01100000000000000000]
sum                               (alloca        ) [ 01111111111111111111]
j                                 (alloca        ) [ 01000000000000000000]
specinterface_ln0                 (specinterface ) [ 00000000000000000000]
specinterface_ln0                 (specinterface ) [ 00000000000000000000]
tmp                               (read          ) [ 00100000000000000000]
tmp_2                             (read          ) [ 00100000000000000000]
c5_conv_layer_map_count_load_read (read          ) [ 00000000000000000000]
store_ln290                       (store         ) [ 00000000000000000000]
store_ln289                       (store         ) [ 00000000000000000000]
store_ln0                         (store         ) [ 00000000000000000000]
br_ln0                            (br            ) [ 00000000000000000000]
j_1                               (load          ) [ 00000000000000000000]
zext_ln290                        (zext          ) [ 00000000000000000000]
icmp_ln290                        (icmp          ) [ 01111111111110000000]
add_ln290                         (add           ) [ 00000000000000000000]
br_ln290                          (br            ) [ 00000000000000000000]
trunc_ln290                       (trunc         ) [ 00100000000000000000]
store_ln290                       (store         ) [ 00000000000000000000]
phi_mul_load                      (load          ) [ 00000000000000000000]
tmp_1                             (bitconcatenate) [ 00000000000000000000]
zext_ln292_1                      (zext          ) [ 00000000000000000000]
c5_conv_layer_map_data_addr       (getelementptr ) [ 00010000000000000000]
add_ln292_1                       (add           ) [ 00000000000000000000]
add_ln292                         (add           ) [ 00000000000000000000]
zext_ln292                        (zext          ) [ 00000000000000000000]
output_layer_kernel_addr          (getelementptr ) [ 00010000000000000000]
store_ln292                       (store         ) [ 00000000000000000000]
c5_conv_layer_map_data_load       (load          ) [ 00001000000000000000]
output_layer_kernel_load          (load          ) [ 00000000000000000000]
trunc_ln292                       (trunc         ) [ 00001000000000000000]
bitcast_ln292                     (bitcast       ) [ 01111111111100000000]
bitcast_ln292_1                   (bitcast       ) [ 01111111111100000000]
mul                               (dmul          ) [ 01111111000011111111]
sum_load                          (load          ) [ 01111111000001111111]
specpipeline_ln289                (specpipeline  ) [ 00000000000000000000]
specloopname_ln290                (specloopname  ) [ 00000000000000000000]
sum_1                             (dadd          ) [ 00000000000000000000]
store_ln289                       (store         ) [ 00000000000000000000]
br_ln290                          (br            ) [ 00000000000000000000]
sum_load_1                        (load          ) [ 00000000000000000000]
write_ln0                         (write         ) [ 00000000000000000000]
ret_ln0                           (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c5_conv_layer_map_count_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_count_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c5_conv_layer_map_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_layer_kernel">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="phi_mul_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sum_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_2_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="11" slack="0"/>
<pin id="71" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="c5_conv_layer_map_count_load_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c5_conv_layer_map_count_load_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="87" class="1004" name="c5_conv_layer_map_data_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="17" slack="0"/>
<pin id="91" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_conv_layer_map_data_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c5_conv_layer_map_data_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="output_layer_kernel_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3200" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_layer_kernel_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="3200" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="3200" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_layer_kernel_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/12 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln290_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="31" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln289_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="11" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln290_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln290_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln290/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln290_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln290_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln290/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln290_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="0" index="1" bw="31" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_mul_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="1"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="17" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="1"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln292_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln292_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="11" slack="1"/>
<pin id="182" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln292_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="1"/>
<pin id="187" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln292_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln292_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="1"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln292_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3200" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln292/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bitcast_ln292_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln292/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitcast_ln292_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln292_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sum_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="11"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln289_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="18"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/19 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sum_load_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="11"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/12 "/>
</bind>
</comp>

<comp id="224" class="1005" name="phi_mul_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="231" class="1005" name="sum_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="239" class="1005" name="j_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="1"/>
<pin id="248" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="1"/>
<pin id="253" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln290_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln290 "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln290_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="1"/>
<pin id="262" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln290 "/>
</bind>
</comp>

<comp id="265" class="1005" name="c5_conv_layer_map_data_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="17" slack="1"/>
<pin id="267" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_data_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="output_layer_kernel_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="1"/>
<pin id="272" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_layer_kernel_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="c5_conv_layer_map_data_load_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_data_load "/>
</bind>
</comp>

<comp id="280" class="1005" name="trunc_ln292_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln292 "/>
</bind>
</comp>

<comp id="285" class="1005" name="bitcast_ln292_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln292 "/>
</bind>
</comp>

<comp id="290" class="1005" name="bitcast_ln292_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln292_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="mul_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="300" class="1005" name="sum_load_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="74" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="136" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="136" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="149" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="177"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="183"><net_src comp="164" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="164" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="107" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="219"><net_src comp="113" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="227"><net_src comp="50" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="234"><net_src comp="54" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="242"><net_src comp="58" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="249"><net_src comp="62" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="254"><net_src comp="68" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="259"><net_src comp="143" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="155" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="268"><net_src comp="87" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="273"><net_src comp="100" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="278"><net_src comp="94" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="283"><net_src comp="199" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="288"><net_src comp="203" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="293"><net_src comp="207" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="298"><net_src comp="117" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="303"><net_src comp="211" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c5_conv_layer_map_data | {}
	Port: output_layer_kernel | {}
	Port: sum_out | {12 }
 - Input state : 
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_290_2 : c5_conv_layer_map_count_load | {1 }
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_290_2 : c5_conv_layer_map_data | {2 3 }
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_290_2 : empty_8 | {1 }
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_290_2 : empty | {1 }
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_290_2 : output_layer_kernel | {2 3 }
  - Chain level:
	State 1
		store_ln290 : 1
		store_ln289 : 1
		store_ln0 : 1
		j_1 : 1
		zext_ln290 : 2
		icmp_ln290 : 3
		add_ln290 : 2
		br_ln290 : 4
		trunc_ln290 : 2
		store_ln290 : 3
	State 2
		zext_ln292_1 : 1
		c5_conv_layer_map_data_addr : 2
		c5_conv_layer_map_data_load : 3
		add_ln292_1 : 1
		add_ln292 : 1
		zext_ln292 : 2
		output_layer_kernel_addr : 3
		output_layer_kernel_load : 4
		store_ln292 : 2
	State 3
		trunc_ln292 : 1
	State 4
		mul : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		sum_1 : 1
		write_ln0 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln289 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   dadd   |                  grp_fu_113                  |    3    |   685   |   635   |
|----------|----------------------------------------------|---------|---------|---------|
|   dmul   |                  grp_fu_117                  |    8    |   388   |   127   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               add_ln290_fu_149               |    0    |    0    |    38   |
|    add   |              add_ln292_1_fu_179              |    0    |    0    |    18   |
|          |               add_ln292_fu_184               |    0    |    0    |    18   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln290_fu_143              |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                tmp_read_fu_62                |    0    |    0    |    0    |
|   read   |               tmp_2_read_fu_68               |    0    |    0    |    0    |
|          | c5_conv_layer_map_count_load_read_read_fu_74 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   write  |             write_ln0_write_fu_80            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln290_fu_139              |    0    |    0    |    0    |
|   zext   |              zext_ln292_1_fu_174             |    0    |    0    |    0    |
|          |               zext_ln292_fu_189              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |              trunc_ln290_fu_155              |    0    |    0    |    0    |
|          |              trunc_ln292_fu_199              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 tmp_1_fu_167                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    11   |   1073  |   875   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|      bitcast_ln292_1_reg_290      |   64   |
|       bitcast_ln292_reg_285       |   64   |
|c5_conv_layer_map_data_addr_reg_265|   17   |
|c5_conv_layer_map_data_load_reg_275|   64   |
|         icmp_ln290_reg_256        |    1   |
|             j_reg_239             |   31   |
|            mul_reg_295            |   64   |
|  output_layer_kernel_addr_reg_270 |   11   |
|          phi_mul_reg_224          |   11   |
|          sum_load_reg_300         |   64   |
|            sum_reg_231            |   64   |
|           tmp_2_reg_251           |   11   |
|            tmp_reg_246            |   11   |
|        trunc_ln290_reg_260        |    7   |
|        trunc_ln292_reg_280        |   64   |
+-----------------------------------+--------+
|               Total               |   548  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_107 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|     grp_fu_113    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_117    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_117    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   440  ||  1.935  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  1073  |   875  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   45   |
|  Register |    -   |    -   |   548  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1621  |   920  |
+-----------+--------+--------+--------+--------+
