###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:25:57 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.684
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.014 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.005 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX40M | 0.010 | 0.018 |   0.038 |    0.024 | 
     | U1_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.147 | 0.125 |   0.163 |    0.148 | 
     | U0_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.168 |   0.330 |    0.316 | 
     | U0_ClkDiv/div_clk__Exclude_0              | A ^ -> Y ^  | CLKBUFX1M  | 0.101 | 0.086 |   0.416 |    0.402 | 
     | U0_ClkDiv/FE_PHC17_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.065 | 0.268 |   0.684 |    0.670 | 
     | U0_ClkDiv/odd_edge_tog_reg                | SI ^        | SDFFSQX2M  | 0.065 | 0.000 |   0.684 |    0.670 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.014 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.034 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.010 | 0.018 |   0.038 |    0.052 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.147 | 0.125 |   0.163 |    0.177 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.065 |   0.228 |    0.242 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.274 |    0.288 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.326 |    0.341 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.353 |    0.367 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.401 |    0.415 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.448 |    0.462 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.494 |    0.509 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.541 |    0.555 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.592 |    0.606 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.028 | 0.024 |   0.616 |    0.631 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.028 | 0.003 |   0.619 |    0.633 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.669
  Arrival Time                  0.723
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.054 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.034 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX40M | 0.010 | 0.018 |   0.038 |   -0.016 | 
     | U1_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.147 | 0.125 |   0.163 |    0.109 | 
     | U1_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.170 |   0.332 |    0.278 | 
     | U1_ClkDiv/div_clk__Exclude_0              | A ^ -> Y ^  | CLKBUFX1M  | 0.124 | 0.099 |   0.431 |    0.377 | 
     | U1_ClkDiv/FE_PHC16_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.101 | 0.291 |   0.722 |    0.668 | 
     | U1_ClkDiv/odd_edge_tog_reg                | SI ^        | SDFFSQX1M  | 0.101 | 0.001 |   0.723 |    0.669 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.054 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.074 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.010 | 0.018 |   0.038 |    0.092 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.147 | 0.125 |   0.163 |    0.217 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.065 |   0.228 |    0.282 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.274 |    0.328 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.326 |    0.380 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.353 |    0.407 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.401 |    0.455 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.448 |    0.502 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.494 |    0.548 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.541 |    0.595 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.592 |    0.646 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.028 | 0.024 |   0.616 |    0.670 | 
     | U1_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.028 | 0.003 |   0.620 |    0.674 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  0.747
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.063 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.043 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.004 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.053 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.104 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.154 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.202 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.249 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.303 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.322 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.436 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.520 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.164 |   0.747 |    0.684 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.055 | 0.000 |   0.747 |    0.684 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.063 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.083 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.130 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.178 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.229 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.279 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.327 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.375 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.428 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.448 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.564 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.614 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.685 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.638 |    0.701 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  0.751
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.068 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.048 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.000 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.048 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.099 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.149 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.197 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.245 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.298 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.317 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.432 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.516 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.168 |   0.751 |    0.684 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.062 | 0.000 |   0.751 |    0.684 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.068 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.087 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.135 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.183 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.234 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.284 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.332 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.380 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.433 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.452 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.569 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.618 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.690 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.638 |    0.706 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/SI                 (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.747
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.069 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.049 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.002 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.047 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.098 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.148 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.196 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.243 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.297 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.316 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.430 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.514 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.164 |   0.747 |    0.678 | 
     | U0_ref_sync/enable_flop_reg                 | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.747 |    0.678 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.069 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.089 | 
     | scan_clk__L2_I1             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.136 | 
     | scan_clk__L3_I0             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.184 | 
     | scan_clk__L4_I0             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.235 | 
     | scan_clk__L5_I0             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.286 | 
     | scan_clk__L6_I0             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.334 | 
     | scan_clk__L7_I0             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.381 | 
     | scan_clk__L8_I0             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.434 | 
     | scan_clk__L9_I0             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.454 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.570 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.620 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.691 | 
     | U0_ref_sync/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.638 |    0.707 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.683
  Arrival Time                  0.753
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.070 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.050 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.003 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.045 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.096 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.147 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.195 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.242 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.295 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.315 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.429 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.513 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.065 | 0.170 |   0.753 |    0.683 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.065 | 0.000 |   0.753 |    0.683 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.070 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.090 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.137 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.186 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.237 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.287 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.335 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.382 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.436 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.455 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.571 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.621 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.692 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.638 |    0.708 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.637
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.756
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.073 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.054 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.006 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.042 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.093 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.143 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.191 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.239 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.292 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.311 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.426 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.510 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.070 | 0.172 |   0.755 |    0.682 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.070 | 0.000 |   0.756 |    0.682 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.073 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.093 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.141 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.189 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.240 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.290 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.338 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.386 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.439 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.458 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.575 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.624 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.695 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.114 | 0.015 |   0.637 |    0.711 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.610
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.732
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.075 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.058 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |   -0.043 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.076 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.168 |   0.318 |    0.244 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.387 |    0.312 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.387 |    0.312 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.498 |    0.423 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.582 |    0.507 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.150 |   0.732 |    0.658 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.732 |    0.658 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.075 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.092 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |    0.107 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.225 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.065 |   0.216 |    0.290 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.262 |    0.336 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.314 |    0.389 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.340 |    0.415 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.012 | 0.016 |   0.356 |    0.431 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.412 |    0.487 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.412 |    0.487 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.524 |    0.598 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.608 |    0.682 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.058 | 0.002 |   0.610 |    0.685 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.613
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.736
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.075 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.058 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |   -0.043 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.075 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.168 |   0.318 |    0.243 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.387 |    0.311 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.387 |    0.311 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.498 |    0.423 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.582 |    0.507 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.154 |   0.736 |    0.660 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.736 |    0.660 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.075 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.093 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |    0.107 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.226 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.065 |   0.216 |    0.291 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.262 |    0.337 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.314 |    0.389 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.340 |    0.416 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.012 | 0.016 |   0.356 |    0.432 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.412 |    0.488 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.412 |    0.488 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.524 |    0.599 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.608 |    0.683 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.057 | 0.005 |   0.613 |    0.688 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.612
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.736
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.075 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.058 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |   -0.044 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.075 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.168 |   0.318 |    0.243 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.387 |    0.311 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.387 |    0.311 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.498 |    0.423 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.582 |    0.507 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.153 |   0.735 |    0.660 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.736 |    0.660 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.075 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.093 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |    0.107 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.226 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.065 |   0.216 |    0.291 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.262 |    0.337 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.314 |    0.389 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.340 |    0.416 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.012 | 0.016 |   0.356 |    0.432 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.412 |    0.488 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.412 |    0.488 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.524 |    0.599 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.608 |    0.683 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.057 | 0.005 |   0.612 |    0.688 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.612
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.736
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.076 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.059 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |   -0.044 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.074 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.168 |   0.318 |    0.242 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.387 |    0.311 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.387 |    0.311 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.498 |    0.422 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.582 |    0.506 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.154 |   0.736 |    0.660 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.736 |    0.660 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.076 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.093 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |    0.108 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.227 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.065 |   0.216 |    0.292 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.262 |    0.338 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.314 |    0.390 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.340 |    0.416 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.012 | 0.016 |   0.356 |    0.432 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.412 |    0.488 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.412 |    0.488 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.524 |    0.600 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.608 |    0.684 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.057 | 0.005 |   0.612 |    0.688 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.751
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.087 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.067 | 
     | scan_clk__L2_I1                              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.020 | 
     | scan_clk__L3_I0                              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.029 | 
     | scan_clk__L4_I0                              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.080 | 
     | scan_clk__L5_I0                              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.130 | 
     | scan_clk__L6_I0                              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.178 | 
     | scan_clk__L7_I0                              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.225 | 
     | scan_clk__L8_I0                              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.279 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.298 | 
     | U3_mux2X1/U1                                 | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.412 | 
     | UART_TX_SCAN_CLK__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.496 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/parity_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.168 |   0.751 |    0.664 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0]  | SI ^        | SDFFRQX2M  | 0.062 | 0.000 |   0.751 |    0.664 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.087 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.107 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.154 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.202 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.253 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.303 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.351 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.399 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.452 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.472 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.588 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.638 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.709 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.097 | 0.003 |   0.625 |    0.712 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_RegFile/RdData_VLD_reg/CK 
Endpoint:   U0_RegFile/RdData_VLD_reg/SI    (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.686
  Arrival Time                  0.778
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.072 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.018 |   0.038 |   -0.054 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.147 | 0.125 |   0.163 |    0.070 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.065 |   0.228 |    0.136 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.274 |    0.181 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.052 |   0.326 |    0.234 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.026 |   0.352 |    0.260 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.401 |    0.309 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.448 |    0.355 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.494 |    0.402 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.541 |    0.449 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.592 |    0.500 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.028 | 0.024 |   0.616 |    0.524 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.162 |   0.778 |    0.685 | 
     | U0_RegFile/RdData_VLD_reg    | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.778 |    0.686 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.112 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.160 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.208 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.259 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.309 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.357 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.405 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.458 | 
     | scan_clk__L9_I0           | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.477 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.594 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.643 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.714 | 
     | U0_RegFile/RdData_VLD_reg | CK ^       | SDFFRQX2M  | 0.116 | 0.024 |   0.646 |    0.739 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.607
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.655
  Arrival Time                  0.751
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.096 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.079 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.015 |   0.032 |   -0.064 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^  | MX2X2M     | 0.147 | 0.119 |   0.150 |    0.054 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.065 |   0.216 |    0.119 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.262 |    0.165 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.052 |   0.314 |    0.218 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.026 |   0.340 |    0.244 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.389 |    0.293 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.436 |    0.339 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.482 |    0.386 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.529 |    0.433 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.580 |    0.484 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.028 | 0.024 |   0.604 |    0.508 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.147 |   0.751 |    0.655 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.751 |    0.655 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.096 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.113 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.009 | 0.015 |   0.032 |    0.128 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.147 | 0.119 |   0.150 |    0.247 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.065 |   0.216 |    0.312 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.262 |    0.358 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.314 |    0.410 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.340 |    0.437 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.389 |    0.485 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.436 |    0.532 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.482 |    0.579 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.529 |    0.625 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.580 |    0.676 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.028 | 0.024 |   0.604 |    0.700 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.607 |    0.703 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /Q      (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.637
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.674
  Arrival Time                  0.771
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.077 | 
     | scan_clk__L2_I1                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.030 | 
     | scan_clk__L3_I0                           | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.019 | 
     | scan_clk__L4_I0                           | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.070 | 
     | scan_clk__L5_I0                           | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.120 | 
     | scan_clk__L6_I0                           | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.168 | 
     | scan_clk__L7_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.215 | 
     | scan_clk__L8_I0                           | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.269 | 
     | scan_clk__L9_I0                           | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.288 | 
     | U3_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.402 | 
     | UART_TX_SCAN_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.486 | 
     | U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.099 | 0.188 |   0.771 |    0.674 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | SI ^        | SDFFRQX2M  | 0.099 | 0.001 |   0.771 |    0.674 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.117 | 
     | scan_clk__L2_I1                           | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.164 | 
     | scan_clk__L3_I0                           | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.212 | 
     | scan_clk__L4_I0                           | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.263 | 
     | scan_clk__L5_I0                           | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.314 | 
     | scan_clk__L6_I0                           | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.362 | 
     | scan_clk__L7_I0                           | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.409 | 
     | scan_clk__L8_I0                           | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.462 | 
     | scan_clk__L9_I0                           | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.482 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.598 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.648 | 
     | REF_SCAN_CLK__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.719 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.114 | 0.015 |   0.637 |    0.734 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.763
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.084 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.018 |   0.038 |   -0.066 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.147 | 0.125 |   0.163 |    0.059 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.065 |   0.228 |    0.124 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.274 |    0.170 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.052 |   0.326 |    0.223 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.026 |   0.352 |    0.249 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.401 |    0.297 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.448 |    0.344 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.494 |    0.391 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.541 |    0.438 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.592 |    0.488 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.028 | 0.024 |   0.616 |    0.513 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.147 |   0.763 |    0.660 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.763 |    0.660 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.123 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.018 |   0.038 |    0.142 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.147 | 0.125 |   0.163 |    0.266 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.065 |   0.228 |    0.331 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.274 |    0.377 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.326 |    0.430 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.352 |    0.456 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.401 |    0.505 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.448 |    0.551 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.494 |    0.598 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.541 |    0.645 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.592 |    0.696 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.028 | 0.024 |   0.616 |    0.720 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.619 |    0.723 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_
count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.580
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.618
  Arrival Time                  0.723
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.084 | 
     | scan_clk__L2_I1                                    | A v -> Y v   | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.037 | 
     | scan_clk__L3_I0                                    | A v -> Y v   | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.011 | 
     | scan_clk__L4_I0                                    | A v -> Y v   | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.062 | 
     | scan_clk__L5_I0                                    | A v -> Y v   | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.112 | 
     | scan_clk__L6_I0                                    | A v -> Y v   | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.160 | 
     | scan_clk__L7_I0                                    | A v -> Y v   | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.208 | 
     | scan_clk__L8_I0                                    | A v -> Y v   | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.261 | 
     | scan_clk__L9_I0                                    | A v -> Y ^   | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.281 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^   | MX2X2M     | 0.123 | 0.113 |   0.497 |    0.393 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^   | CLKBUFX40M | 0.043 | 0.075 |   0.572 |    0.468 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_ | CK ^ -> QN ^ | SDFFRX1M   | 0.077 | 0.150 |   0.722 |    0.618 | 
     | reg[3]                                             |              |            |       |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | SI ^         | SDFFRQX2M  | 0.077 | 0.000 |   0.723 |    0.618 | 
     | _reg[0]                                            |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.124 | 
     | scan_clk__L2_I1                                    | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.171 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.220 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.271 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.321 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.369 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.417 | 
     | scan_clk__L8_I0                                    | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.470 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.489 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.123 | 0.113 |   0.497 |    0.602 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.043 | 0.075 |   0.572 |    0.676 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | CK ^       | SDFFRQX2M  | 0.044 | 0.008 |   0.580 |    0.684 | 
     | _reg[0]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[4] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[4] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  0.800
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.086 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.038 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.010 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.061 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.111 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.159 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.207 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.260 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.279 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.123 | 0.113 |   0.497 |    0.392 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.075 |   0.572 |    0.466 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.068 | 0.170 |   0.742 |    0.636 | 
     | U0_ref_sync/U10                                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.058 |   0.800 |    0.695 | 
     | U0_ref_sync/\sync_bus_reg[4]                      | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.800 |    0.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.125 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.173 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.221 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.272 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.322 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.370 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.418 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.471 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.490 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.607 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.656 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.727 | 
     | U0_ref_sync/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.116 | 0.024 |   0.646 |    0.752 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.286
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.333
  Arrival Time                  0.440
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.017 |   -0.089 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.032 |   -0.074 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.042 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.092 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.163 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.170 |   0.440 |    0.333 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.440 |    0.333 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.124 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.139 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.256 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.305 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.376 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.286 |    0.392 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.286
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.334
  Arrival Time                  0.441
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.017 |   -0.090 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.032 |   -0.075 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.042 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.091 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.162 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.171 |   0.441 |    0.333 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.441 |    0.334 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.125 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.140 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.256 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.306 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.377 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.286 |    0.393 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.585
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.626
  Arrival Time                  0.733
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.088 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.040 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.008 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.059 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.109 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.157 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.205 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.258 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.277 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.392 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.476 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.150 |   0.733 |    0.626 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.733 |    0.626 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.127 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.175 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.223 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.274 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.324 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.372 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.420 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.473 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.492 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.607 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.691 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.058 | 0.002 |   0.585 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.147
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.131 |       |   0.000 |   -0.108 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -0.105 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRHQX1M | 0.067 | 0.146 |   0.146 |    0.038 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX1M  | 0.067 | 0.000 |   0.147 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.131 |       |   0.000 |    0.108 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |    0.112 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.131 | 0.004 |   0.004 |    0.112 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.285
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.333
  Arrival Time                  0.441
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.108 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.017 |   -0.091 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.032 |   -0.076 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.041 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.091 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.162 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.171 |   0.441 |    0.333 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.441 |    0.333 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.126 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.141 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.257 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.307 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.378 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.114 | 0.015 |   0.285 |    0.393 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.629
  Arrival Time                  0.737
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.088 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.041 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.007 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.058 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.108 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.156 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.204 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.257 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.277 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.391 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.475 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.154 |   0.737 |    0.628 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.737 |    0.629 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.128 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.175 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.115 |    0.224 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.166 |    0.275 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.325 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.373 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.421 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.474 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.493 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.607 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.691 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.588 |    0.696 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.737
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.089 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.041 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.007 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.058 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.108 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.156 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.204 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.257 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.276 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.391 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.475 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.153 |   0.737 |    0.628 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.737 |    0.628 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.128 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.176 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.224 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.275 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.325 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.373 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.421 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.474 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.493 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.608 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.692 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.588 |    0.696 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[5] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[5] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.803
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.089 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.041 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.007 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.058 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.108 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.156 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.204 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.257 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.276 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.123 | 0.113 |   0.497 |    0.389 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.075 |   0.572 |    0.463 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.171 |   0.743 |    0.635 | 
     | U0_ref_sync/U11                                   | A0 ^ -> Y ^ | AO22X1M    | 0.033 | 0.059 |   0.803 |    0.694 | 
     | U0_ref_sync/\sync_bus_reg[5]                      | D ^         | SDFFRQX2M  | 0.033 | 0.000 |   0.803 |    0.694 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.128 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.176 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.224 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.275 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.325 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.373 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.421 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.474 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.493 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.610 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.659 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.730 | 
     | U0_ref_sync/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.116 | 0.024 |   0.646 |    0.755 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.737
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.089 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.041 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.007 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.058 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.108 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.156 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.204 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.257 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.276 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.390 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.474 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.154 |   0.737 |    0.628 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.737 |    0.628 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.129 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.176 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.115 |    0.224 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.166 |    0.275 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.325 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.373 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.421 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.474 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.494 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.608 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.692 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.588 |    0.697 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[3] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[3] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  0.804
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.090 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.042 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.006 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.057 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.107 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.155 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.203 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.256 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.275 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.123 | 0.113 |   0.497 |    0.388 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.075 |   0.572 |    0.462 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.075 | 0.174 |   0.745 |    0.636 | 
     | U0_ref_sync/U9                                    | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.059 |   0.804 |    0.695 | 
     | U0_ref_sync/\sync_bus_reg[3]                      | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.804 |    0.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.129 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.177 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.225 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.276 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.326 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.374 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.422 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.475 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.494 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.611 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.660 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.731 | 
     | U0_ref_sync/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.116 | 0.024 |   0.646 |    0.756 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.295
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.339
  Arrival Time                  0.450
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.111 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.017 |   -0.093 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.032 |   -0.078 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.038 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.088 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.084 | 0.059 |   0.257 |    0.147 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.192 |   0.450 |    0.339 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.450 |    0.339 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.017 |    0.128 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.032 |    0.143 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.260 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.309 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.084 | 0.059 |   0.257 |    0.368 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.116 | 0.038 |   0.295 |    0.406 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/D          (^) checked with  leading edge 
of 'UART_TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (^) triggered by  leading edge 
of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.613
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.768
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                    |             |               |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.112 | 
     | UART_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.094 | 
     | UART_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |   -0.080 | 
     | U1_mux2X1/U1                       | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.039 | 
     | U0_ClkDiv/div_clk_reg              | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.168 |   0.318 |    0.207 | 
     | U0_ClkDiv/U15                      | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.387 |    0.275 | 
     | U0_ClkDiv                          | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.387 |    0.275 | 
     | U3_mux2X1/U1                       | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.498 |    0.386 | 
     | UART_TX_SCAN_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.582 |    0.470 | 
     | U0_UART/U0_UART_TX/U0_fsm/busy_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.089 | 0.186 |   0.768 |    0.656 | 
     | U0_PULSE_GEN/rcv_flop_reg          | D ^         | SDFFRQX2M     | 0.089 | 0.000 |   0.768 |    0.656 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.112 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.129 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |    0.144 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.262 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.065 |   0.216 |    0.327 | 
     | UART_SCAN_CLK__L2_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.262 |    0.373 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.314 |    0.426 | 
     | UART_SCAN_CLK__L4_I0      | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.340 |    0.452 | 
     | UART_SCAN_CLK__L5_I0      | A v -> Y ^  | CLKINVX32M    | 0.012 | 0.016 |   0.356 |    0.468 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.412 |    0.524 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.412 |    0.524 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.524 |    0.635 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.608 |    0.719 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^        | SDFFRQX2M     | 0.057 | 0.005 |   0.613 |    0.724 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.285
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.333
  Arrival Time                  0.446
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.114 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.017 |   -0.096 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.032 |   -0.081 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.035 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.085 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.156 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.177 |   0.446 |    0.332 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.446 |    0.333 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.114 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.131 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.146 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.263 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.312 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.383 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.285 |    0.399 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.792
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.094 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.047 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.002 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.053 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.103 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.151 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.198 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.252 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.271 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.387 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.437 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.508 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.170 |   0.792 |    0.678 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.792 |    0.678 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.134 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.181 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.229 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.280 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.331 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.379 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.426 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.479 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.499 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.615 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.665 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.736 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.638 |    0.752 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/D (^) checked with  leading edge of 'UART_
TX_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q (^) triggered by  leading edge of 'UART_
TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.613
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.771
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.114 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.097 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |   -0.082 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.036 | 
     | U0_ClkDiv/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.168 |   0.318 |    0.204 | 
     | U0_ClkDiv/U15             | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.387 |    0.272 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.387 |    0.272 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.498 |    0.384 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.582 |    0.468 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.090 | 0.188 |   0.770 |    0.656 | 
     | U0_PULSE_GEN/pls_flop_reg | D ^         | SDFFRQX2M     | 0.090 | 0.001 |   0.771 |    0.657 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.114 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.131 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |    0.146 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.265 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.065 |   0.216 |    0.330 | 
     | UART_SCAN_CLK__L2_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.262 |    0.376 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.314 |    0.428 | 
     | UART_SCAN_CLK__L4_I0      | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.340 |    0.455 | 
     | UART_SCAN_CLK__L5_I0      | A v -> Y ^  | CLKINVX32M    | 0.012 | 0.016 |   0.356 |    0.470 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.412 |    0.526 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.412 |    0.526 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.524 |    0.638 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.608 |    0.722 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^        | SDFFRQX2M     | 0.057 | 0.005 |   0.613 |    0.727 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[7] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[7] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.647
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  0.809
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.094 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.047 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.001 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.052 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.102 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.150 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.198 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.251 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.271 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.123 | 0.113 |   0.497 |    0.383 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.075 |   0.572 |    0.458 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] | CK ^ -> Q ^ | SDFFRQX2M  | 0.080 | 0.178 |   0.750 |    0.636 | 
     | U0_ref_sync/U25                                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.059 |   0.809 |    0.695 | 
     | U0_ref_sync/\sync_bus_reg[7]                      | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.809 |    0.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.134 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.182 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.230 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.281 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.331 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.379 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.427 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.480 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.499 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.616 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.665 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.736 | 
     | U0_ref_sync/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.116 | 0.025 |   0.647 |    0.761 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.679
  Arrival Time                  0.793
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.095 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.047 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.001 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.052 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.102 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.150 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.198 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.251 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.270 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.387 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.436 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.507 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.171 |   0.793 |    0.679 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.793 |    0.679 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.134 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.182 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.230 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.281 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.331 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.379 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.427 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.480 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.500 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.616 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.666 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.737 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.638 |    0.753 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][7] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.800
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.095 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.048 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.000 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.051 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.101 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.149 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.197 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.250 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.270 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.386 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.436 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.084 | 0.059 |   0.610 |    0.495 | 
     | U0_RegFile/\regArr_reg[1][7] | CK ^ -> Q ^ | SDFFRHQX4M | 0.128 | 0.190 |   0.799 |    0.684 | 
     | U0_RegFile/\regArr_reg[2][0] | SI ^        | SDFFSQX2M  | 0.128 | 0.001 |   0.800 |    0.685 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.135 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.182 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.231 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.282 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.332 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.380 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.427 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.481 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.500 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.616 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.666 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.084 | 0.059 |   0.610 |    0.725 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.116 | 0.025 |   0.635 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[6] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[6] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.647
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  0.810
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.095 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.048 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.000 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.051 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.101 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.149 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.197 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.250 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.270 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.123 | 0.113 |   0.497 |    0.382 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.075 |   0.572 |    0.457 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.082 | 0.178 |   0.750 |    0.635 | 
     | U0_ref_sync/U12                                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.060 |   0.810 |    0.695 | 
     | U0_ref_sync/\sync_bus_reg[6]                      | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.810 |    0.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.135 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.182 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.115 |    0.231 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.166 |    0.282 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.332 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.380 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.427 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.481 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.500 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.617 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.666 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.737 | 
     | U0_ref_sync/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.116 | 0.025 |   0.647 |    0.762 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.637
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.793
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.096 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.048 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.000 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.051 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.101 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.149 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.197 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.250 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.269 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.386 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.436 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.507 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.171 |   0.793 |    0.678 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.793 |    0.678 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.135 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.183 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.115 |    0.231 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.166 |    0.282 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.332 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.380 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.428 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.481 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.500 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.617 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.666 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.737 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.114 | 0.015 |   0.637 |    0.753 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q      (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.772
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.096 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.048 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.000 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.051 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.101 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.149 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.197 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.250 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.269 | 
     | U3_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.384 | 
     | UART_TX_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.467 | 
     | U0_PULSE_GEN/rcv_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.090 | 0.188 |   0.771 |    0.655 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.090 | 0.001 |   0.772 |    0.656 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.135 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.018 |   0.038 |    0.154 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.147 | 0.125 |   0.163 |    0.278 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.065 |   0.228 |    0.343 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.274 |    0.389 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.326 |    0.442 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.352 |    0.468 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.401 |    0.517 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.448 |    0.563 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.494 |    0.610 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.541 |    0.657 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.592 |    0.708 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.028 | 0.024 |   0.616 |    0.732 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.619 |    0.734 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.745
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.097 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.049 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.001 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.050 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.100 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.148 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.196 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.249 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.268 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.382 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.466 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.161 |   0.744 |    0.628 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.745 |    0.628 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.136 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.184 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.115 |    0.232 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.166 |    0.283 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.333 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.381 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.429 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.482 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.502 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.616 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.700 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.588 |    0.705 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_RegFile/\regArr_reg[6][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[6][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.648
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.687
  Arrival Time                  0.805
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.050 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.002 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.049 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.099 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.147 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.195 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.248 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.267 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.384 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.433 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.084 | 0.059 |   0.610 |    0.492 | 
     | U0_RegFile/\regArr_reg[6][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.058 | 0.195 |   0.805 |    0.687 | 
     | U0_RegFile/\regArr_reg[6][7] | SI ^        | SDFFRQX2M  | 0.058 | 0.000 |   0.805 |    0.687 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.185 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.233 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.284 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.334 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.382 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.430 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.483 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.503 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.619 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.669 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.084 | 0.059 |   0.610 |    0.727 | 
     | U0_RegFile/\regArr_reg[6][7] | CK ^       | SDFFRQX2M  | 0.116 | 0.038 |   0.648 |    0.766 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /Q      (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.652
  Arrival Time                  0.770
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.118 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.101 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |   -0.086 | 
     | U1_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.033 | 
     | U0_ClkDiv/div_clk_reg                      | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.168 |   0.318 |    0.201 | 
     | U0_ClkDiv/U15                              | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.387 |    0.269 | 
     | U0_ClkDiv                                  | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.387 |    0.269 | 
     | U3_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.498 |    0.380 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.582 |    0.464 | 
     | U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3]      | CK ^ -> Q ^ | SDFFRQX2M     | 0.099 | 0.188 |   0.770 |    0.652 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] | D ^         | SDFFRQX2M     | 0.099 | 0.001 |   0.770 |    0.652 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.118 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.135 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M    | 0.009 | 0.015 |   0.032 |    0.150 | 
     | U1_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.119 |   0.150 |    0.268 | 
     | UART_SCAN_CLK__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.065 |   0.216 |    0.333 | 
     | UART_SCAN_CLK__L2_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.262 |    0.379 | 
     | UART_SCAN_CLK__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.314 |    0.432 | 
     | UART_SCAN_CLK__L4_I0                       | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.340 |    0.458 | 
     | UART_SCAN_CLK__L5_I0                       | A v -> Y ^  | CLKINVX32M    | 0.012 | 0.016 |   0.356 |    0.474 | 
     | U0_ClkDiv/U15                              | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.412 |    0.530 | 
     | U0_ClkDiv                                  | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.412 |    0.530 | 
     | U3_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.126 | 0.112 |   0.524 |    0.641 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.057 | 0.084 |   0.608 |    0.725 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] | CK ^        | SDFFRQX2M     | 0.058 | 0.002 |   0.609 |    0.727 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/enable_flop_reg/Q     (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.796
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.050 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.002 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.049 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.099 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.147 | 
     | scan_clk__L7_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.195 | 
     | scan_clk__L8_I0                | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.248 | 
     | scan_clk__L9_I0                | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.267 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.384 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.433 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.504 | 
     | U0_ref_sync/enable_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.174 |   0.796 |    0.678 | 
     | U0_ref_sync/enable_pulse_d_reg | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.796 |    0.678 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1                | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.185 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.115 |    0.233 | 
     | scan_clk__L4_I0                | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.166 |    0.284 | 
     | scan_clk__L5_I0                | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.334 | 
     | scan_clk__L6_I0                | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.382 | 
     | scan_clk__L7_I0                | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.430 | 
     | scan_clk__L8_I0                | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.483 | 
     | scan_clk__L9_I0                | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.503 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.619 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.669 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.740 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.114 | 0.016 |   0.638 |    0.756 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.627
  Arrival Time                  0.745
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.050 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.002 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.049 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.147 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.195 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.248 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.267 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.381 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.465 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.162 |   0.745 |    0.627 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.745 |    0.627 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.185 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.115 |    0.233 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.166 |    0.284 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.334 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.382 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.430 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.483 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.503 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.617 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.701 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.004 |   0.588 |    0.705 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.790
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.051 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.002 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.049 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.147 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.194 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.248 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.267 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.383 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.433 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.504 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.168 |   0.790 |    0.672 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.790 |    0.672 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.185 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.233 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.284 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.335 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.383 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.430 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.483 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.503 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.619 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.669 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.071 |   0.622 |    0.740 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] | CK ^       | SDFFRQX2M  | 0.107 | 0.010 |   0.632 |    0.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.648
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  0.802
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.051 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.003 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.048 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.099 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.147 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.194 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.247 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.267 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.383 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.433 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.084 | 0.059 |   0.610 |    0.492 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.192 |   0.802 |    0.684 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.802 |    0.684 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.185 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.234 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.285 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.335 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.383 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.430 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.484 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.503 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.131 | 0.116 |   0.501 |    0.619 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.551 |    0.669 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.084 | 0.059 |   0.610 |    0.728 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.116 | 0.038 |   0.648 |    0.766 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.288
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.332
  Arrival Time                  0.450
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.119 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.017 |   -0.101 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.032 |   -0.086 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.030 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.080 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.097 | 0.071 |   0.270 |    0.151 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.180 |   0.450 |    0.331 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.450 |    0.332 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.119 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.136 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.151 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.132 | 0.116 |   0.149 |    0.268 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.050 |   0.199 |    0.317 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.084 | 0.059 |   0.257 |    0.376 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.117 | 0.030 |   0.288 |    0.406 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.628
  Arrival Time                  0.746
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.051 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.003 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.048 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.098 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.146 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.194 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.247 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.266 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.381 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.465 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.163 |   0.746 |    0.627 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.050 | 0.000 |   0.746 |    0.628 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.186 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.115 |    0.234 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.166 |    0.285 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.335 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.383 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.431 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.484 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.503 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.618 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.702 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.588 |    0.706 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.007
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.166
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.131 |       |   0.000 |   -0.119 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -0.112 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.166 |   0.166 |    0.047 | 
     | U0_ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M | 0.039 | 0.000 |   0.166 |    0.047 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.131 |       |   0.000 |    0.119 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |    0.126 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.131 | 0.007 |   0.007 |    0.126 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_
reg[1] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.588
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.627
  Arrival Time                  0.747
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.020 |   0.020 |   -0.100 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.067 |   -0.052 | 
     | scan_clk__L3_I0                                 | A v -> Y v  | CLKBUFX40M | 0.021 | 0.048 |   0.116 |   -0.004 | 
     | scan_clk__L4_I0                                 | A v -> Y v  | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.047 | 
     | scan_clk__L5_I0                                 | A v -> Y v  | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.097 | 
     | scan_clk__L6_I0                                 | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.145 | 
     | scan_clk__L7_I0                                 | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.193 | 
     | scan_clk__L8_I0                                 | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.246 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.266 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.380 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.464 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.163 |   0.746 |    0.627 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.747 |    0.627 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.020 |   0.020 |    0.139 | 
     | scan_clk__L2_I1                                 | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.067 |    0.187 | 
     | scan_clk__L3_I0                                 | A v -> Y v | CLKBUFX40M | 0.021 | 0.048 |   0.116 |    0.235 | 
     | scan_clk__L4_I0                                 | A v -> Y v | CLKBUFX40M | 0.021 | 0.051 |   0.167 |    0.286 | 
     | scan_clk__L5_I0                                 | A v -> Y v | CLKBUFX40M | 0.020 | 0.050 |   0.217 |    0.336 | 
     | scan_clk__L6_I0                                 | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.265 |    0.384 | 
     | scan_clk__L7_I0                                 | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.312 |    0.432 | 
     | scan_clk__L8_I0                                 | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.366 |    0.485 | 
     | scan_clk__L9_I0                                 | A v -> Y ^ | CLKINVX40M | 0.014 | 0.019 |   0.385 |    0.504 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^ | MX2X2M     | 0.126 | 0.114 |   0.499 |    0.618 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.057 | 0.084 |   0.583 |    0.702 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | CK ^       | SDFFRQX2M  | 0.057 | 0.004 |   0.588 |    0.707 | 
     +----------------------------------------------------------------------------------------------------------------+ 

