#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Dec  1 13:58:02 2025
# Process ID         : 2665339
# Current directory  : /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1
# Command line       : vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file           : /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper.vdi
# Journal file       : /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/vivado.jou
# Running On         : cenglab16
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 670.224 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 33378 MB
# Swap memory        : 17179 MB
# Total Virtual      : 50558 MB
# Available Virtual  : 36747 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top system_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1865.805 ; gain = 0.000 ; free physical = 10266 ; free virtual = 34223
INFO: [Netlist 29-17] Analyzing 616 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_board.xdc] for cell 'system_i/clk_wiz/inst'
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_board.xdc] for cell 'system_i/clk_wiz/inst'
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.xdc] for cell 'system_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.xdc] for cell 'system_i/clk_wiz/inst'
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_rst_clk_wiz_100M_0/system_rst_clk_wiz_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_rst_clk_wiz_100M_0/system_rst_clk_wiz_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_smartconnect_0_0/smartconnect.xdc] for cell 'system_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/ip/system_smartconnect_0_0/smartconnect.xdc] for cell 'system_i/smartconnect_0/inst'
INFO: [Project 1-1714] 122 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.898 ; gain = 0.000 ; free physical = 9691 ; free virtual = 33648
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 150 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2590.934 ; gain = 939.105 ; free physical = 9691 ; free virtual = 33648
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2593.867 ; gain = 2.934 ; free physical = 9651 ; free virtual = 33608

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2cefc2f80

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.680 ; gain = 0.000 ; free physical = 9332 ; free virtual = 33290

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2cefc2f80

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2867.680 ; gain = 0.000 ; free physical = 9333 ; free virtual = 33290
Phase 1 Initialization | Checksum: 2cefc2f80

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2867.680 ; gain = 0.000 ; free physical = 9333 ; free virtual = 33290

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 2cefc2f80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2912.492 ; gain = 44.812 ; free physical = 9334 ; free virtual = 33291

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2cefc2f80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2912.492 ; gain = 44.812 ; free physical = 9318 ; free virtual = 33275
Phase 2 Timer Update And Timing Data Collection | Checksum: 2cefc2f80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2912.492 ; gain = 44.812 ; free physical = 9318 ; free virtual = 33275

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 29 inverters resulting in an inversion of 208 pins
INFO: [Opt 31-138] Pushed 33 inverter(s) to 258 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2dc542c36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2912.492 ; gain = 44.812 ; free physical = 9318 ; free virtual = 33275
Retarget | Checksum: 2dc542c36
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Retarget, 137 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 26d708895

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2912.492 ; gain = 44.812 ; free physical = 9318 ; free virtual = 33275
Constant propagation | Checksum: 26d708895
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Constant propagation, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.492 ; gain = 0.000 ; free physical = 9309 ; free virtual = 33266
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.492 ; gain = 0.000 ; free physical = 9311 ; free virtual = 33268
Phase 5 Sweep | Checksum: 34cb3366c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2912.492 ; gain = 44.812 ; free physical = 9311 ; free virtual = 33268
Sweep | Checksum: 34cb3366c
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 228 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 34cb3366c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.508 ; gain = 76.828 ; free physical = 9300 ; free virtual = 33257
BUFG optimization | Checksum: 34cb3366c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 34cb3366c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.508 ; gain = 76.828 ; free physical = 9300 ; free virtual = 33257
Shift Register Optimization | Checksum: 34cb3366c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7a100t is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 29643df04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.508 ; gain = 76.828 ; free physical = 9310 ; free virtual = 33267
Post Processing Netlist | Checksum: 29643df04
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2eeb8fe61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.508 ; gain = 76.828 ; free physical = 9310 ; free virtual = 33268

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.508 ; gain = 0.000 ; free physical = 9310 ; free virtual = 33268
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2eeb8fe61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.508 ; gain = 76.828 ; free physical = 9310 ; free virtual = 33268
Phase 9 Finalization | Checksum: 2eeb8fe61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.508 ; gain = 76.828 ; free physical = 9310 ; free virtual = 33268
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              60  |                                            137  |
|  Constant propagation         |               0  |              28  |                                            120  |
|  Sweep                        |              16  |             228  |                                            150  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            120  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2eeb8fe61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.508 ; gain = 76.828 ; free physical = 9310 ; free virtual = 33268

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.508 ; gain = 0.000 ; free physical = 9310 ; free virtual = 33268
Ending Netlist Obfuscation Task | Checksum: 2eeb8fe61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.508 ; gain = 0.000 ; free physical = 9310 ; free virtual = 33268
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.414 ; gain = 0.000 ; free physical = 9290 ; free virtual = 33248
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.414 ; gain = 0.000 ; free physical = 9290 ; free virtual = 33248
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.414 ; gain = 0.000 ; free physical = 9290 ; free virtual = 33248
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2953.414 ; gain = 0.000 ; free physical = 9289 ; free virtual = 33248
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.414 ; gain = 0.000 ; free physical = 9288 ; free virtual = 33247
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.414 ; gain = 0.000 ; free physical = 9287 ; free virtual = 33246
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2953.414 ; gain = 0.000 ; free physical = 9287 ; free virtual = 33246
INFO: [Common 17-1381] The checkpoint '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Explore' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3024.031 ; gain = 0.000 ; free physical = 9253 ; free virtual = 33213
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2455fb4db

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3024.031 ; gain = 0.000 ; free physical = 9253 ; free virtual = 33213
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3024.031 ; gain = 0.000 ; free physical = 9253 ; free virtual = 33213

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19d84be35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3080.059 ; gain = 56.027 ; free physical = 9227 ; free virtual = 33188

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2acd88cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3119.102 ; gain = 95.070 ; free physical = 9200 ; free virtual = 33161

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2acd88cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3119.102 ; gain = 95.070 ; free physical = 9200 ; free virtual = 33161
Phase 1 Placer Initialization | Checksum: 2acd88cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3119.102 ; gain = 95.070 ; free physical = 9200 ; free virtual = 33161

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 248a64f42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3119.102 ; gain = 95.070 ; free physical = 9254 ; free virtual = 33215

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 294e67525

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3119.102 ; gain = 95.070 ; free physical = 9208 ; free virtual = 33169

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 294e67525

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3119.102 ; gain = 95.070 ; free physical = 9207 ; free virtual = 33168

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 211757f82

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9280 ; free virtual = 33241

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 173a5f197

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9279 ; free virtual = 33240

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1357 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 578 nets or LUTs. Breaked 0 LUT, combined 578 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3130.074 ; gain = 0.000 ; free physical = 9231 ; free virtual = 33192

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            578  |                   578  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            578  |                   578  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 139dfb44e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9231 ; free virtual = 33192
Phase 2.5 Global Place Phase2 | Checksum: 1b6140952

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9231 ; free virtual = 33191
Phase 2 Global Placement | Checksum: 1b6140952

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9231 ; free virtual = 33191

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2030cbfd7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9231 ; free virtual = 33191

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24117dc1b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9230 ; free virtual = 33191

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a55e092d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9230 ; free virtual = 33191

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 208533cf1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9230 ; free virtual = 33191

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 281df534f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9218 ; free virtual = 33179

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a4e9e96a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9211 ; free virtual = 33172

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c8a4fb5f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9238 ; free virtual = 33199

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24a4586a6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9238 ; free virtual = 33199
Phase 3 Detail Placement | Checksum: 24a4586a6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3130.074 ; gain = 106.043 ; free physical = 9238 ; free virtual = 33199

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19e14463c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.282 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 138a7736d

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3149.867 ; gain = 0.000 ; free physical = 9232 ; free virtual = 33193
INFO: [Place 46-33] Processed net system_i/rst_clk_wiz_100M/U0/mb_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2013c92a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3149.867 ; gain = 0.000 ; free physical = 9232 ; free virtual = 33193
Phase 4.1.1.1 BUFG Insertion | Checksum: 19e14463c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9232 ; free virtual = 33193

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24e214feb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9207 ; free virtual = 33168

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9207 ; free virtual = 33168
Phase 4.1 Post Commit Optimization | Checksum: 24e214feb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9205 ; free virtual = 33165

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24e214feb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9211 ; free virtual = 33172

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24e214feb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9203 ; free virtual = 33163
Phase 4.3 Placer Reporting | Checksum: 24e214feb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9202 ; free virtual = 33163

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3149.867 ; gain = 0.000 ; free physical = 9209 ; free virtual = 33170

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9209 ; free virtual = 33170
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d7ad9916

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9209 ; free virtual = 33170
Ending Placer Task | Checksum: 282f041b3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.867 ; gain = 125.836 ; free physical = 9209 ; free virtual = 33170
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3149.867 ; gain = 196.453 ; free physical = 9209 ; free virtual = 33170
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3149.867 ; gain = 0.000 ; free physical = 9172 ; free virtual = 33133
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3149.867 ; gain = 0.000 ; free physical = 9167 ; free virtual = 33128
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3156.328 ; gain = 6.461 ; free physical = 9163 ; free virtual = 33127
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3156.328 ; gain = 6.461 ; free physical = 9144 ; free virtual = 33125
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.328 ; gain = 0.000 ; free physical = 9144 ; free virtual = 33125
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3156.328 ; gain = 0.000 ; free physical = 9144 ; free virtual = 33126
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.328 ; gain = 0.000 ; free physical = 9143 ; free virtual = 33125
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.328 ; gain = 0.000 ; free physical = 9144 ; free virtual = 33127
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3156.328 ; gain = 6.461 ; free physical = 9144 ; free virtual = 33127
INFO: [Common 17-1381] The checkpoint '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3156.328 ; gain = 0.000 ; free physical = 9135 ; free virtual = 33102
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.515 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3178.156 ; gain = 15.891 ; free physical = 9121 ; free virtual = 33092
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3178.156 ; gain = 15.891 ; free physical = 9077 ; free virtual = 33063
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.156 ; gain = 0.000 ; free physical = 9075 ; free virtual = 33062
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3178.156 ; gain = 0.000 ; free physical = 9075 ; free virtual = 33062
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.156 ; gain = 0.000 ; free physical = 9075 ; free virtual = 33063
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3178.156 ; gain = 0.000 ; free physical = 9075 ; free virtual = 33063
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3178.156 ; gain = 15.891 ; free physical = 9075 ; free virtual = 33063
INFO: [Common 17-1381] The checkpoint '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fe746c2d ConstDB: 0 ShapeSum: d2a975f0 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: e77732f1 | NumContArr: 1834f830 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 284fe205b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.117 ; gain = 121.961 ; free physical = 9008 ; free virtual = 32980

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 284fe205b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.117 ; gain = 121.961 ; free physical = 9008 ; free virtual = 32980

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 284fe205b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.117 ; gain = 121.961 ; free physical = 9008 ; free virtual = 32980
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23e6dc23a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3332.320 ; gain = 154.164 ; free physical = 8981 ; free virtual = 32953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.814  | TNS=0.000  | WHS=-0.255 | THS=-667.316|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 27c11573f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3356.383 ; gain = 178.227 ; free physical = 8981 ; free virtual = 32953

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12426
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12426
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a77f6f99

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3356.383 ; gain = 178.227 ; free physical = 8981 ; free virtual = 32953

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a77f6f99

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3356.383 ; gain = 178.227 ; free physical = 8981 ; free virtual = 32953

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2db919f47

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3356.383 ; gain = 178.227 ; free physical = 8981 ; free virtual = 32953
Phase 4 Initial Routing | Checksum: 2db919f47

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3356.383 ; gain = 178.227 ; free physical = 8981 ; free virtual = 32953

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3662
 Number of Nodes with overlaps = 1428
 Number of Nodes with overlaps = 665
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.253 | TNS=-2.025 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1c630671f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8957 ; free virtual = 32926

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1374
 Number of Nodes with overlaps = 644
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-0.199 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1fd51187c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:38 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8977 ; free virtual = 32946

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1396
 Number of Nodes with overlaps = 676
 Number of Nodes with overlaps = 301
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.001  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 14e302646

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949
Phase 5 Rip-up And Reroute | Checksum: 14e302646

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp
Phase 6.1.1 Delay CleanUp | Checksum: 14e302646

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949
Phase 6.1 TNS Cleanup | Checksum: 14e302646

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 14e302646

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949
Phase 6 Delay and Skew Optimization | Checksum: 14e302646

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.080  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 12d0ec58e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949
Phase 7 Post Hold Fix | Checksum: 12d0ec58e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.5022 %
  Global Horizontal Routing Utilization  = 3.12262 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 12d0ec58e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 12d0ec58e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8979 ; free virtual = 32949

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 149ed3d19

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8992 ; free virtual = 32961

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 149ed3d19

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8992 ; free virtual = 32961

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.086  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 1fbbb3424

Time (s): cpu = 00:01:50 ; elapsed = 00:00:51 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8991 ; free virtual = 32961
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 51.52 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1fd1e345c

Time (s): cpu = 00:01:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8991 ; free virtual = 32961
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1fd1e345c

Time (s): cpu = 00:01:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8993 ; free virtual = 32963

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3372.383 ; gain = 194.227 ; free physical = 8992 ; free virtual = 32962
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3444.426 ; gain = 72.043 ; free physical = 8931 ; free virtual = 32911
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8929 ; free virtual = 32912
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8913 ; free virtual = 32913
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8912 ; free virtual = 32912
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8901 ; free virtual = 32904
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8908 ; free virtual = 32912
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8906 ; free virtual = 32910
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8906 ; free virtual = 32910
INFO: [Common 17-1381] The checkpoint '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.086 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_postroute_physopted.rpt -pb system_wrapper_bus_skew_postroute_physopted.pb -rpx system_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8898 ; free virtual = 32889
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8882 ; free virtual = 32889
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8882 ; free virtual = 32890
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8883 ; free virtual = 32892
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8882 ; free virtual = 32893
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8882 ; free virtual = 32894
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3444.426 ; gain = 0.000 ; free physical = 8883 ; free virtual = 32894
INFO: [Common 17-1381] The checkpoint '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/impl_1/system_wrapper_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec  1 13:59:39 2025...
