{"Source Block": ["hdl/library/common/up_gt_channel.v@794:828@HdlStmProcess", "    end\n  end\n\n  // tx sysref & sync\n\n  always @(posedge tx_clk) begin\n    if (tx_rst_m == 1'b1) begin\n      tx_sysref_sel_m1 <= 'd0;\n      tx_sysref_sel <= 'd0;\n      tx_up_sysref_m1 <= 'd0;\n      tx_up_sysref <= 'd0;\n      tx_ip_sysref <= 'd0;\n      tx_up_sync_m1 <= 'd0;\n      tx_up_sync <= 'd0;\n      tx_ip_sync <= 'd0;\n    end else begin\n      tx_sysref_sel_m1 <= up_tx_sysref_sel;\n      tx_sysref_sel <= tx_sysref_sel_m1;\n      tx_up_sysref_m1 <= up_tx_sysref;\n      tx_up_sysref <= tx_up_sysref_m1;\n      if (tx_sysref_sel_m1 == 1'b1) begin\n        tx_ip_sysref <= tx_sysref;\n      end else begin\n        tx_ip_sysref <= tx_up_sysref;\n      end\n      tx_up_sync_m1 <= up_tx_sync;\n      tx_up_sync <= tx_up_sync_m1;\n      tx_ip_sync <= tx_up_sync & tx_sync;\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [["hdl/library/common/up_xcvr.v@292:328", "    end\n  end\n\n  // tx sysref & sync\n\n  always @(posedge tx_clk or posedge tx_rst) begin\n    if (tx_rst == 1'b1) begin\n      tx_rstn <= 'd0;\n      tx_sysref_sel_m1 <= 'd0;\n      tx_sysref_sel <= 'd0;\n      tx_up_sysref_m1 <= 'd0;\n      tx_up_sysref <= 'd0;\n      tx_sysref <= 'd0;\n      tx_up_sync_m1 <= 'd0;\n      tx_up_sync <= 'd0;\n      tx_ip_sync <= 'd0;\n    end else begin\n      tx_rstn <= 1'd1;\n      tx_sysref_sel_m1 <= up_tx_sysref_sel;\n      tx_sysref_sel <= tx_sysref_sel_m1;\n      tx_up_sysref_m1 <= up_tx_sysref;\n      tx_up_sysref <= tx_up_sysref_m1;\n      if (tx_sysref_sel == 1'b1) begin\n        tx_sysref <= tx_ext_sysref;\n      end else begin\n        tx_sysref <= tx_up_sysref;\n      end\n      tx_up_sync_m1 <= up_tx_sync;\n      tx_up_sync <= tx_up_sync_m1;\n      tx_ip_sync <= tx_up_sync & tx_sync;\n    end\n  end\n\n  // status\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"]], "Diff Content": {"Delete": [[799, "  always @(posedge tx_clk) begin\n"]], "Add": [[799, "  always @(posedge tx_clk or posedge tx_rst_m) begin\n"]]}}