{
   "ActiveEmotionalView":"No Loops",
   "Addressing View_Layers":"/sys_clock_1:false|/proc_sys_reset_0_peripheral_aresetn:false|/proc_sys_reset_0_peripheral_reset:false|/reset_1:false|",
   "Addressing View_ScaleFactor":"1.5",
   "Addressing View_TopLeft":"-275,-117",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/sys_clock_1:true|/proc_sys_reset_0_peripheral_aresetn:true|/proc_sys_reset_0_peripheral_reset:true|/reset_1:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_JD2 -pg 1 -lvl 4 -x 970 -y 170 -defaultsOSRD
preplace port port-id_JD4 -pg 1 -lvl 4 -x 970 -y 200 -defaultsOSRD
preplace port port-id_JD3 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 4 -x 970 -y 330 -defaultsOSRD
preplace port port-id_AUD_PWM -pg 1 -lvl 4 -x 970 -y 90 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 190 -y 230 -swap {0 1 2 3 4 5 6 9 7 8} -defaultsOSRD
preplace inst pwm_modulator_wrap_0 -pg 1 -lvl 3 -x 810 -y 90 -defaultsOSRD
preplace inst i2s_reciever -pg 1 -lvl 2 -x 510 -y 90 -defaultsOSRD
preplace netloc sys_clock_1 1 0 3 20 130 370 170 660J
preplace netloc reset_1 1 0 4 20 330 NJ 330 NJ 330 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 360 180 670J
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 1 380 100n
preplace netloc i2s_reciever_JD2 1 2 2 650J 170 NJ
preplace netloc i2s_reciever_JD4 1 2 2 640J 200 NJ
preplace netloc JD3_1 1 0 2 NJ 120 NJ
preplace netloc pwm_modulator_wrap_0_pwm_out 1 3 1 NJ 90
preplace netloc i2s_receiver_0_m_axis_aud 1 2 1 N 70
levelinfo -pg 1 0 190 510 810 970
pagesize -pg 1 -db -bbox -sgen -130 0 1090 350
",
   "Color Coded_ScaleFactor":"0.870279",
   "Color Coded_TopLeft":"-130,-136",
   "Default View_ScaleFactor":"0.623611",
   "Default View_TopLeft":"-130,-249",
   "Display-PortTypeClock":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 190 -y 70 -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst pwm_modulator_wrap_0 -pg 1 -lvl 3 -x 887 -y 70 -defaultsOSRD -pinDir m_axis_aud left -pinY m_axis_aud 0L -pinDir m_axis_aud_aclk left -pinY m_axis_aud_aclk 20L -pinDir m_axis_aud_aresetn left -pinY m_axis_aud_aresetn 90L -pinDir pwm_out right -pinY pwm_out 0R
preplace inst i2s_reciever -pg 1 -lvl 2 -x 590 -y 70 -defaultsOSRD -pinDir m_axis_aud right -pinY m_axis_aud 0R -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir S00_ARESETN left -pinY S00_ARESETN 20L -pinDir aud_mrst left -pinY aud_mrst 40L
preplace netloc sys_clock_1 1 0 3 20 10 360 8 720J
preplace netloc reset_1 1 0 1 NJ 90
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 360 160 NJ
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 1 N 110
preplace netloc i2s_receiver_0_m_axis_aud 1 2 1 N 70
levelinfo -pg 1 0 190 590 887 1030
pagesize -pg 1 -db -bbox -sgen -130 -10 1030 420
",
   "Grouping and No Loops_ScaleFactor":"1.0773",
   "Grouping and No Loops_TopLeft":"238,-88",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/sys_clock_1:false|/proc_sys_reset_0_peripheral_aresetn:false|/proc_sys_reset_0_peripheral_reset:false|/reset_1:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace inst pwm_modulator_wrap_0 -pg 1 -lvl 3 -x 350 -y 60 -defaultsOSRD
preplace inst i2s_reciever -pg 1 -lvl 2 -x 120 -y 100 -defaultsOSRD
preplace netloc sys_clock_1 1 0 3 20 10n 380 8n 1530J
preplace netloc reset_1 1 0 1 NJ 90n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 380 410n 1530J
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 1 360 150n
preplace netloc i2s_receiver_0_m_axis_aud 1 2 1 N 60
levelinfo -pg 1 -50 -20 120 350 470
pagesize -pg 1 -db -bbox -sgen -50 0 470 380
",
   "Interfaces View_ScaleFactor":"1.5",
   "Interfaces View_TopLeft":"-189,-113",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -20 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x -20 -y 130 -defaultsOSRD
preplace port port-id_JD2 -pg 1 -lvl 4 -x 1870 -y 470 -defaultsOSRD
preplace port port-id_JD4 -pg 1 -lvl 4 -x 1870 -y 500 -defaultsOSRD
preplace port port-id_JD3 -pg 1 -lvl 0 -x -20 -y 600 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 4 -x 1870 -y 120 -defaultsOSRD
preplace port port-id_JD10 -pg 1 -lvl 4 -x 1870 -y 180 -defaultsOSRD
preplace portBus JD1 -pg 1 -lvl 4 -x 1870 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 210 -y 180 -swap {0 1 2 3 4 5 6 9 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 360R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst i2s_reciever -pg 1 -lvl 2 -x 610 -y 300 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1710 -y 60 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst pwm_modulator_wrap_0 -pg 1 -lvl 3 -x 1710 -y 180 -defaultsOSRD -pinDir m_axis_aud left -pinY m_axis_aud 0L -pinDir m_axis_aud_aclk left -pinY m_axis_aud_aclk 20L -pinDir m_axis_aud_aresetn left -pinY m_axis_aud_aresetn 40L -pinDir pwm_out right -pinY pwm_out 0R
preplace inst i2s_reciever|i2s_reciever_config_0 -pg 1 -lvl 1 -x 680 -y 340 -defaultsOSRD -pinDir s_axi_ctrl right -pinY s_axi_ctrl 0R -pinDir s_axi_ctrl_aclk left -pinY s_axi_ctrl_aclk 0L -pinDir s_axi_ctrl_aresetn left -pinY s_axi_ctrl_aresetn 20L
preplace inst i2s_reciever|i2s_receiver_0 -pg 1 -lvl 3 -x 1260 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 26 24 27 23 25 30 28 29 31} -defaultsOSRD -pinDir s_axi_ctrl left -pinY s_axi_ctrl 0L -pinDir m_axis_aud right -pinY m_axis_aud 0R -pinDir s_axi_ctrl_aclk left -pinY s_axi_ctrl_aclk 20L -pinDir s_axi_ctrl_aresetn left -pinY s_axi_ctrl_aresetn 100L -pinDir aud_mclk left -pinY aud_mclk 60L -pinDir aud_mrst left -pinY aud_mrst 120L -pinDir m_axis_aud_aclk left -pinY m_axis_aud_aclk 40L -pinDir m_axis_aud_aresetn left -pinY m_axis_aud_aresetn 80L -pinDir irq right -pinY irq 60R -pinDir lrclk_out right -pinY lrclk_out 20R -pinDir sclk_out right -pinY sclk_out 40R -pinDir sdata_0_in left -pinY sdata_0_in 140L
preplace inst i2s_reciever|i2s_reciever_config_0_axi_periph -pg 1 -lvl 2 -x 980 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 37 35 38 36 39} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 120R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace netloc CLK100MHZ 1 0 3 20 100 380 190 1550J
preplace netloc JD3_1 1 0 2 NJ 600 NJ
preplace netloc i2s_reciever_JD2 1 2 2 NJ 480 1850J
preplace netloc i2s_reciever_JD4 1 2 2 NJ 500 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 400 210 1530J
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 1 380 540n
preplace netloc pwm_modulator_wrap_0_pwm_out 1 3 1 NJ 180
preplace netloc reset_1 1 0 4 40 120 NJ 120 NJ 120 NJ
preplace netloc xlconstant_0_dout 1 3 1 NJ 60
preplace netloc i2s_receiver_0_m_axis_aud 1 2 1 1570 180n
preplace netloc i2s_reciever|JD3_1 1 0 3 NJ 600 NJ 600 N
preplace netloc i2s_reciever|i2s_receiver_0_lrclk_out 1 3 1 N 480
preplace netloc i2s_reciever|i2s_receiver_0_sclk_out 1 3 1 N 500
preplace netloc i2s_reciever|proc_sys_reset_0_peripheral_aresetn 1 0 3 540 420 840 540 1120
preplace netloc i2s_reciever|proc_sys_reset_0_peripheral_reset 1 0 3 NJ 580 NJ 580 N
preplace netloc i2s_reciever|sys_clock_1 1 0 3 540 280 820 520 1120
preplace netloc i2s_reciever|i2s_receiver_0_m_axis_aud 1 3 1 N 460
preplace netloc i2s_reciever|i2s_reciever_config_0_axi_periph_M00_AXI 1 2 1 N 460
preplace netloc i2s_reciever|i2s_reciever_config_0_s_axi_ctrl 1 1 1 N 340
preplace cgraphic comment_0 place bot 1312 44 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -20 210 610 1710 1870
levelinfo -hier i2s_reciever * 680 980 1260 *
pagesize -pg 1 -db -bbox -sgen -150 0 1970 680
pagesize -hier i2s_reciever -db -bbox -sgen 510 260 1430 660
",
   "No Loops_ScaleFactor":"1.89465",
   "No Loops_TopLeft":"493,80",
   "Reduced Jogs_ExpandedHierarchyInLayout":"/i2s_reciever",
   "Reduced Jogs_Layers":"/sys_clock_1:true|/proc_sys_reset_0_peripheral_aresetn:true|/proc_sys_reset_0_peripheral_reset:true|/reset_1:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 190 -y 60 -swap {0 1 2 3 4 5 6 9 7 8} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 80R -pinBusY interconnect_aresetn 40R -pinBusY peripheral_aresetn 60R
preplace inst pwm_modulator_wrap_0 -pg 1 -lvl 3 -x 1690 -y 80 -defaultsOSRD -pinY m_axis_aud 0L -pinY m_axis_aud_aclk 20L -pinY m_axis_aud_aresetn 90L -pinY pwm_out 0R
preplace inst i2s_reciever -pg 1 -lvl 2 -x 610 -y 98 -swap {0 1 2 3 4 7 6 5} -defaultsOSRD
preplace inst i2s_reciever|i2s_reciever_config_0 -pg 1 -lvl 1 -x 680 -y 138 -defaultsOSRD -pinY s_axi_ctrl 0R -pinY s_axi_ctrl_aclk 0L -pinY s_axi_ctrl_aresetn 20L
preplace inst i2s_reciever|i2s_receiver_0 -pg 1 -lvl 3 -x 1260 -y 138 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 27 22 25 31 26 23 28 29 30 24} -defaultsOSRD -pinY s_axi_ctrl 0L -pinY m_axis_aud 0R -pinY s_axi_ctrl_aclk 180L -pinY s_axi_ctrl_aresetn 20L -pinY aud_mclk 140L -pinY aud_mrst 200L -pinY m_axis_aud_aclk 160L -pinY m_axis_aud_aresetn 40L -pinY irq 20R -pinY lrclk_out 40R -pinY sclk_out 60R -pinY sdata_0_in 60L
preplace inst i2s_reciever|i2s_reciever_config_0_axi_periph -pg 1 -lvl 2 -x 980 -y 138 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 37 35 38 36 39} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace netloc sys_clock_1 1 0 3 20 200 400 18 1550J
preplace netloc reset_1 1 0 1 NJ 80
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 380 420 1550J
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 1 360 140n
preplace netloc i2s_receiver_0_m_axis_aud 1 2 1 1530 80n
preplace netloc i2s_reciever|sys_clock_1 1 0 3 540 78 820 318 1120
preplace netloc i2s_reciever|proc_sys_reset_0_peripheral_aresetn 1 0 3 540 218 840 78 1120
preplace netloc i2s_reciever|proc_sys_reset_0_peripheral_reset 1 0 3 NJ 338 NJ 338 N
preplace netloc i2s_reciever|i2s_reciever_config_0_s_axi_ctrl 1 1 1 N 138
preplace netloc i2s_reciever|i2s_reciever_config_0_axi_periph_M00_AXI 1 2 1 N 138
preplace netloc i2s_reciever|i2s_receiver_0_m_axis_aud 1 3 1 N 138
levelinfo -pg 1 0 190 610 1690 1830
levelinfo -hier i2s_reciever * 680 980 1260 *
pagesize -pg 1 -db -bbox -sgen -130 0 1830 430
pagesize -hier i2s_reciever -db -bbox -sgen 510 68 1430 398
",
   "Reduced Jogs_ScaleFactor":"0.738687",
   "Reduced Jogs_TopLeft":"-106,-198",
   "comment_0":"MIC SEL = 0
Microphone active on '0'",
   "commentid":"comment_0|",
   "font_comment_0":"9",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace inst i2s_reciever_config_0 -pg 1 -lvl 2 -x 510 -y 70 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 190 -y 270 -defaultsOSRD
preplace inst i2s_receiver_0 -pg 1 -lvl 4 -x 1130 -y 200 -defaultsOSRD
preplace inst i2s_reciever_config_0_axi_periph -pg 1 -lvl 3 -x 800 -y 130 -defaultsOSRD
preplace netloc sys_clock_1 1 0 4 20 140 360 140 650 250 940
preplace netloc reset_1 1 0 1 NJ 250
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 3 370 150 660 260 950
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 3 NJ 270 NJ 270 960
preplace netloc i2s_reciever_config_0_s_axi_ctrl 1 2 1 N 70
preplace netloc i2s_reciever_config_0_axi_periph_M00_AXI 1 3 1 N 130
levelinfo -pg 1 0 190 510 800 1130 1310
pagesize -pg 1 -db -bbox -sgen -130 0 1310 370
"
}
{
   ""da_axi4_cnt"":"1",
   ""da_clkrst_cnt"":"2"
}
{
   "/comment_0":"comment_0"
}