.TH "davinci_spi_irq" 9 "davinci_spi_irq" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
davinci_spi_irq \- Interrupt handler for SPI Master Controller
.SH SYNOPSIS
.B "irqreturn_t" davinci_spi_irq
.BI "(s32 irq "  ","
.BI "void *data "  ");"
.SH ARGUMENTS
.IP "irq" 12
IRQ number for this SPI Master
.IP "data" 12
structure for SPI Master controller davinci_spi
.SH "DESCRIPTION"
ISR will determine that interrupt arrives either for READ or WRITE command.
According to command it will do the appropriate action. It will check
transfer length and if it is not zero then dispatch transfer command again.
If transfer length is zero then it will indicate the COMPLETION so that
davinci_spi_bufs function can go ahead.
