ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.TI1_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	TI1_Config:
  26              	.LVL0:
  27              	.LFB211:
  28              		.file 1 "./Library/stm32f4xx_tim.c"
   1:./Library/stm32f4xx_tim.c **** /**
   2:./Library/stm32f4xx_tim.c ****   ******************************************************************************
   3:./Library/stm32f4xx_tim.c ****   * @file    stm32f4xx_tim.c
   4:./Library/stm32f4xx_tim.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_tim.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_tim.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_tim.c ****   * @brief   This file provides firmware functions to manage the following 
   8:./Library/stm32f4xx_tim.c ****   *          functionalities of the TIM peripheral:
   9:./Library/stm32f4xx_tim.c ****   *            + TimeBase management
  10:./Library/stm32f4xx_tim.c ****   *            + Output Compare management
  11:./Library/stm32f4xx_tim.c ****   *            + Input Capture management
  12:./Library/stm32f4xx_tim.c ****   *            + Advanced-control timers (TIM1 and TIM8) specific features  
  13:./Library/stm32f4xx_tim.c ****   *            + Interrupts, DMA and flags management
  14:./Library/stm32f4xx_tim.c ****   *            + Clocks management
  15:./Library/stm32f4xx_tim.c ****   *            + Synchronization management
  16:./Library/stm32f4xx_tim.c ****   *            + Specific interface management
  17:./Library/stm32f4xx_tim.c ****   *            + Specific remapping management      
  18:./Library/stm32f4xx_tim.c ****   *              
  19:./Library/stm32f4xx_tim.c ****   @verbatim   
  20:./Library/stm32f4xx_tim.c ****  ===============================================================================
  21:./Library/stm32f4xx_tim.c ****                    #####  How to use this driver #####
  22:./Library/stm32f4xx_tim.c ****  ===============================================================================
  23:./Library/stm32f4xx_tim.c ****     [..]
  24:./Library/stm32f4xx_tim.c ****     This driver provides functions to configure and program the TIM 
  25:./Library/stm32f4xx_tim.c ****     of all STM32F4xx devices.
  26:./Library/stm32f4xx_tim.c ****     These functions are split in 9 groups: 
  27:./Library/stm32f4xx_tim.c ****      
  28:./Library/stm32f4xx_tim.c ****       (#) TIM TimeBase management: this group includes all needed functions 
  29:./Library/stm32f4xx_tim.c ****           to configure the TM Timebase unit:
  30:./Library/stm32f4xx_tim.c ****         (++) Set/Get Prescaler
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 2


  31:./Library/stm32f4xx_tim.c ****         (++) Set/Get Autoreload  
  32:./Library/stm32f4xx_tim.c ****         (++) Counter modes configuration
  33:./Library/stm32f4xx_tim.c ****         (++) Set Clock division  
  34:./Library/stm32f4xx_tim.c ****         (++) Select the One Pulse mode
  35:./Library/stm32f4xx_tim.c ****         (++) Update Request Configuration
  36:./Library/stm32f4xx_tim.c ****         (++) Update Disable Configuration
  37:./Library/stm32f4xx_tim.c ****         (++) Auto-Preload Configuration 
  38:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the counter     
  39:./Library/stm32f4xx_tim.c ****                    
  40:./Library/stm32f4xx_tim.c ****       (#) TIM Output Compare management: this group includes all needed 
  41:./Library/stm32f4xx_tim.c ****           functions to configure the Capture/Compare unit used in Output 
  42:./Library/stm32f4xx_tim.c ****           compare mode: 
  43:./Library/stm32f4xx_tim.c ****         (++) Configure each channel, independently, in Output Compare mode
  44:./Library/stm32f4xx_tim.c ****         (++) Select the output compare modes
  45:./Library/stm32f4xx_tim.c ****         (++) Select the Polarities of each channel
  46:./Library/stm32f4xx_tim.c ****         (++) Set/Get the Capture/Compare register values
  47:./Library/stm32f4xx_tim.c ****         (++) Select the Output Compare Fast mode 
  48:./Library/stm32f4xx_tim.c ****         (++) Select the Output Compare Forced mode  
  49:./Library/stm32f4xx_tim.c ****         (++) Output Compare-Preload Configuration 
  50:./Library/stm32f4xx_tim.c ****         (++) Clear Output Compare Reference
  51:./Library/stm32f4xx_tim.c ****         (++) Select the OCREF Clear signal
  52:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the Capture/Compare Channels    
  53:./Library/stm32f4xx_tim.c ****                      
  54:./Library/stm32f4xx_tim.c ****       (#) TIM Input Capture management: this group includes all needed 
  55:./Library/stm32f4xx_tim.c ****           functions to configure the Capture/Compare unit used in 
  56:./Library/stm32f4xx_tim.c ****           Input Capture mode:
  57:./Library/stm32f4xx_tim.c ****         (++) Configure each channel in input capture mode
  58:./Library/stm32f4xx_tim.c ****         (++) Configure Channel1/2 in PWM Input mode
  59:./Library/stm32f4xx_tim.c ****         (++) Set the Input Capture Prescaler
  60:./Library/stm32f4xx_tim.c ****         (++) Get the Capture/Compare values      
  61:./Library/stm32f4xx_tim.c ****                      
  62:./Library/stm32f4xx_tim.c ****       (#) Advanced-control timers (TIM1 and TIM8) specific features
  63:./Library/stm32f4xx_tim.c ****         (++) Configures the Break input, dead time, Lock level, the OSSI,
  64:./Library/stm32f4xx_tim.c ****              the OSSR State and the AOE(automatic output enable)
  65:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable the TIM peripheral Main Outputs
  66:./Library/stm32f4xx_tim.c ****         (++) Select the Commutation event
  67:./Library/stm32f4xx_tim.c ****         (++) Set/Reset the Capture Compare Preload Control bit
  68:./Library/stm32f4xx_tim.c ****                                 
  69:./Library/stm32f4xx_tim.c ****       (#) TIM interrupts, DMA and flags management
  70:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable interrupt sources
  71:./Library/stm32f4xx_tim.c ****         (++) Get flags status
  72:./Library/stm32f4xx_tim.c ****         (++) Clear flags/ Pending bits
  73:./Library/stm32f4xx_tim.c ****         (++) Enable/Disable DMA requests 
  74:./Library/stm32f4xx_tim.c ****         (++) Configure DMA burst mode
  75:./Library/stm32f4xx_tim.c ****         (++) Select CaptureCompare DMA request  
  76:./Library/stm32f4xx_tim.c ****                 
  77:./Library/stm32f4xx_tim.c ****       (#) TIM clocks management: this group includes all needed functions 
  78:./Library/stm32f4xx_tim.c ****           to configure the clock controller unit:
  79:./Library/stm32f4xx_tim.c ****         (++) Select internal/External clock
  80:./Library/stm32f4xx_tim.c ****         (++) Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
  81:./Library/stm32f4xx_tim.c ****            
  82:./Library/stm32f4xx_tim.c ****       (#) TIM synchronization management: this group includes all needed 
  83:./Library/stm32f4xx_tim.c ****           functions to configure the Synchronization unit:
  84:./Library/stm32f4xx_tim.c ****         (++) Select Input Trigger  
  85:./Library/stm32f4xx_tim.c ****         (++) Select Output Trigger  
  86:./Library/stm32f4xx_tim.c ****         (++) Select Master Slave Mode 
  87:./Library/stm32f4xx_tim.c ****         (++) ETR Configuration when used as external trigger   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 3


  88:./Library/stm32f4xx_tim.c ****        
  89:./Library/stm32f4xx_tim.c ****       (#) TIM specific interface management, this group includes all 
  90:./Library/stm32f4xx_tim.c ****           needed functions to use the specific TIM interface:
  91:./Library/stm32f4xx_tim.c ****         (++) Encoder Interface Configuration
  92:./Library/stm32f4xx_tim.c ****         (++) Select Hall Sensor   
  93:./Library/stm32f4xx_tim.c ****            
  94:./Library/stm32f4xx_tim.c ****       (#) TIM specific remapping management includes the Remapping 
  95:./Library/stm32f4xx_tim.c ****           configuration of specific timers               
  96:./Library/stm32f4xx_tim.c ****      
  97:./Library/stm32f4xx_tim.c ****   @endverbatim    
  98:./Library/stm32f4xx_tim.c ****   ******************************************************************************
  99:./Library/stm32f4xx_tim.c ****   * @attention
 100:./Library/stm32f4xx_tim.c ****   *
 101:./Library/stm32f4xx_tim.c ****   * Copyright (c) 2016 STMicroelectronics.
 102:./Library/stm32f4xx_tim.c ****   * All rights reserved.
 103:./Library/stm32f4xx_tim.c ****   *
 104:./Library/stm32f4xx_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
 105:./Library/stm32f4xx_tim.c ****   * in the root directory of this software component.
 106:./Library/stm32f4xx_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
 107:./Library/stm32f4xx_tim.c ****   *
 108:./Library/stm32f4xx_tim.c ****   ******************************************************************************
 109:./Library/stm32f4xx_tim.c ****   */
 110:./Library/stm32f4xx_tim.c **** 
 111:./Library/stm32f4xx_tim.c **** /* Includes ------------------------------------------------------------------*/
 112:./Library/stm32f4xx_tim.c **** #include "stm32f4xx_tim.h"
 113:./Library/stm32f4xx_tim.c **** #include "stm32f4xx_rcc.h"
 114:./Library/stm32f4xx_tim.c **** 
 115:./Library/stm32f4xx_tim.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 116:./Library/stm32f4xx_tim.c ****   * @{
 117:./Library/stm32f4xx_tim.c ****   */
 118:./Library/stm32f4xx_tim.c **** 
 119:./Library/stm32f4xx_tim.c **** /** @defgroup TIM 
 120:./Library/stm32f4xx_tim.c ****   * @brief TIM driver modules
 121:./Library/stm32f4xx_tim.c ****   * @{
 122:./Library/stm32f4xx_tim.c ****   */
 123:./Library/stm32f4xx_tim.c **** 
 124:./Library/stm32f4xx_tim.c **** /* Private typedef -----------------------------------------------------------*/
 125:./Library/stm32f4xx_tim.c **** /* Private define ------------------------------------------------------------*/
 126:./Library/stm32f4xx_tim.c **** 
 127:./Library/stm32f4xx_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
 128:./Library/stm32f4xx_tim.c **** #define SMCR_ETR_MASK      ((uint16_t)0x00FF) 
 129:./Library/stm32f4xx_tim.c **** #define CCMR_OFFSET        ((uint16_t)0x0018)
 130:./Library/stm32f4xx_tim.c **** #define CCER_CCE_SET       ((uint16_t)0x0001)  
 131:./Library/stm32f4xx_tim.c **** #define	CCER_CCNE_SET      ((uint16_t)0x0004) 
 132:./Library/stm32f4xx_tim.c **** #define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)
 133:./Library/stm32f4xx_tim.c **** #define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) 
 134:./Library/stm32f4xx_tim.c **** 
 135:./Library/stm32f4xx_tim.c **** /* Private macro -------------------------------------------------------------*/
 136:./Library/stm32f4xx_tim.c **** /* Private variables ---------------------------------------------------------*/
 137:./Library/stm32f4xx_tim.c **** /* Private function prototypes -----------------------------------------------*/
 138:./Library/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 139:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 140:./Library/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 141:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 142:./Library/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 143:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 144:./Library/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 4


 145:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 146:./Library/stm32f4xx_tim.c **** 
 147:./Library/stm32f4xx_tim.c **** /* Private functions ---------------------------------------------------------*/
 148:./Library/stm32f4xx_tim.c **** 
 149:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Private_Functions
 150:./Library/stm32f4xx_tim.c ****   * @{
 151:./Library/stm32f4xx_tim.c ****   */
 152:./Library/stm32f4xx_tim.c **** 
 153:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group1 TimeBase management functions
 154:./Library/stm32f4xx_tim.c ****  *  @brief   TimeBase management functions 
 155:./Library/stm32f4xx_tim.c ****  *
 156:./Library/stm32f4xx_tim.c **** @verbatim   
 157:./Library/stm32f4xx_tim.c ****  ===============================================================================
 158:./Library/stm32f4xx_tim.c ****                      ##### TimeBase management functions #####
 159:./Library/stm32f4xx_tim.c ****  ===============================================================================  
 160:./Library/stm32f4xx_tim.c ****   
 161:./Library/stm32f4xx_tim.c ****      
 162:./Library/stm32f4xx_tim.c ****             ##### TIM Driver: how to use it in Timing(Time base) Mode #####
 163:./Library/stm32f4xx_tim.c ****  ===============================================================================
 164:./Library/stm32f4xx_tim.c ****     [..] 
 165:./Library/stm32f4xx_tim.c ****     To use the Timer in Timing(Time base) mode, the following steps are mandatory:
 166:./Library/stm32f4xx_tim.c ****        
 167:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 168:./Library/stm32f4xx_tim.c ****                     
 169:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_TimeBaseInitStruct with the desired parameters.
 170:./Library/stm32f4xx_tim.c ****        
 171:./Library/stm32f4xx_tim.c ****       (#) Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure the Time Base unit
 172:./Library/stm32f4xx_tim.c ****           with the corresponding configuration
 173:./Library/stm32f4xx_tim.c ****           
 174:./Library/stm32f4xx_tim.c ****       (#) Enable the NVIC if you need to generate the update interrupt. 
 175:./Library/stm32f4xx_tim.c ****           
 176:./Library/stm32f4xx_tim.c ****       (#) Enable the corresponding interrupt using the function TIM_ITConfig(TIMx, TIM_IT_Update) 
 177:./Library/stm32f4xx_tim.c ****        
 178:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 179:./Library/stm32f4xx_tim.c ****              
 180:./Library/stm32f4xx_tim.c ****        -@- All other functions can be used separately to modify, if needed,
 181:./Library/stm32f4xx_tim.c ****            a specific feature of the Timer. 
 182:./Library/stm32f4xx_tim.c **** 
 183:./Library/stm32f4xx_tim.c **** @endverbatim
 184:./Library/stm32f4xx_tim.c ****   * @{
 185:./Library/stm32f4xx_tim.c ****   */
 186:./Library/stm32f4xx_tim.c ****   
 187:./Library/stm32f4xx_tim.c **** /**
 188:./Library/stm32f4xx_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 189:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 190:./Library/stm32f4xx_tim.c ****   * @retval None
 191:./Library/stm32f4xx_tim.c **** 
 192:./Library/stm32f4xx_tim.c ****   */
 193:./Library/stm32f4xx_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 194:./Library/stm32f4xx_tim.c **** {
 195:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 196:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 197:./Library/stm32f4xx_tim.c ****  
 198:./Library/stm32f4xx_tim.c ****   if (TIMx == TIM1)
 199:./Library/stm32f4xx_tim.c ****   {
 200:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 201:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 5


 202:./Library/stm32f4xx_tim.c ****   } 
 203:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM2) 
 204:./Library/stm32f4xx_tim.c ****   {     
 205:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 206:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 207:./Library/stm32f4xx_tim.c ****   }  
 208:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM3)
 209:./Library/stm32f4xx_tim.c ****   { 
 210:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 211:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 212:./Library/stm32f4xx_tim.c ****   }  
 213:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM4)
 214:./Library/stm32f4xx_tim.c ****   { 
 215:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 216:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 217:./Library/stm32f4xx_tim.c ****   }  
 218:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM5)
 219:./Library/stm32f4xx_tim.c ****   {      
 220:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 221:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 222:./Library/stm32f4xx_tim.c ****   }  
 223:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM6)  
 224:./Library/stm32f4xx_tim.c ****   {    
 225:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 226:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 227:./Library/stm32f4xx_tim.c ****   }  
 228:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM7)
 229:./Library/stm32f4xx_tim.c ****   {      
 230:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 231:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 232:./Library/stm32f4xx_tim.c ****   }  
 233:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM8)
 234:./Library/stm32f4xx_tim.c ****   {      
 235:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 236:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 237:./Library/stm32f4xx_tim.c ****   }  
 238:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM9)
 239:./Library/stm32f4xx_tim.c ****   {      
 240:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 241:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 242:./Library/stm32f4xx_tim.c ****    }  
 243:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM10)
 244:./Library/stm32f4xx_tim.c ****   {      
 245:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 246:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 247:./Library/stm32f4xx_tim.c ****   }  
 248:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM11) 
 249:./Library/stm32f4xx_tim.c ****   {     
 250:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 251:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 252:./Library/stm32f4xx_tim.c ****   }  
 253:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM12)
 254:./Library/stm32f4xx_tim.c ****   {      
 255:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 256:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 257:./Library/stm32f4xx_tim.c ****   }  
 258:./Library/stm32f4xx_tim.c ****   else if (TIMx == TIM13) 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 6


 259:./Library/stm32f4xx_tim.c ****   {       
 260:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 261:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 262:./Library/stm32f4xx_tim.c ****   }  
 263:./Library/stm32f4xx_tim.c ****   else
 264:./Library/stm32f4xx_tim.c ****   { 
 265:./Library/stm32f4xx_tim.c ****     if (TIMx == TIM14) 
 266:./Library/stm32f4xx_tim.c ****     {     
 267:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 268:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 269:./Library/stm32f4xx_tim.c ****     }   
 270:./Library/stm32f4xx_tim.c ****   }
 271:./Library/stm32f4xx_tim.c **** }
 272:./Library/stm32f4xx_tim.c **** 
 273:./Library/stm32f4xx_tim.c **** /**
 274:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 275:./Library/stm32f4xx_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 276:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 277:./Library/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
 278:./Library/stm32f4xx_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 279:./Library/stm32f4xx_tim.c ****   * @retval None
 280:./Library/stm32f4xx_tim.c ****   */
 281:./Library/stm32f4xx_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 282:./Library/stm32f4xx_tim.c **** {
 283:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 284:./Library/stm32f4xx_tim.c **** 
 285:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 286:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 287:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 288:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 289:./Library/stm32f4xx_tim.c **** 
 290:./Library/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;  
 291:./Library/stm32f4xx_tim.c **** 
 292:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)||
 293:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 294:./Library/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 295:./Library/stm32f4xx_tim.c ****   {
 296:./Library/stm32f4xx_tim.c ****     /* Select the Counter Mode */
 297:./Library/stm32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 298:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 299:./Library/stm32f4xx_tim.c ****   }
 300:./Library/stm32f4xx_tim.c ****  
 301:./Library/stm32f4xx_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 302:./Library/stm32f4xx_tim.c ****   {
 303:./Library/stm32f4xx_tim.c ****     /* Set the clock division */
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 305:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 306:./Library/stm32f4xx_tim.c ****   }
 307:./Library/stm32f4xx_tim.c **** 
 308:./Library/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 309:./Library/stm32f4xx_tim.c **** 
 310:./Library/stm32f4xx_tim.c ****   /* Set the Autoreload value */
 311:./Library/stm32f4xx_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 312:./Library/stm32f4xx_tim.c ****  
 313:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 314:./Library/stm32f4xx_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 315:./Library/stm32f4xx_tim.c ****     
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 7


 316:./Library/stm32f4xx_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8))  
 317:./Library/stm32f4xx_tim.c ****   {
 318:./Library/stm32f4xx_tim.c ****     /* Set the Repetition Counter value */
 319:./Library/stm32f4xx_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 320:./Library/stm32f4xx_tim.c ****   }
 321:./Library/stm32f4xx_tim.c **** 
 322:./Library/stm32f4xx_tim.c ****   /* Generate an update event to reload the Prescaler 
 323:./Library/stm32f4xx_tim.c ****      and the repetition counter(only for TIM1 and TIM8) value immediately */
 324:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 325:./Library/stm32f4xx_tim.c **** }
 326:./Library/stm32f4xx_tim.c **** 
 327:./Library/stm32f4xx_tim.c **** /**
 328:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 329:./Library/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 330:./Library/stm32f4xx_tim.c ****   *         structure which will be initialized.
 331:./Library/stm32f4xx_tim.c ****   * @retval None
 332:./Library/stm32f4xx_tim.c ****   */
 333:./Library/stm32f4xx_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 334:./Library/stm32f4xx_tim.c **** {
 335:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 336:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 337:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 338:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 339:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 340:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 341:./Library/stm32f4xx_tim.c **** }
 342:./Library/stm32f4xx_tim.c **** 
 343:./Library/stm32f4xx_tim.c **** /**
 344:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Prescaler.
 345:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 346:./Library/stm32f4xx_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
 347:./Library/stm32f4xx_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
 348:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 349:./Library/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
 350:./Library/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
 351:./Library/stm32f4xx_tim.c ****   * @retval None
 352:./Library/stm32f4xx_tim.c ****   */
 353:./Library/stm32f4xx_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 354:./Library/stm32f4xx_tim.c **** {
 355:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 356:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 357:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 358:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 359:./Library/stm32f4xx_tim.c ****   TIMx->PSC = Prescaler;
 360:./Library/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 361:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 362:./Library/stm32f4xx_tim.c **** }
 363:./Library/stm32f4xx_tim.c **** 
 364:./Library/stm32f4xx_tim.c **** /**
 365:./Library/stm32f4xx_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
 366:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 367:./Library/stm32f4xx_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
 368:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 369:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Up: TIM Up Counting Mode
 370:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Down: TIM Down Counting Mode
 371:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
 372:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 8


 373:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
 374:./Library/stm32f4xx_tim.c ****   * @retval None
 375:./Library/stm32f4xx_tim.c ****   */
 376:./Library/stm32f4xx_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
 377:./Library/stm32f4xx_tim.c **** {
 378:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 379:./Library/stm32f4xx_tim.c **** 
 380:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 381:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 382:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 383:./Library/stm32f4xx_tim.c **** 
 384:./Library/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;
 385:./Library/stm32f4xx_tim.c **** 
 386:./Library/stm32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
 387:./Library/stm32f4xx_tim.c ****   tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 388:./Library/stm32f4xx_tim.c **** 
 389:./Library/stm32f4xx_tim.c ****   /* Set the Counter Mode */
 390:./Library/stm32f4xx_tim.c ****   tmpcr1 |= TIM_CounterMode;
 391:./Library/stm32f4xx_tim.c **** 
 392:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR1 register */
 393:./Library/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 394:./Library/stm32f4xx_tim.c **** }
 395:./Library/stm32f4xx_tim.c **** 
 396:./Library/stm32f4xx_tim.c **** /**
 397:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Counter Register value
 398:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 399:./Library/stm32f4xx_tim.c ****   * @param  Counter: specifies the Counter register new value.
 400:./Library/stm32f4xx_tim.c ****   * @retval None
 401:./Library/stm32f4xx_tim.c ****   */
 402:./Library/stm32f4xx_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
 403:./Library/stm32f4xx_tim.c **** {
 404:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 405:./Library/stm32f4xx_tim.c ****    assert_param(IS_TIM_ALL_PERIPH(TIMx));
 406:./Library/stm32f4xx_tim.c **** 
 407:./Library/stm32f4xx_tim.c ****   /* Set the Counter Register value */
 408:./Library/stm32f4xx_tim.c ****   TIMx->CNT = Counter;
 409:./Library/stm32f4xx_tim.c **** }
 410:./Library/stm32f4xx_tim.c **** 
 411:./Library/stm32f4xx_tim.c **** /**
 412:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
 413:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 414:./Library/stm32f4xx_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
 415:./Library/stm32f4xx_tim.c ****   * @retval None
 416:./Library/stm32f4xx_tim.c ****   */
 417:./Library/stm32f4xx_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
 418:./Library/stm32f4xx_tim.c **** {
 419:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 420:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 421:./Library/stm32f4xx_tim.c ****   
 422:./Library/stm32f4xx_tim.c ****   /* Set the Autoreload Register value */
 423:./Library/stm32f4xx_tim.c ****   TIMx->ARR = Autoreload;
 424:./Library/stm32f4xx_tim.c **** }
 425:./Library/stm32f4xx_tim.c **** 
 426:./Library/stm32f4xx_tim.c **** /**
 427:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Counter value.
 428:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 429:./Library/stm32f4xx_tim.c ****   * @retval Counter Register value
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 9


 430:./Library/stm32f4xx_tim.c ****   */
 431:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
 432:./Library/stm32f4xx_tim.c **** {
 433:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 434:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 435:./Library/stm32f4xx_tim.c **** 
 436:./Library/stm32f4xx_tim.c ****   /* Get the Counter Register value */
 437:./Library/stm32f4xx_tim.c ****   return TIMx->CNT;
 438:./Library/stm32f4xx_tim.c **** }
 439:./Library/stm32f4xx_tim.c **** 
 440:./Library/stm32f4xx_tim.c **** /**
 441:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Prescaler value.
 442:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 443:./Library/stm32f4xx_tim.c ****   * @retval Prescaler Register value.
 444:./Library/stm32f4xx_tim.c ****   */
 445:./Library/stm32f4xx_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
 446:./Library/stm32f4xx_tim.c **** {
 447:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 448:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 449:./Library/stm32f4xx_tim.c **** 
 450:./Library/stm32f4xx_tim.c ****   /* Get the Prescaler Register value */
 451:./Library/stm32f4xx_tim.c ****   return TIMx->PSC;
 452:./Library/stm32f4xx_tim.c **** }
 453:./Library/stm32f4xx_tim.c **** 
 454:./Library/stm32f4xx_tim.c **** /**
 455:./Library/stm32f4xx_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
 456:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 457:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
 458:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 459:./Library/stm32f4xx_tim.c ****   * @retval None
 460:./Library/stm32f4xx_tim.c ****   */
 461:./Library/stm32f4xx_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 462:./Library/stm32f4xx_tim.c **** {
 463:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 464:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 465:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 466:./Library/stm32f4xx_tim.c **** 
 467:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 468:./Library/stm32f4xx_tim.c ****   {
 469:./Library/stm32f4xx_tim.c ****     /* Set the Update Disable Bit */
 470:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 471:./Library/stm32f4xx_tim.c ****   }
 472:./Library/stm32f4xx_tim.c ****   else
 473:./Library/stm32f4xx_tim.c ****   {
 474:./Library/stm32f4xx_tim.c ****     /* Reset the Update Disable Bit */
 475:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 476:./Library/stm32f4xx_tim.c ****   }
 477:./Library/stm32f4xx_tim.c **** }
 478:./Library/stm32f4xx_tim.c **** 
 479:./Library/stm32f4xx_tim.c **** /**
 480:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
 481:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 482:./Library/stm32f4xx_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
 483:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 484:./Library/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Global: Source of update is the counter
 485:./Library/stm32f4xx_tim.c ****   *                 overflow/underflow or the setting of UG bit, or an update
 486:./Library/stm32f4xx_tim.c ****   *                 generation through the slave mode controller.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 10


 487:./Library/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
 488:./Library/stm32f4xx_tim.c ****   * @retval None
 489:./Library/stm32f4xx_tim.c ****   */
 490:./Library/stm32f4xx_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
 491:./Library/stm32f4xx_tim.c **** {
 492:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 493:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 494:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 495:./Library/stm32f4xx_tim.c **** 
 496:./Library/stm32f4xx_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 497:./Library/stm32f4xx_tim.c ****   {
 498:./Library/stm32f4xx_tim.c ****     /* Set the URS Bit */
 499:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 500:./Library/stm32f4xx_tim.c ****   }
 501:./Library/stm32f4xx_tim.c ****   else
 502:./Library/stm32f4xx_tim.c ****   {
 503:./Library/stm32f4xx_tim.c ****     /* Reset the URS Bit */
 504:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 505:./Library/stm32f4xx_tim.c ****   }
 506:./Library/stm32f4xx_tim.c **** }
 507:./Library/stm32f4xx_tim.c **** 
 508:./Library/stm32f4xx_tim.c **** /**
 509:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
 510:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 511:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
 512:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 513:./Library/stm32f4xx_tim.c ****   * @retval None
 514:./Library/stm32f4xx_tim.c ****   */
 515:./Library/stm32f4xx_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 516:./Library/stm32f4xx_tim.c **** {
 517:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 518:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 519:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 520:./Library/stm32f4xx_tim.c **** 
 521:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 522:./Library/stm32f4xx_tim.c ****   {
 523:./Library/stm32f4xx_tim.c ****     /* Set the ARR Preload Bit */
 524:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 525:./Library/stm32f4xx_tim.c ****   }
 526:./Library/stm32f4xx_tim.c ****   else
 527:./Library/stm32f4xx_tim.c ****   {
 528:./Library/stm32f4xx_tim.c ****     /* Reset the ARR Preload Bit */
 529:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 530:./Library/stm32f4xx_tim.c ****   }
 531:./Library/stm32f4xx_tim.c **** }
 532:./Library/stm32f4xx_tim.c **** 
 533:./Library/stm32f4xx_tim.c **** /**
 534:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
 535:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 536:./Library/stm32f4xx_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
 537:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 538:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Single
 539:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Repetitive
 540:./Library/stm32f4xx_tim.c ****   * @retval None
 541:./Library/stm32f4xx_tim.c ****   */
 542:./Library/stm32f4xx_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
 543:./Library/stm32f4xx_tim.c **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 11


 544:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 545:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 546:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 547:./Library/stm32f4xx_tim.c **** 
 548:./Library/stm32f4xx_tim.c ****   /* Reset the OPM Bit */
 549:./Library/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 550:./Library/stm32f4xx_tim.c **** 
 551:./Library/stm32f4xx_tim.c ****   /* Configure the OPM Mode */
 552:./Library/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 553:./Library/stm32f4xx_tim.c **** }
 554:./Library/stm32f4xx_tim.c **** 
 555:./Library/stm32f4xx_tim.c **** /**
 556:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Clock Division value.
 557:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 558:./Library/stm32f4xx_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
 559:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following value:
 560:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV1: TDTS = Tck_tim
 561:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
 562:./Library/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
 563:./Library/stm32f4xx_tim.c ****   * @retval None
 564:./Library/stm32f4xx_tim.c ****   */
 565:./Library/stm32f4xx_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
 566:./Library/stm32f4xx_tim.c **** {
 567:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 568:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
 569:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 570:./Library/stm32f4xx_tim.c **** 
 571:./Library/stm32f4xx_tim.c ****   /* Reset the CKD Bits */
 572:./Library/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 573:./Library/stm32f4xx_tim.c **** 
 574:./Library/stm32f4xx_tim.c ****   /* Set the CKD value */
 575:./Library/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_CKD;
 576:./Library/stm32f4xx_tim.c **** }
 577:./Library/stm32f4xx_tim.c **** 
 578:./Library/stm32f4xx_tim.c **** /**
 579:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 580:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
 581:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 582:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 583:./Library/stm32f4xx_tim.c ****   * @retval None
 584:./Library/stm32f4xx_tim.c ****   */
 585:./Library/stm32f4xx_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 586:./Library/stm32f4xx_tim.c **** {
 587:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 588:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 589:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 590:./Library/stm32f4xx_tim.c ****   
 591:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 592:./Library/stm32f4xx_tim.c ****   {
 593:./Library/stm32f4xx_tim.c ****     /* Enable the TIM Counter */
 594:./Library/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 595:./Library/stm32f4xx_tim.c ****   }
 596:./Library/stm32f4xx_tim.c ****   else
 597:./Library/stm32f4xx_tim.c ****   {
 598:./Library/stm32f4xx_tim.c ****     /* Disable the TIM Counter */
 599:./Library/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 600:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 12


 601:./Library/stm32f4xx_tim.c **** }
 602:./Library/stm32f4xx_tim.c **** /**
 603:./Library/stm32f4xx_tim.c ****   * @}
 604:./Library/stm32f4xx_tim.c ****   */
 605:./Library/stm32f4xx_tim.c **** 
 606:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group2 Output Compare management functions
 607:./Library/stm32f4xx_tim.c ****  *  @brief    Output Compare management functions 
 608:./Library/stm32f4xx_tim.c ****  *
 609:./Library/stm32f4xx_tim.c **** @verbatim   
 610:./Library/stm32f4xx_tim.c ****  ===============================================================================
 611:./Library/stm32f4xx_tim.c ****               ##### Output Compare management functions #####
 612:./Library/stm32f4xx_tim.c ****  ===============================================================================  
 613:./Library/stm32f4xx_tim.c ****    
 614:./Library/stm32f4xx_tim.c ****       
 615:./Library/stm32f4xx_tim.c ****         ##### TIM Driver: how to use it in Output Compare Mode #####
 616:./Library/stm32f4xx_tim.c ****  ===============================================================================
 617:./Library/stm32f4xx_tim.c ****     [..] 
 618:./Library/stm32f4xx_tim.c ****     To use the Timer in Output Compare mode, the following steps are mandatory:
 619:./Library/stm32f4xx_tim.c ****        
 620:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
 621:./Library/stm32f4xx_tim.c ****           function
 622:./Library/stm32f4xx_tim.c ****        
 623:./Library/stm32f4xx_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
 624:./Library/stm32f4xx_tim.c ****        
 625:./Library/stm32f4xx_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver, 
 626:./Library/stm32f4xx_tim.c ****         (++) if needed, else the Timer will run with the default configuration:
 627:./Library/stm32f4xx_tim.c ****             Autoreload value = 0xFFFF
 628:./Library/stm32f4xx_tim.c ****         (++) Prescaler value = 0x0000
 629:./Library/stm32f4xx_tim.c ****         (++) Counter mode = Up counting
 630:./Library/stm32f4xx_tim.c ****         (++) Clock Division = TIM_CKD_DIV1
 631:./Library/stm32f4xx_tim.c ****           
 632:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_OCInitStruct with the desired parameters including:
 633:./Library/stm32f4xx_tim.c ****         (++) The TIM Output Compare mode: TIM_OCMode
 634:./Library/stm32f4xx_tim.c ****         (++) TIM Output State: TIM_OutputState
 635:./Library/stm32f4xx_tim.c ****         (++) TIM Pulse value: TIM_Pulse
 636:./Library/stm32f4xx_tim.c ****         (++) TIM Output Compare Polarity : TIM_OCPolarity
 637:./Library/stm32f4xx_tim.c ****        
 638:./Library/stm32f4xx_tim.c ****       (#) Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired 
 639:./Library/stm32f4xx_tim.c ****           channel with the corresponding configuration
 640:./Library/stm32f4xx_tim.c ****        
 641:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 642:./Library/stm32f4xx_tim.c ****        
 643:./Library/stm32f4xx_tim.c ****       -@- All other functions can be used separately to modify, if needed,
 644:./Library/stm32f4xx_tim.c ****           a specific feature of the Timer. 
 645:./Library/stm32f4xx_tim.c ****           
 646:./Library/stm32f4xx_tim.c ****       -@- In case of PWM mode, this function is mandatory:
 647:./Library/stm32f4xx_tim.c ****           TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
 648:./Library/stm32f4xx_tim.c ****               
 649:./Library/stm32f4xx_tim.c ****       -@- If the corresponding interrupt or DMA request are needed, the user should:
 650:./Library/stm32f4xx_tim.c ****         (+@) Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
 651:./Library/stm32f4xx_tim.c ****         (+@) Enable the corresponding interrupt (or DMA request) using the function 
 652:./Library/stm32f4xx_tim.c ****              TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   
 653:./Library/stm32f4xx_tim.c **** 
 654:./Library/stm32f4xx_tim.c **** @endverbatim
 655:./Library/stm32f4xx_tim.c ****   * @{
 656:./Library/stm32f4xx_tim.c ****   */
 657:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 13


 658:./Library/stm32f4xx_tim.c **** /**
 659:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified parameters in
 660:./Library/stm32f4xx_tim.c ****   *         the TIM_OCInitStruct.
 661:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 662:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 663:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 664:./Library/stm32f4xx_tim.c ****   * @retval None
 665:./Library/stm32f4xx_tim.c ****   */
 666:./Library/stm32f4xx_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 667:./Library/stm32f4xx_tim.c **** {
 668:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 669:./Library/stm32f4xx_tim.c ****    
 670:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 671:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
 672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 673:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 674:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 675:./Library/stm32f4xx_tim.c **** 
 676:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 677:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 678:./Library/stm32f4xx_tim.c ****   
 679:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 680:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 681:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 682:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 683:./Library/stm32f4xx_tim.c ****   
 684:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 685:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 686:./Library/stm32f4xx_tim.c ****     
 687:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare Mode Bits */
 688:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 689:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 690:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 691:./Library/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 692:./Library/stm32f4xx_tim.c ****   
 693:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 694:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 695:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 696:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 697:./Library/stm32f4xx_tim.c ****   
 698:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 699:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 700:./Library/stm32f4xx_tim.c ****     
 701:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 702:./Library/stm32f4xx_tim.c ****   {
 703:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 704:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 705:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 706:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 707:./Library/stm32f4xx_tim.c ****     
 708:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 709:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 710:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 711:./Library/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 712:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 713:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 714:./Library/stm32f4xx_tim.c ****     
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 14


 715:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 716:./Library/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 717:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 718:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 719:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 720:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 721:./Library/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 722:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 723:./Library/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 724:./Library/stm32f4xx_tim.c ****   }
 725:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 726:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 727:./Library/stm32f4xx_tim.c ****   
 728:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 729:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 730:./Library/stm32f4xx_tim.c ****   
 731:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 732:./Library/stm32f4xx_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 733:./Library/stm32f4xx_tim.c ****   
 734:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 735:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 736:./Library/stm32f4xx_tim.c **** }
 737:./Library/stm32f4xx_tim.c **** 
 738:./Library/stm32f4xx_tim.c **** /**
 739:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified parameters 
 740:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 741:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
 742:./Library/stm32f4xx_tim.c ****   *         peripheral.
 743:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 744:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 745:./Library/stm32f4xx_tim.c ****   * @retval None
 746:./Library/stm32f4xx_tim.c ****   */
 747:./Library/stm32f4xx_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 748:./Library/stm32f4xx_tim.c **** {
 749:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 750:./Library/stm32f4xx_tim.c ****    
 751:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 752:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
 753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 754:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 755:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 756:./Library/stm32f4xx_tim.c **** 
 757:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 758:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 759:./Library/stm32f4xx_tim.c ****   
 760:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */  
 761:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 762:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 763:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 764:./Library/stm32f4xx_tim.c ****   
 765:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 766:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 767:./Library/stm32f4xx_tim.c ****     
 768:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 769:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 770:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 771:./Library/stm32f4xx_tim.c ****   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 15


 772:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 773:./Library/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 774:./Library/stm32f4xx_tim.c ****   
 775:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 776:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 777:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 778:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 779:./Library/stm32f4xx_tim.c ****   
 780:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 781:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 782:./Library/stm32f4xx_tim.c ****     
 783:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 784:./Library/stm32f4xx_tim.c ****   {
 785:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 786:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 787:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 788:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 789:./Library/stm32f4xx_tim.c ****     
 790:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 791:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 792:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 793:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 794:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 795:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 796:./Library/stm32f4xx_tim.c ****     
 797:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 798:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 799:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 800:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 801:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 802:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 803:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 804:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 805:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 806:./Library/stm32f4xx_tim.c ****   }
 807:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 808:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 809:./Library/stm32f4xx_tim.c ****   
 810:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 811:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 812:./Library/stm32f4xx_tim.c ****   
 813:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 814:./Library/stm32f4xx_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 815:./Library/stm32f4xx_tim.c ****   
 816:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 817:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 818:./Library/stm32f4xx_tim.c **** }
 819:./Library/stm32f4xx_tim.c **** 
 820:./Library/stm32f4xx_tim.c **** /**
 821:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified parameters
 822:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 823:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 824:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 825:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 826:./Library/stm32f4xx_tim.c ****   * @retval None
 827:./Library/stm32f4xx_tim.c ****   */
 828:./Library/stm32f4xx_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 16


 829:./Library/stm32f4xx_tim.c **** {
 830:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 831:./Library/stm32f4xx_tim.c ****    
 832:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 833:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 834:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 835:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 836:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 837:./Library/stm32f4xx_tim.c **** 
 838:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
 839:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 840:./Library/stm32f4xx_tim.c ****   
 841:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 842:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 843:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 844:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 845:./Library/stm32f4xx_tim.c ****   
 846:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 847:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 848:./Library/stm32f4xx_tim.c ****     
 849:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 850:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 851:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 852:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 853:./Library/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 854:./Library/stm32f4xx_tim.c ****   
 855:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 856:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 857:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 858:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 859:./Library/stm32f4xx_tim.c ****   
 860:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 861:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 862:./Library/stm32f4xx_tim.c ****     
 863:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 864:./Library/stm32f4xx_tim.c ****   {
 865:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 866:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 867:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 868:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 869:./Library/stm32f4xx_tim.c ****     
 870:./Library/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 871:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 872:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 873:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 874:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 875:./Library/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 876:./Library/stm32f4xx_tim.c ****     
 877:./Library/stm32f4xx_tim.c ****     /* Set the Output N State */
 878:./Library/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 879:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 880:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 881:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 882:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 883:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 884:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 885:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 17


 886:./Library/stm32f4xx_tim.c ****   }
 887:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 888:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 889:./Library/stm32f4xx_tim.c ****   
 890:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
 891:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 892:./Library/stm32f4xx_tim.c ****   
 893:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 894:./Library/stm32f4xx_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 895:./Library/stm32f4xx_tim.c ****   
 896:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 897:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 898:./Library/stm32f4xx_tim.c **** }
 899:./Library/stm32f4xx_tim.c **** 
 900:./Library/stm32f4xx_tim.c **** /**
 901:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified parameters
 902:./Library/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 903:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 904:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 905:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 906:./Library/stm32f4xx_tim.c ****   * @retval None
 907:./Library/stm32f4xx_tim.c ****   */
 908:./Library/stm32f4xx_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 909:./Library/stm32f4xx_tim.c **** {
 910:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 911:./Library/stm32f4xx_tim.c ****    
 912:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 913:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 914:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 915:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 916:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 917:./Library/stm32f4xx_tim.c **** 
 918:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
 919:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 920:./Library/stm32f4xx_tim.c ****   
 921:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 922:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 923:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 924:./Library/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 925:./Library/stm32f4xx_tim.c ****   
 926:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 927:./Library/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 928:./Library/stm32f4xx_tim.c ****     
 929:./Library/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 930:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 931:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 932:./Library/stm32f4xx_tim.c ****   
 933:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 934:./Library/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 935:./Library/stm32f4xx_tim.c ****   
 936:./Library/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 937:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 938:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 939:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 940:./Library/stm32f4xx_tim.c ****   
 941:./Library/stm32f4xx_tim.c ****   /* Set the Output State */
 942:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 18


 943:./Library/stm32f4xx_tim.c ****   
 944:./Library/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 945:./Library/stm32f4xx_tim.c ****   {
 946:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 947:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 948:./Library/stm32f4xx_tim.c ****     tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 949:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 950:./Library/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 951:./Library/stm32f4xx_tim.c ****   }
 952:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 953:./Library/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 954:./Library/stm32f4xx_tim.c ****   
 955:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */  
 956:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 957:./Library/stm32f4xx_tim.c ****     
 958:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 959:./Library/stm32f4xx_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 960:./Library/stm32f4xx_tim.c ****   
 961:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 962:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 963:./Library/stm32f4xx_tim.c **** }
 964:./Library/stm32f4xx_tim.c **** 
 965:./Library/stm32f4xx_tim.c **** /**
 966:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 967:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
 968:./Library/stm32f4xx_tim.c ****   *         be initialized.
 969:./Library/stm32f4xx_tim.c ****   * @retval None
 970:./Library/stm32f4xx_tim.c ****   */
 971:./Library/stm32f4xx_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 972:./Library/stm32f4xx_tim.c **** {
 973:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 974:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 975:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 976:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 977:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 978:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 979:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 980:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 981:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 982:./Library/stm32f4xx_tim.c **** }
 983:./Library/stm32f4xx_tim.c **** 
 984:./Library/stm32f4xx_tim.c **** /**
 985:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
 986:./Library/stm32f4xx_tim.c ****   * @note   This function disables the selected channel before changing the Output
 987:./Library/stm32f4xx_tim.c ****   *         Compare Mode. If needed, user has to enable this channel using
 988:./Library/stm32f4xx_tim.c ****   *         TIM_CCxCmd() and TIM_CCxNCmd() functions.
 989:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 990:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
 991:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 992:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
 993:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
 994:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
 995:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
 996:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
 997:./Library/stm32f4xx_tim.c ****   *           This parameter can be one of the following values:
 998:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Timing
 999:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Active
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 19


1000:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Toggle
1001:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM1
1002:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM2
1003:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active
1004:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive
1005:./Library/stm32f4xx_tim.c ****   * @retval None
1006:./Library/stm32f4xx_tim.c ****   */
1007:./Library/stm32f4xx_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
1008:./Library/stm32f4xx_tim.c **** {
1009:./Library/stm32f4xx_tim.c ****   uint32_t tmp = 0;
1010:./Library/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
1011:./Library/stm32f4xx_tim.c **** 
1012:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1014:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1015:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
1016:./Library/stm32f4xx_tim.c **** 
1017:./Library/stm32f4xx_tim.c ****   tmp = (uint32_t) TIMx;
1018:./Library/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
1019:./Library/stm32f4xx_tim.c **** 
1020:./Library/stm32f4xx_tim.c ****   tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
1021:./Library/stm32f4xx_tim.c **** 
1022:./Library/stm32f4xx_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
1023:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
1024:./Library/stm32f4xx_tim.c **** 
1025:./Library/stm32f4xx_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
1026:./Library/stm32f4xx_tim.c ****   {
1027:./Library/stm32f4xx_tim.c ****     tmp += (TIM_Channel>>1);
1028:./Library/stm32f4xx_tim.c **** 
1029:./Library/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1030:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
1031:./Library/stm32f4xx_tim.c ****    
1032:./Library/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1033:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
1034:./Library/stm32f4xx_tim.c ****   }
1035:./Library/stm32f4xx_tim.c ****   else
1036:./Library/stm32f4xx_tim.c ****   {
1037:./Library/stm32f4xx_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
1038:./Library/stm32f4xx_tim.c **** 
1039:./Library/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1040:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
1041:./Library/stm32f4xx_tim.c ****     
1042:./Library/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1043:./Library/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
1044:./Library/stm32f4xx_tim.c ****   }
1045:./Library/stm32f4xx_tim.c **** }
1046:./Library/stm32f4xx_tim.c **** 
1047:./Library/stm32f4xx_tim.c **** /**
1048:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
1049:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1050:./Library/stm32f4xx_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
1051:./Library/stm32f4xx_tim.c ****   * @retval None
1052:./Library/stm32f4xx_tim.c ****   */
1053:./Library/stm32f4xx_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
1054:./Library/stm32f4xx_tim.c **** {
1055:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1056:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 20


1057:./Library/stm32f4xx_tim.c **** 
1058:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare1 Register value */
1059:./Library/stm32f4xx_tim.c ****   TIMx->CCR1 = Compare1;
1060:./Library/stm32f4xx_tim.c **** }
1061:./Library/stm32f4xx_tim.c **** 
1062:./Library/stm32f4xx_tim.c **** /**
1063:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
1064:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1065:./Library/stm32f4xx_tim.c ****   *         peripheral.
1066:./Library/stm32f4xx_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
1067:./Library/stm32f4xx_tim.c ****   * @retval None
1068:./Library/stm32f4xx_tim.c ****   */
1069:./Library/stm32f4xx_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
1070:./Library/stm32f4xx_tim.c **** {
1071:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1072:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1073:./Library/stm32f4xx_tim.c **** 
1074:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare2 Register value */
1075:./Library/stm32f4xx_tim.c ****   TIMx->CCR2 = Compare2;
1076:./Library/stm32f4xx_tim.c **** }
1077:./Library/stm32f4xx_tim.c **** 
1078:./Library/stm32f4xx_tim.c **** /**
1079:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
1080:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1081:./Library/stm32f4xx_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
1082:./Library/stm32f4xx_tim.c ****   * @retval None
1083:./Library/stm32f4xx_tim.c ****   */
1084:./Library/stm32f4xx_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
1085:./Library/stm32f4xx_tim.c **** {
1086:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1087:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1088:./Library/stm32f4xx_tim.c **** 
1089:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare3 Register value */
1090:./Library/stm32f4xx_tim.c ****   TIMx->CCR3 = Compare3;
1091:./Library/stm32f4xx_tim.c **** }
1092:./Library/stm32f4xx_tim.c **** 
1093:./Library/stm32f4xx_tim.c **** /**
1094:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
1095:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1096:./Library/stm32f4xx_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
1097:./Library/stm32f4xx_tim.c ****   * @retval None
1098:./Library/stm32f4xx_tim.c ****   */
1099:./Library/stm32f4xx_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
1100:./Library/stm32f4xx_tim.c **** {
1101:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1102:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1103:./Library/stm32f4xx_tim.c **** 
1104:./Library/stm32f4xx_tim.c ****   /* Set the Capture Compare4 Register value */
1105:./Library/stm32f4xx_tim.c ****   TIMx->CCR4 = Compare4;
1106:./Library/stm32f4xx_tim.c **** }
1107:./Library/stm32f4xx_tim.c **** 
1108:./Library/stm32f4xx_tim.c **** /**
1109:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1110:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1111:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1112:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1113:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 21


1114:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1115:./Library/stm32f4xx_tim.c ****   * @retval None
1116:./Library/stm32f4xx_tim.c ****   */
1117:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1118:./Library/stm32f4xx_tim.c **** {
1119:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1120:./Library/stm32f4xx_tim.c **** 
1121:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1122:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1123:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1124:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1125:./Library/stm32f4xx_tim.c **** 
1126:./Library/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1127:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
1128:./Library/stm32f4xx_tim.c **** 
1129:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1130:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
1131:./Library/stm32f4xx_tim.c **** 
1132:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1133:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1134:./Library/stm32f4xx_tim.c **** }
1135:./Library/stm32f4xx_tim.c **** 
1136:./Library/stm32f4xx_tim.c **** /**
1137:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1138:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1139:./Library/stm32f4xx_tim.c ****   *         peripheral.
1140:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1141:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1142:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
1143:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1144:./Library/stm32f4xx_tim.c ****   * @retval None
1145:./Library/stm32f4xx_tim.c ****   */
1146:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1147:./Library/stm32f4xx_tim.c **** {
1148:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1149:./Library/stm32f4xx_tim.c **** 
1150:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1151:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1152:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1153:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1154:./Library/stm32f4xx_tim.c **** 
1155:./Library/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1156:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
1157:./Library/stm32f4xx_tim.c **** 
1158:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1159:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
1160:./Library/stm32f4xx_tim.c **** 
1161:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1162:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1163:./Library/stm32f4xx_tim.c **** }
1164:./Library/stm32f4xx_tim.c **** 
1165:./Library/stm32f4xx_tim.c **** /**
1166:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1167:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1168:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1169:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1170:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 22


1171:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1172:./Library/stm32f4xx_tim.c ****   * @retval None
1173:./Library/stm32f4xx_tim.c ****   */
1174:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1175:./Library/stm32f4xx_tim.c **** {
1176:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1177:./Library/stm32f4xx_tim.c **** 
1178:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1179:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1180:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1181:./Library/stm32f4xx_tim.c **** 
1182:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1183:./Library/stm32f4xx_tim.c **** 
1184:./Library/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1185:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
1186:./Library/stm32f4xx_tim.c **** 
1187:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1188:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
1189:./Library/stm32f4xx_tim.c **** 
1190:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1191:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1192:./Library/stm32f4xx_tim.c **** }
1193:./Library/stm32f4xx_tim.c **** 
1194:./Library/stm32f4xx_tim.c **** /**
1195:./Library/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1196:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1197:./Library/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1198:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1199:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
1200:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1201:./Library/stm32f4xx_tim.c ****   * @retval None
1202:./Library/stm32f4xx_tim.c ****   */
1203:./Library/stm32f4xx_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1204:./Library/stm32f4xx_tim.c **** {
1205:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1206:./Library/stm32f4xx_tim.c **** 
1207:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1208:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1209:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1210:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1211:./Library/stm32f4xx_tim.c **** 
1212:./Library/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1213:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
1214:./Library/stm32f4xx_tim.c **** 
1215:./Library/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1216:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
1217:./Library/stm32f4xx_tim.c **** 
1218:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1219:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1220:./Library/stm32f4xx_tim.c **** }
1221:./Library/stm32f4xx_tim.c **** 
1222:./Library/stm32f4xx_tim.c **** /**
1223:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1224:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1225:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1226:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1227:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 23


1228:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1229:./Library/stm32f4xx_tim.c ****   * @retval None
1230:./Library/stm32f4xx_tim.c ****   */
1231:./Library/stm32f4xx_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1232:./Library/stm32f4xx_tim.c **** {
1233:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1234:./Library/stm32f4xx_tim.c **** 
1235:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1236:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1237:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1238:./Library/stm32f4xx_tim.c **** 
1239:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1240:./Library/stm32f4xx_tim.c **** 
1241:./Library/stm32f4xx_tim.c ****   /* Reset the OC1PE Bit */
1242:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
1243:./Library/stm32f4xx_tim.c **** 
1244:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1245:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCPreload;
1246:./Library/stm32f4xx_tim.c **** 
1247:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1248:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1249:./Library/stm32f4xx_tim.c **** }
1250:./Library/stm32f4xx_tim.c **** 
1251:./Library/stm32f4xx_tim.c **** /**
1252:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1253:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1254:./Library/stm32f4xx_tim.c ****   *         peripheral.
1255:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1256:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1257:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1258:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1259:./Library/stm32f4xx_tim.c ****   * @retval None
1260:./Library/stm32f4xx_tim.c ****   */
1261:./Library/stm32f4xx_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1262:./Library/stm32f4xx_tim.c **** {
1263:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1264:./Library/stm32f4xx_tim.c **** 
1265:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1266:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1267:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1268:./Library/stm32f4xx_tim.c **** 
1269:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1270:./Library/stm32f4xx_tim.c **** 
1271:./Library/stm32f4xx_tim.c ****   /* Reset the OC2PE Bit */
1272:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
1273:./Library/stm32f4xx_tim.c **** 
1274:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1275:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
1276:./Library/stm32f4xx_tim.c **** 
1277:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1278:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1279:./Library/stm32f4xx_tim.c **** }
1280:./Library/stm32f4xx_tim.c **** 
1281:./Library/stm32f4xx_tim.c **** /**
1282:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1283:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1284:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 24


1285:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1286:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1287:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1288:./Library/stm32f4xx_tim.c ****   * @retval None
1289:./Library/stm32f4xx_tim.c ****   */
1290:./Library/stm32f4xx_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1291:./Library/stm32f4xx_tim.c **** {
1292:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1293:./Library/stm32f4xx_tim.c **** 
1294:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1295:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1296:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1297:./Library/stm32f4xx_tim.c **** 
1298:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1299:./Library/stm32f4xx_tim.c **** 
1300:./Library/stm32f4xx_tim.c ****   /* Reset the OC3PE Bit */
1301:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
1302:./Library/stm32f4xx_tim.c **** 
1303:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1304:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCPreload;
1305:./Library/stm32f4xx_tim.c **** 
1306:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1307:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1308:./Library/stm32f4xx_tim.c **** }
1309:./Library/stm32f4xx_tim.c **** 
1310:./Library/stm32f4xx_tim.c **** /**
1311:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1312:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1313:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1314:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1315:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1316:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1317:./Library/stm32f4xx_tim.c ****   * @retval None
1318:./Library/stm32f4xx_tim.c ****   */
1319:./Library/stm32f4xx_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1320:./Library/stm32f4xx_tim.c **** {
1321:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1322:./Library/stm32f4xx_tim.c **** 
1323:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1324:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1325:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1326:./Library/stm32f4xx_tim.c **** 
1327:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1328:./Library/stm32f4xx_tim.c **** 
1329:./Library/stm32f4xx_tim.c ****   /* Reset the OC4PE Bit */
1330:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
1331:./Library/stm32f4xx_tim.c **** 
1332:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1333:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
1334:./Library/stm32f4xx_tim.c **** 
1335:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1336:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1337:./Library/stm32f4xx_tim.c **** }
1338:./Library/stm32f4xx_tim.c **** 
1339:./Library/stm32f4xx_tim.c **** /**
1340:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1341:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 25


1342:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1343:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1344:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1345:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1346:./Library/stm32f4xx_tim.c ****   * @retval None
1347:./Library/stm32f4xx_tim.c ****   */
1348:./Library/stm32f4xx_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1349:./Library/stm32f4xx_tim.c **** {
1350:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1351:./Library/stm32f4xx_tim.c **** 
1352:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1353:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1354:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1355:./Library/stm32f4xx_tim.c **** 
1356:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1357:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1358:./Library/stm32f4xx_tim.c **** 
1359:./Library/stm32f4xx_tim.c ****   /* Reset the OC1FE Bit */
1360:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
1361:./Library/stm32f4xx_tim.c **** 
1362:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1363:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCFast;
1364:./Library/stm32f4xx_tim.c **** 
1365:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1366:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1367:./Library/stm32f4xx_tim.c **** }
1368:./Library/stm32f4xx_tim.c **** 
1369:./Library/stm32f4xx_tim.c **** /**
1370:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1371:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1372:./Library/stm32f4xx_tim.c ****   *         peripheral.
1373:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1374:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1375:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1376:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1377:./Library/stm32f4xx_tim.c ****   * @retval None
1378:./Library/stm32f4xx_tim.c ****   */
1379:./Library/stm32f4xx_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1380:./Library/stm32f4xx_tim.c **** {
1381:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1382:./Library/stm32f4xx_tim.c **** 
1383:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1384:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1385:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1386:./Library/stm32f4xx_tim.c **** 
1387:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1388:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1389:./Library/stm32f4xx_tim.c **** 
1390:./Library/stm32f4xx_tim.c ****   /* Reset the OC2FE Bit */
1391:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
1392:./Library/stm32f4xx_tim.c **** 
1393:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1394:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
1395:./Library/stm32f4xx_tim.c **** 
1396:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1397:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1398:./Library/stm32f4xx_tim.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 26


1399:./Library/stm32f4xx_tim.c **** 
1400:./Library/stm32f4xx_tim.c **** /**
1401:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1402:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1403:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1404:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1405:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1406:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1407:./Library/stm32f4xx_tim.c ****   * @retval None
1408:./Library/stm32f4xx_tim.c ****   */
1409:./Library/stm32f4xx_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1410:./Library/stm32f4xx_tim.c **** {
1411:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1412:./Library/stm32f4xx_tim.c ****   
1413:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1414:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1415:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1416:./Library/stm32f4xx_tim.c **** 
1417:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1418:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1419:./Library/stm32f4xx_tim.c **** 
1420:./Library/stm32f4xx_tim.c ****   /* Reset the OC3FE Bit */
1421:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
1422:./Library/stm32f4xx_tim.c **** 
1423:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1424:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCFast;
1425:./Library/stm32f4xx_tim.c **** 
1426:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1427:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1428:./Library/stm32f4xx_tim.c **** }
1429:./Library/stm32f4xx_tim.c **** 
1430:./Library/stm32f4xx_tim.c **** /**
1431:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1432:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1433:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1434:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1435:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1436:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1437:./Library/stm32f4xx_tim.c ****   * @retval None
1438:./Library/stm32f4xx_tim.c ****   */
1439:./Library/stm32f4xx_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1440:./Library/stm32f4xx_tim.c **** {
1441:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1442:./Library/stm32f4xx_tim.c **** 
1443:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1444:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1445:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1446:./Library/stm32f4xx_tim.c **** 
1447:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1448:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1449:./Library/stm32f4xx_tim.c **** 
1450:./Library/stm32f4xx_tim.c ****   /* Reset the OC4FE Bit */
1451:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
1452:./Library/stm32f4xx_tim.c **** 
1453:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1454:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
1455:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 27


1456:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1457:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1458:./Library/stm32f4xx_tim.c **** }
1459:./Library/stm32f4xx_tim.c **** 
1460:./Library/stm32f4xx_tim.c **** /**
1461:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1462:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1463:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1464:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1465:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1466:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1467:./Library/stm32f4xx_tim.c ****   * @retval None
1468:./Library/stm32f4xx_tim.c ****   */
1469:./Library/stm32f4xx_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1470:./Library/stm32f4xx_tim.c **** {
1471:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1472:./Library/stm32f4xx_tim.c **** 
1473:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1474:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1475:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1476:./Library/stm32f4xx_tim.c **** 
1477:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1478:./Library/stm32f4xx_tim.c **** 
1479:./Library/stm32f4xx_tim.c ****   /* Reset the OC1CE Bit */
1480:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
1481:./Library/stm32f4xx_tim.c **** 
1482:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1483:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCClear;
1484:./Library/stm32f4xx_tim.c **** 
1485:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1486:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1487:./Library/stm32f4xx_tim.c **** }
1488:./Library/stm32f4xx_tim.c **** 
1489:./Library/stm32f4xx_tim.c **** /**
1490:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1491:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1492:./Library/stm32f4xx_tim.c ****   *         peripheral.
1493:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1494:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1495:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1496:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1497:./Library/stm32f4xx_tim.c ****   * @retval None
1498:./Library/stm32f4xx_tim.c ****   */
1499:./Library/stm32f4xx_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1500:./Library/stm32f4xx_tim.c **** {
1501:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1502:./Library/stm32f4xx_tim.c **** 
1503:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1504:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1505:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1506:./Library/stm32f4xx_tim.c **** 
1507:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1508:./Library/stm32f4xx_tim.c **** 
1509:./Library/stm32f4xx_tim.c ****   /* Reset the OC2CE Bit */
1510:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
1511:./Library/stm32f4xx_tim.c **** 
1512:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 28


1513:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
1514:./Library/stm32f4xx_tim.c **** 
1515:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1516:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1517:./Library/stm32f4xx_tim.c **** }
1518:./Library/stm32f4xx_tim.c **** 
1519:./Library/stm32f4xx_tim.c **** /**
1520:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1521:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1522:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1523:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1524:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1525:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1526:./Library/stm32f4xx_tim.c ****   * @retval None
1527:./Library/stm32f4xx_tim.c ****   */
1528:./Library/stm32f4xx_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1529:./Library/stm32f4xx_tim.c **** {
1530:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1531:./Library/stm32f4xx_tim.c **** 
1532:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1533:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1534:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1535:./Library/stm32f4xx_tim.c **** 
1536:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1537:./Library/stm32f4xx_tim.c **** 
1538:./Library/stm32f4xx_tim.c ****   /* Reset the OC3CE Bit */
1539:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
1540:./Library/stm32f4xx_tim.c **** 
1541:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1542:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCClear;
1543:./Library/stm32f4xx_tim.c **** 
1544:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1545:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1546:./Library/stm32f4xx_tim.c **** }
1547:./Library/stm32f4xx_tim.c **** 
1548:./Library/stm32f4xx_tim.c **** /**
1549:./Library/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1550:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1551:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1552:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1553:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1554:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1555:./Library/stm32f4xx_tim.c ****   * @retval None
1556:./Library/stm32f4xx_tim.c ****   */
1557:./Library/stm32f4xx_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1558:./Library/stm32f4xx_tim.c **** {
1559:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1560:./Library/stm32f4xx_tim.c **** 
1561:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1562:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1563:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1564:./Library/stm32f4xx_tim.c **** 
1565:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1566:./Library/stm32f4xx_tim.c **** 
1567:./Library/stm32f4xx_tim.c ****   /* Reset the OC4CE Bit */
1568:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
1569:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 29


1570:./Library/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1571:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
1572:./Library/stm32f4xx_tim.c **** 
1573:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1574:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1575:./Library/stm32f4xx_tim.c **** }
1576:./Library/stm32f4xx_tim.c **** 
1577:./Library/stm32f4xx_tim.c **** /**
1578:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1579:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1580:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1581:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1582:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1583:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1584:./Library/stm32f4xx_tim.c ****   * @retval None
1585:./Library/stm32f4xx_tim.c ****   */
1586:./Library/stm32f4xx_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1587:./Library/stm32f4xx_tim.c **** {
1588:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1589:./Library/stm32f4xx_tim.c **** 
1590:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1591:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1592:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1593:./Library/stm32f4xx_tim.c **** 
1594:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1595:./Library/stm32f4xx_tim.c **** 
1596:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
1597:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
1598:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
1599:./Library/stm32f4xx_tim.c **** 
1600:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1601:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1602:./Library/stm32f4xx_tim.c **** }
1603:./Library/stm32f4xx_tim.c **** 
1604:./Library/stm32f4xx_tim.c **** /**
1605:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1606:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1607:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1608:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1609:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1610:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1611:./Library/stm32f4xx_tim.c ****   * @retval None
1612:./Library/stm32f4xx_tim.c ****   */
1613:./Library/stm32f4xx_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1614:./Library/stm32f4xx_tim.c **** {
1615:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1616:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1617:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1618:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1619:./Library/stm32f4xx_tim.c ****    
1620:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1621:./Library/stm32f4xx_tim.c **** 
1622:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
1623:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
1624:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
1625:./Library/stm32f4xx_tim.c **** 
1626:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 30


1627:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1628:./Library/stm32f4xx_tim.c **** }
1629:./Library/stm32f4xx_tim.c **** 
1630:./Library/stm32f4xx_tim.c **** /**
1631:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1632:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1633:./Library/stm32f4xx_tim.c ****   *         peripheral.
1634:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1635:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1636:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1637:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1638:./Library/stm32f4xx_tim.c ****   * @retval None
1639:./Library/stm32f4xx_tim.c ****   */
1640:./Library/stm32f4xx_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1641:./Library/stm32f4xx_tim.c **** {
1642:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1643:./Library/stm32f4xx_tim.c **** 
1644:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1645:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1646:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1647:./Library/stm32f4xx_tim.c **** 
1648:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1649:./Library/stm32f4xx_tim.c **** 
1650:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
1651:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
1652:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
1653:./Library/stm32f4xx_tim.c **** 
1654:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1655:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1656:./Library/stm32f4xx_tim.c **** }
1657:./Library/stm32f4xx_tim.c **** 
1658:./Library/stm32f4xx_tim.c **** /**
1659:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1660:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1661:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1662:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1663:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1664:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1665:./Library/stm32f4xx_tim.c ****   * @retval None
1666:./Library/stm32f4xx_tim.c ****   */
1667:./Library/stm32f4xx_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1668:./Library/stm32f4xx_tim.c **** {
1669:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1670:./Library/stm32f4xx_tim.c **** 
1671:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1673:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1674:./Library/stm32f4xx_tim.c ****   
1675:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1676:./Library/stm32f4xx_tim.c **** 
1677:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
1678:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
1679:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
1680:./Library/stm32f4xx_tim.c **** 
1681:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1682:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1683:./Library/stm32f4xx_tim.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 31


1684:./Library/stm32f4xx_tim.c **** 
1685:./Library/stm32f4xx_tim.c **** /**
1686:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1687:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1688:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1689:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1690:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1691:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1692:./Library/stm32f4xx_tim.c ****   * @retval None
1693:./Library/stm32f4xx_tim.c ****   */
1694:./Library/stm32f4xx_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1695:./Library/stm32f4xx_tim.c **** {
1696:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1697:./Library/stm32f4xx_tim.c **** 
1698:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1699:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1700:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1701:./Library/stm32f4xx_tim.c **** 
1702:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1703:./Library/stm32f4xx_tim.c **** 
1704:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
1705:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
1706:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
1707:./Library/stm32f4xx_tim.c **** 
1708:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1709:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1710:./Library/stm32f4xx_tim.c **** }
1711:./Library/stm32f4xx_tim.c **** 
1712:./Library/stm32f4xx_tim.c **** /**
1713:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1714:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1715:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1716:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1717:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1718:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1719:./Library/stm32f4xx_tim.c ****   * @retval None
1720:./Library/stm32f4xx_tim.c ****   */
1721:./Library/stm32f4xx_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1722:./Library/stm32f4xx_tim.c **** {
1723:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1724:./Library/stm32f4xx_tim.c ****  
1725:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1726:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1727:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1728:./Library/stm32f4xx_tim.c ****     
1729:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1730:./Library/stm32f4xx_tim.c **** 
1731:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
1732:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
1733:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
1734:./Library/stm32f4xx_tim.c **** 
1735:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1736:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1737:./Library/stm32f4xx_tim.c **** }
1738:./Library/stm32f4xx_tim.c **** 
1739:./Library/stm32f4xx_tim.c **** /**
1740:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 32


1741:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1742:./Library/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1743:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1744:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1745:./Library/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1746:./Library/stm32f4xx_tim.c ****   * @retval None
1747:./Library/stm32f4xx_tim.c ****   */
1748:./Library/stm32f4xx_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1749:./Library/stm32f4xx_tim.c **** {
1750:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1751:./Library/stm32f4xx_tim.c **** 
1752:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1754:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1755:./Library/stm32f4xx_tim.c **** 
1756:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1757:./Library/stm32f4xx_tim.c **** 
1758:./Library/stm32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
1759:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
1760:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
1761:./Library/stm32f4xx_tim.c **** 
1762:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1763:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1764:./Library/stm32f4xx_tim.c **** }
1765:./Library/stm32f4xx_tim.c **** 
1766:./Library/stm32f4xx_tim.c **** /**
1767:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1768:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1769:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1770:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1771:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1772:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1773:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1774:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1775:./Library/stm32f4xx_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1776:./Library/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1777:./Library/stm32f4xx_tim.c ****   * @retval None
1778:./Library/stm32f4xx_tim.c ****   */
1779:./Library/stm32f4xx_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1780:./Library/stm32f4xx_tim.c **** {
1781:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
1782:./Library/stm32f4xx_tim.c **** 
1783:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1784:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
1785:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1786:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1787:./Library/stm32f4xx_tim.c **** 
1788:./Library/stm32f4xx_tim.c ****   tmp = CCER_CCE_SET << TIM_Channel;
1789:./Library/stm32f4xx_tim.c **** 
1790:./Library/stm32f4xx_tim.c ****   /* Reset the CCxE Bit */
1791:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
1792:./Library/stm32f4xx_tim.c **** 
1793:./Library/stm32f4xx_tim.c ****   /* Set or reset the CCxE Bit */ 
1794:./Library/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
1795:./Library/stm32f4xx_tim.c **** }
1796:./Library/stm32f4xx_tim.c **** 
1797:./Library/stm32f4xx_tim.c **** /**
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 33


1798:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1799:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1800:./Library/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1801:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1802:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1803:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1804:./Library/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1805:./Library/stm32f4xx_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1806:./Library/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
1807:./Library/stm32f4xx_tim.c ****   * @retval None
1808:./Library/stm32f4xx_tim.c ****   */
1809:./Library/stm32f4xx_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1810:./Library/stm32f4xx_tim.c **** {
1811:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
1812:./Library/stm32f4xx_tim.c **** 
1813:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1814:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1815:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
1816:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
1817:./Library/stm32f4xx_tim.c **** 
1818:./Library/stm32f4xx_tim.c ****   tmp = CCER_CCNE_SET << TIM_Channel;
1819:./Library/stm32f4xx_tim.c **** 
1820:./Library/stm32f4xx_tim.c ****   /* Reset the CCxNE Bit */
1821:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
1822:./Library/stm32f4xx_tim.c **** 
1823:./Library/stm32f4xx_tim.c ****   /* Set or reset the CCxNE Bit */ 
1824:./Library/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
1825:./Library/stm32f4xx_tim.c **** }
1826:./Library/stm32f4xx_tim.c **** /**
1827:./Library/stm32f4xx_tim.c ****   * @}
1828:./Library/stm32f4xx_tim.c ****   */
1829:./Library/stm32f4xx_tim.c **** 
1830:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group3 Input Capture management functions
1831:./Library/stm32f4xx_tim.c ****  *  @brief    Input Capture management functions 
1832:./Library/stm32f4xx_tim.c ****  *
1833:./Library/stm32f4xx_tim.c **** @verbatim   
1834:./Library/stm32f4xx_tim.c ****  ===============================================================================
1835:./Library/stm32f4xx_tim.c ****                   ##### Input Capture management functions #####
1836:./Library/stm32f4xx_tim.c ****  ===============================================================================  
1837:./Library/stm32f4xx_tim.c ****          
1838:./Library/stm32f4xx_tim.c ****             ##### TIM Driver: how to use it in Input Capture Mode #####
1839:./Library/stm32f4xx_tim.c ****  ===============================================================================
1840:./Library/stm32f4xx_tim.c ****     [..]    
1841:./Library/stm32f4xx_tim.c ****     To use the Timer in Input Capture mode, the following steps are mandatory:
1842:./Library/stm32f4xx_tim.c ****        
1843:./Library/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
1844:./Library/stm32f4xx_tim.c ****           function
1845:./Library/stm32f4xx_tim.c ****        
1846:./Library/stm32f4xx_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
1847:./Library/stm32f4xx_tim.c ****        
1848:./Library/stm32f4xx_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver,
1849:./Library/stm32f4xx_tim.c ****           if needed, else the Timer will run with the default configuration:
1850:./Library/stm32f4xx_tim.c ****         (++) Autoreload value = 0xFFFF
1851:./Library/stm32f4xx_tim.c ****         (++) Prescaler value = 0x0000
1852:./Library/stm32f4xx_tim.c ****         (++) Counter mode = Up counting
1853:./Library/stm32f4xx_tim.c ****         (++) Clock Division = TIM_CKD_DIV1
1854:./Library/stm32f4xx_tim.c ****           
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 34


1855:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_ICInitStruct with the desired parameters including:
1856:./Library/stm32f4xx_tim.c ****         (++) TIM Channel: TIM_Channel
1857:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture polarity: TIM_ICPolarity
1858:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture selection: TIM_ICSelection
1859:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture Prescaler: TIM_ICPrescaler
1860:./Library/stm32f4xx_tim.c ****         (++) TIM Input Capture filter value: TIM_ICFilter
1861:./Library/stm32f4xx_tim.c ****        
1862:./Library/stm32f4xx_tim.c ****       (#) Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired channel 
1863:./Library/stm32f4xx_tim.c ****           with the corresponding configuration and to measure only frequency 
1864:./Library/stm32f4xx_tim.c ****           or duty cycle of the input signal, or, Call TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) 
1865:./Library/stm32f4xx_tim.c ****           to configure the desired channels with the corresponding configuration 
1866:./Library/stm32f4xx_tim.c ****           and to measure the frequency and the duty cycle of the input signal
1867:./Library/stm32f4xx_tim.c ****           
1868:./Library/stm32f4xx_tim.c ****       (#) Enable the NVIC or the DMA to read the measured frequency. 
1869:./Library/stm32f4xx_tim.c ****           
1870:./Library/stm32f4xx_tim.c ****       (#) Enable the corresponding interrupt (or DMA request) to read the Captured 
1871:./Library/stm32f4xx_tim.c ****           value, using the function TIM_ITConfig(TIMx, TIM_IT_CCx) 
1872:./Library/stm32f4xx_tim.c ****           (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)) 
1873:./Library/stm32f4xx_tim.c ****        
1874:./Library/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
1875:./Library/stm32f4xx_tim.c ****        
1876:./Library/stm32f4xx_tim.c ****       (#) Use TIM_GetCapturex(TIMx); to read the captured value.
1877:./Library/stm32f4xx_tim.c ****        
1878:./Library/stm32f4xx_tim.c ****       -@- All other functions can be used separately to modify, if needed,
1879:./Library/stm32f4xx_tim.c ****           a specific feature of the Timer. 
1880:./Library/stm32f4xx_tim.c **** 
1881:./Library/stm32f4xx_tim.c **** @endverbatim
1882:./Library/stm32f4xx_tim.c ****   * @{
1883:./Library/stm32f4xx_tim.c ****   */
1884:./Library/stm32f4xx_tim.c **** 
1885:./Library/stm32f4xx_tim.c **** /**
1886:./Library/stm32f4xx_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified parameters
1887:./Library/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct.
1888:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1889:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1890:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1891:./Library/stm32f4xx_tim.c ****   * @retval None
1892:./Library/stm32f4xx_tim.c ****   */
1893:./Library/stm32f4xx_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1894:./Library/stm32f4xx_tim.c **** {
1895:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1896:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1897:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
1898:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
1899:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
1900:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
1901:./Library/stm32f4xx_tim.c ****   
1902:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
1903:./Library/stm32f4xx_tim.c ****   {
1904:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
1905:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1906:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1907:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1908:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1909:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1910:./Library/stm32f4xx_tim.c ****   }
1911:./Library/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 35


1912:./Library/stm32f4xx_tim.c ****   {
1913:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
1914:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1915:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1916:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1917:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1918:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1919:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1920:./Library/stm32f4xx_tim.c ****   }
1921:./Library/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
1922:./Library/stm32f4xx_tim.c ****   {
1923:./Library/stm32f4xx_tim.c ****     /* TI3 Configuration */
1924:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1925:./Library/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
1926:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1927:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1928:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1929:./Library/stm32f4xx_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1930:./Library/stm32f4xx_tim.c ****   }
1931:./Library/stm32f4xx_tim.c ****   else
1932:./Library/stm32f4xx_tim.c ****   {
1933:./Library/stm32f4xx_tim.c ****     /* TI4 Configuration */
1934:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1935:./Library/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1936:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1937:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1938:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1939:./Library/stm32f4xx_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1940:./Library/stm32f4xx_tim.c ****   }
1941:./Library/stm32f4xx_tim.c **** }
1942:./Library/stm32f4xx_tim.c **** 
1943:./Library/stm32f4xx_tim.c **** /**
1944:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
1945:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
1946:./Library/stm32f4xx_tim.c ****   *         be initialized.
1947:./Library/stm32f4xx_tim.c ****   * @retval None
1948:./Library/stm32f4xx_tim.c ****   */
1949:./Library/stm32f4xx_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
1950:./Library/stm32f4xx_tim.c **** {
1951:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
1952:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
1953:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
1954:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
1955:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
1956:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
1957:./Library/stm32f4xx_tim.c **** }
1958:./Library/stm32f4xx_tim.c **** 
1959:./Library/stm32f4xx_tim.c **** /**
1960:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIM peripheral according to the specified parameters
1961:./Library/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct to measure an external PWM signal.
1962:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5,8, 9 or 12 to select the TIM 
1963:./Library/stm32f4xx_tim.c ****   *         peripheral.
1964:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1965:./Library/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1966:./Library/stm32f4xx_tim.c ****   * @retval None
1967:./Library/stm32f4xx_tim.c ****   */
1968:./Library/stm32f4xx_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 36


1969:./Library/stm32f4xx_tim.c **** {
1970:./Library/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
1971:./Library/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
1972:./Library/stm32f4xx_tim.c **** 
1973:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
1974:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1975:./Library/stm32f4xx_tim.c **** 
1976:./Library/stm32f4xx_tim.c ****   /* Select the Opposite Input Polarity */
1977:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
1978:./Library/stm32f4xx_tim.c ****   {
1979:./Library/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
1980:./Library/stm32f4xx_tim.c ****   }
1981:./Library/stm32f4xx_tim.c ****   else
1982:./Library/stm32f4xx_tim.c ****   {
1983:./Library/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
1984:./Library/stm32f4xx_tim.c ****   }
1985:./Library/stm32f4xx_tim.c ****   /* Select the Opposite Input */
1986:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
1987:./Library/stm32f4xx_tim.c ****   {
1988:./Library/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
1989:./Library/stm32f4xx_tim.c ****   }
1990:./Library/stm32f4xx_tim.c ****   else
1991:./Library/stm32f4xx_tim.c ****   {
1992:./Library/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
1993:./Library/stm32f4xx_tim.c ****   }
1994:./Library/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
1995:./Library/stm32f4xx_tim.c ****   {
1996:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
1997:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
1998:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1999:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2000:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2001:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
2002:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
2003:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2004:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2005:./Library/stm32f4xx_tim.c ****   }
2006:./Library/stm32f4xx_tim.c ****   else
2007:./Library/stm32f4xx_tim.c ****   { 
2008:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
2009:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
2010:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
2011:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2012:./Library/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2013:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
2014:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
2015:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2016:./Library/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2017:./Library/stm32f4xx_tim.c ****   }
2018:./Library/stm32f4xx_tim.c **** }
2019:./Library/stm32f4xx_tim.c **** 
2020:./Library/stm32f4xx_tim.c **** /**
2021:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2022:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2023:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 1 Register value.
2024:./Library/stm32f4xx_tim.c ****   */
2025:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 37


2026:./Library/stm32f4xx_tim.c **** {
2027:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2028:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2029:./Library/stm32f4xx_tim.c **** 
2030:./Library/stm32f4xx_tim.c ****   /* Get the Capture 1 Register value */
2031:./Library/stm32f4xx_tim.c ****   return TIMx->CCR1;
2032:./Library/stm32f4xx_tim.c **** }
2033:./Library/stm32f4xx_tim.c **** 
2034:./Library/stm32f4xx_tim.c **** /**
2035:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2036:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2037:./Library/stm32f4xx_tim.c ****   *         peripheral.
2038:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 2 Register value.
2039:./Library/stm32f4xx_tim.c ****   */
2040:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2041:./Library/stm32f4xx_tim.c **** {
2042:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2043:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2044:./Library/stm32f4xx_tim.c **** 
2045:./Library/stm32f4xx_tim.c ****   /* Get the Capture 2 Register value */
2046:./Library/stm32f4xx_tim.c ****   return TIMx->CCR2;
2047:./Library/stm32f4xx_tim.c **** }
2048:./Library/stm32f4xx_tim.c **** 
2049:./Library/stm32f4xx_tim.c **** /**
2050:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2051:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2052:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 3 Register value.
2053:./Library/stm32f4xx_tim.c ****   */
2054:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2055:./Library/stm32f4xx_tim.c **** {
2056:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2057:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2058:./Library/stm32f4xx_tim.c **** 
2059:./Library/stm32f4xx_tim.c ****   /* Get the Capture 3 Register value */
2060:./Library/stm32f4xx_tim.c ****   return TIMx->CCR3;
2061:./Library/stm32f4xx_tim.c **** }
2062:./Library/stm32f4xx_tim.c **** 
2063:./Library/stm32f4xx_tim.c **** /**
2064:./Library/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2065:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2066:./Library/stm32f4xx_tim.c ****   * @retval Capture Compare 4 Register value.
2067:./Library/stm32f4xx_tim.c ****   */
2068:./Library/stm32f4xx_tim.c **** uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2069:./Library/stm32f4xx_tim.c **** {
2070:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2071:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2072:./Library/stm32f4xx_tim.c **** 
2073:./Library/stm32f4xx_tim.c ****   /* Get the Capture 4 Register value */
2074:./Library/stm32f4xx_tim.c ****   return TIMx->CCR4;
2075:./Library/stm32f4xx_tim.c **** }
2076:./Library/stm32f4xx_tim.c **** 
2077:./Library/stm32f4xx_tim.c **** /**
2078:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2079:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2080:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2081:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2082:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 38


2083:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2084:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2085:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2086:./Library/stm32f4xx_tim.c ****   * @retval None
2087:./Library/stm32f4xx_tim.c ****   */
2088:./Library/stm32f4xx_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2089:./Library/stm32f4xx_tim.c **** {
2090:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2091:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2092:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2093:./Library/stm32f4xx_tim.c **** 
2094:./Library/stm32f4xx_tim.c ****   /* Reset the IC1PSC Bits */
2095:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
2096:./Library/stm32f4xx_tim.c **** 
2097:./Library/stm32f4xx_tim.c ****   /* Set the IC1PSC value */
2098:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
2099:./Library/stm32f4xx_tim.c **** }
2100:./Library/stm32f4xx_tim.c **** 
2101:./Library/stm32f4xx_tim.c **** /**
2102:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2103:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2104:./Library/stm32f4xx_tim.c ****   *         peripheral.
2105:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2106:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2107:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2108:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2109:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2110:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2111:./Library/stm32f4xx_tim.c ****   * @retval None
2112:./Library/stm32f4xx_tim.c ****   */
2113:./Library/stm32f4xx_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2114:./Library/stm32f4xx_tim.c **** {
2115:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2116:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2117:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2118:./Library/stm32f4xx_tim.c **** 
2119:./Library/stm32f4xx_tim.c ****   /* Reset the IC2PSC Bits */
2120:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
2121:./Library/stm32f4xx_tim.c **** 
2122:./Library/stm32f4xx_tim.c ****   /* Set the IC2PSC value */
2123:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
2124:./Library/stm32f4xx_tim.c **** }
2125:./Library/stm32f4xx_tim.c **** 
2126:./Library/stm32f4xx_tim.c **** /**
2127:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2128:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2129:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2130:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2131:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2132:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2133:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2134:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2135:./Library/stm32f4xx_tim.c ****   * @retval None
2136:./Library/stm32f4xx_tim.c ****   */
2137:./Library/stm32f4xx_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2138:./Library/stm32f4xx_tim.c **** {
2139:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 39


2140:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2141:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2142:./Library/stm32f4xx_tim.c **** 
2143:./Library/stm32f4xx_tim.c ****   /* Reset the IC3PSC Bits */
2144:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
2145:./Library/stm32f4xx_tim.c **** 
2146:./Library/stm32f4xx_tim.c ****   /* Set the IC3PSC value */
2147:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
2148:./Library/stm32f4xx_tim.c **** }
2149:./Library/stm32f4xx_tim.c **** 
2150:./Library/stm32f4xx_tim.c **** /**
2151:./Library/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2152:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2153:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2154:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2155:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2156:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2157:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2158:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2159:./Library/stm32f4xx_tim.c ****   * @retval None
2160:./Library/stm32f4xx_tim.c ****   */
2161:./Library/stm32f4xx_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2162:./Library/stm32f4xx_tim.c **** {  
2163:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2164:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2165:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2166:./Library/stm32f4xx_tim.c **** 
2167:./Library/stm32f4xx_tim.c ****   /* Reset the IC4PSC Bits */
2168:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
2169:./Library/stm32f4xx_tim.c **** 
2170:./Library/stm32f4xx_tim.c ****   /* Set the IC4PSC value */
2171:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
2172:./Library/stm32f4xx_tim.c **** }
2173:./Library/stm32f4xx_tim.c **** /**
2174:./Library/stm32f4xx_tim.c ****   * @}
2175:./Library/stm32f4xx_tim.c ****   */
2176:./Library/stm32f4xx_tim.c **** 
2177:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group4 Advanced-control timers (TIM1 and TIM8) specific features
2178:./Library/stm32f4xx_tim.c ****  *  @brief   Advanced-control timers (TIM1 and TIM8) specific features
2179:./Library/stm32f4xx_tim.c ****  *
2180:./Library/stm32f4xx_tim.c **** @verbatim   
2181:./Library/stm32f4xx_tim.c ****  ===============================================================================
2182:./Library/stm32f4xx_tim.c ****       ##### Advanced-control timers (TIM1 and TIM8) specific features #####
2183:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2184:./Library/stm32f4xx_tim.c ****         
2185:./Library/stm32f4xx_tim.c ****              ##### TIM Driver: how to use the Break feature #####
2186:./Library/stm32f4xx_tim.c ****  ===============================================================================
2187:./Library/stm32f4xx_tim.c ****     [..] 
2188:./Library/stm32f4xx_tim.c ****     After configuring the Timer channel(s) in the appropriate Output Compare mode: 
2189:./Library/stm32f4xx_tim.c ****                          
2190:./Library/stm32f4xx_tim.c ****       (#) Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
2191:./Library/stm32f4xx_tim.c ****           Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
2192:./Library/stm32f4xx_tim.c ****           AOE(automatic output enable).
2193:./Library/stm32f4xx_tim.c ****                
2194:./Library/stm32f4xx_tim.c ****       (#) Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer
2195:./Library/stm32f4xx_tim.c ****           
2196:./Library/stm32f4xx_tim.c ****       (#) Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 40


2197:./Library/stm32f4xx_tim.c ****           
2198:./Library/stm32f4xx_tim.c ****       (#) Once the break even occurs, the Timer's output signals are put in reset
2199:./Library/stm32f4xx_tim.c ****           state or in a known state (according to the configuration made in
2200:./Library/stm32f4xx_tim.c ****           TIM_BDTRConfig() function).
2201:./Library/stm32f4xx_tim.c **** 
2202:./Library/stm32f4xx_tim.c **** @endverbatim
2203:./Library/stm32f4xx_tim.c ****   * @{
2204:./Library/stm32f4xx_tim.c ****   */
2205:./Library/stm32f4xx_tim.c **** 
2206:./Library/stm32f4xx_tim.c **** /**
2207:./Library/stm32f4xx_tim.c ****   * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
2208:./Library/stm32f4xx_tim.c ****   *         and the AOE(automatic output enable).
2209:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
2210:./Library/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
2211:./Library/stm32f4xx_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
2212:./Library/stm32f4xx_tim.c ****   * @retval None
2213:./Library/stm32f4xx_tim.c ****   */
2214:./Library/stm32f4xx_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
2215:./Library/stm32f4xx_tim.c **** {
2216:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2217:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2218:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
2219:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
2220:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
2221:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
2222:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
2223:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
2224:./Library/stm32f4xx_tim.c **** 
2225:./Library/stm32f4xx_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
2226:./Library/stm32f4xx_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
2227:./Library/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
2228:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
2229:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
2230:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
2231:./Library/stm32f4xx_tim.c **** }
2232:./Library/stm32f4xx_tim.c **** 
2233:./Library/stm32f4xx_tim.c **** /**
2234:./Library/stm32f4xx_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
2235:./Library/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
2236:./Library/stm32f4xx_tim.c ****   *         will be initialized.
2237:./Library/stm32f4xx_tim.c ****   * @retval None
2238:./Library/stm32f4xx_tim.c ****   */
2239:./Library/stm32f4xx_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
2240:./Library/stm32f4xx_tim.c **** {
2241:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
2242:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
2243:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
2244:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
2245:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
2246:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
2247:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
2248:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
2249:./Library/stm32f4xx_tim.c **** }
2250:./Library/stm32f4xx_tim.c **** 
2251:./Library/stm32f4xx_tim.c **** /**
2252:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
2253:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 41


2254:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
2255:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2256:./Library/stm32f4xx_tim.c ****   * @retval None
2257:./Library/stm32f4xx_tim.c ****   */
2258:./Library/stm32f4xx_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
2259:./Library/stm32f4xx_tim.c **** {
2260:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2261:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2262:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2263:./Library/stm32f4xx_tim.c **** 
2264:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2265:./Library/stm32f4xx_tim.c ****   {
2266:./Library/stm32f4xx_tim.c ****     /* Enable the TIM Main Output */
2267:./Library/stm32f4xx_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
2268:./Library/stm32f4xx_tim.c ****   }
2269:./Library/stm32f4xx_tim.c ****   else
2270:./Library/stm32f4xx_tim.c ****   {
2271:./Library/stm32f4xx_tim.c ****     /* Disable the TIM Main Output */
2272:./Library/stm32f4xx_tim.c ****     TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
2273:./Library/stm32f4xx_tim.c ****   }  
2274:./Library/stm32f4xx_tim.c **** }
2275:./Library/stm32f4xx_tim.c **** 
2276:./Library/stm32f4xx_tim.c **** /**
2277:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
2278:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2279:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Commutation event.
2280:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2281:./Library/stm32f4xx_tim.c ****   * @retval None
2282:./Library/stm32f4xx_tim.c ****   */
2283:./Library/stm32f4xx_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
2284:./Library/stm32f4xx_tim.c **** {
2285:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2286:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2287:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2288:./Library/stm32f4xx_tim.c **** 
2289:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2290:./Library/stm32f4xx_tim.c ****   {
2291:./Library/stm32f4xx_tim.c ****     /* Set the COM Bit */
2292:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
2293:./Library/stm32f4xx_tim.c ****   }
2294:./Library/stm32f4xx_tim.c ****   else
2295:./Library/stm32f4xx_tim.c ****   {
2296:./Library/stm32f4xx_tim.c ****     /* Reset the COM Bit */
2297:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
2298:./Library/stm32f4xx_tim.c ****   }
2299:./Library/stm32f4xx_tim.c **** }
2300:./Library/stm32f4xx_tim.c **** 
2301:./Library/stm32f4xx_tim.c **** /**
2302:./Library/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
2303:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2304:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
2305:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2306:./Library/stm32f4xx_tim.c ****   * @retval None
2307:./Library/stm32f4xx_tim.c ****   */
2308:./Library/stm32f4xx_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
2309:./Library/stm32f4xx_tim.c **** { 
2310:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 42


2311:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2312:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2313:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2314:./Library/stm32f4xx_tim.c ****   {
2315:./Library/stm32f4xx_tim.c ****     /* Set the CCPC Bit */
2316:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
2317:./Library/stm32f4xx_tim.c ****   }
2318:./Library/stm32f4xx_tim.c ****   else
2319:./Library/stm32f4xx_tim.c ****   {
2320:./Library/stm32f4xx_tim.c ****     /* Reset the CCPC Bit */
2321:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
2322:./Library/stm32f4xx_tim.c ****   }
2323:./Library/stm32f4xx_tim.c **** }
2324:./Library/stm32f4xx_tim.c **** /**
2325:./Library/stm32f4xx_tim.c ****   * @}
2326:./Library/stm32f4xx_tim.c ****   */
2327:./Library/stm32f4xx_tim.c **** 
2328:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group5 Interrupts DMA and flags management functions
2329:./Library/stm32f4xx_tim.c ****  *  @brief    Interrupts, DMA and flags management functions 
2330:./Library/stm32f4xx_tim.c ****  *
2331:./Library/stm32f4xx_tim.c **** @verbatim   
2332:./Library/stm32f4xx_tim.c ****  ===============================================================================
2333:./Library/stm32f4xx_tim.c ****           ##### Interrupts, DMA and flags management functions #####
2334:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2335:./Library/stm32f4xx_tim.c **** 
2336:./Library/stm32f4xx_tim.c **** @endverbatim
2337:./Library/stm32f4xx_tim.c ****   * @{
2338:./Library/stm32f4xx_tim.c ****   */
2339:./Library/stm32f4xx_tim.c **** 
2340:./Library/stm32f4xx_tim.c **** /**
2341:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
2342:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
2343:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
2344:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2345:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2346:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2347:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2348:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2349:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2350:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2351:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2352:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2353:./Library/stm32f4xx_tim.c ****   *  
2354:./Library/stm32f4xx_tim.c ****   * @note   For TIM6 and TIM7 only the parameter TIM_IT_Update can be used
2355:./Library/stm32f4xx_tim.c ****   * @note   For TIM9 and TIM12 only one of the following parameters can be used: TIM_IT_Update,
2356:./Library/stm32f4xx_tim.c ****   *          TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2357:./Library/stm32f4xx_tim.c ****   * @note   For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can
2358:./Library/stm32f4xx_tim.c ****   *          be used: TIM_IT_Update or TIM_IT_CC1   
2359:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break can be used only with TIM1 and TIM8 
2360:./Library/stm32f4xx_tim.c ****   *        
2361:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM interrupts.
2362:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2363:./Library/stm32f4xx_tim.c ****   * @retval None
2364:./Library/stm32f4xx_tim.c ****   */
2365:./Library/stm32f4xx_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
2366:./Library/stm32f4xx_tim.c **** {  
2367:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 43


2368:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2369:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2370:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2371:./Library/stm32f4xx_tim.c ****   
2372:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2373:./Library/stm32f4xx_tim.c ****   {
2374:./Library/stm32f4xx_tim.c ****     /* Enable the Interrupt sources */
2375:./Library/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_IT;
2376:./Library/stm32f4xx_tim.c ****   }
2377:./Library/stm32f4xx_tim.c ****   else
2378:./Library/stm32f4xx_tim.c ****   {
2379:./Library/stm32f4xx_tim.c ****     /* Disable the Interrupt sources */
2380:./Library/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
2381:./Library/stm32f4xx_tim.c ****   }
2382:./Library/stm32f4xx_tim.c **** }
2383:./Library/stm32f4xx_tim.c **** 
2384:./Library/stm32f4xx_tim.c **** /**
2385:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
2386:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2387:./Library/stm32f4xx_tim.c ****   * @param  TIM_EventSource: specifies the event source.
2388:./Library/stm32f4xx_tim.c ****   *          This parameter can be one or more of the following values:	   
2389:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
2390:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
2391:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
2392:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
2393:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
2394:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
2395:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
2396:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
2397:./Library/stm32f4xx_tim.c ****   * 
2398:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can only generate an update event. 
2399:./Library/stm32f4xx_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
2400:./Library/stm32f4xx_tim.c ****   *        
2401:./Library/stm32f4xx_tim.c ****   * @retval None
2402:./Library/stm32f4xx_tim.c ****   */
2403:./Library/stm32f4xx_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
2404:./Library/stm32f4xx_tim.c **** { 
2405:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2406:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2407:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
2408:./Library/stm32f4xx_tim.c ****  
2409:./Library/stm32f4xx_tim.c ****   /* Set the event sources */
2410:./Library/stm32f4xx_tim.c ****   TIMx->EGR = TIM_EventSource;
2411:./Library/stm32f4xx_tim.c **** }
2412:./Library/stm32f4xx_tim.c **** 
2413:./Library/stm32f4xx_tim.c **** /**
2414:./Library/stm32f4xx_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2415:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2416:./Library/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2417:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2418:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2419:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2420:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2421:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2422:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2423:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2424:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 44


2425:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2426:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2427:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2428:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2429:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2430:./Library/stm32f4xx_tim.c ****   *
2431:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2432:./Library/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
2433:./Library/stm32f4xx_tim.c ****   *
2434:./Library/stm32f4xx_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2435:./Library/stm32f4xx_tim.c ****   */
2436:./Library/stm32f4xx_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2437:./Library/stm32f4xx_tim.c **** { 
2438:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
2439:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2440:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2441:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2442:./Library/stm32f4xx_tim.c **** 
2443:./Library/stm32f4xx_tim.c ****   
2444:./Library/stm32f4xx_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
2445:./Library/stm32f4xx_tim.c ****   {
2446:./Library/stm32f4xx_tim.c ****     bitstatus = SET;
2447:./Library/stm32f4xx_tim.c ****   }
2448:./Library/stm32f4xx_tim.c ****   else
2449:./Library/stm32f4xx_tim.c ****   {
2450:./Library/stm32f4xx_tim.c ****     bitstatus = RESET;
2451:./Library/stm32f4xx_tim.c ****   }
2452:./Library/stm32f4xx_tim.c ****   return bitstatus;
2453:./Library/stm32f4xx_tim.c **** }
2454:./Library/stm32f4xx_tim.c **** 
2455:./Library/stm32f4xx_tim.c **** /**
2456:./Library/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's pending flags.
2457:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2458:./Library/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2459:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2460:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2461:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2462:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2463:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2464:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2465:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2466:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2467:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2468:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2469:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2470:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2471:./Library/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2472:./Library/stm32f4xx_tim.c ****   *
2473:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2474:./Library/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
2475:./Library/stm32f4xx_tim.c ****   *    
2476:./Library/stm32f4xx_tim.c ****   * @retval None
2477:./Library/stm32f4xx_tim.c ****   */
2478:./Library/stm32f4xx_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2479:./Library/stm32f4xx_tim.c **** {  
2480:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2481:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 45


2482:./Library/stm32f4xx_tim.c ****    
2483:./Library/stm32f4xx_tim.c ****   /* Clear the flags */
2484:./Library/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
2485:./Library/stm32f4xx_tim.c **** }
2486:./Library/stm32f4xx_tim.c **** 
2487:./Library/stm32f4xx_tim.c **** /**
2488:./Library/stm32f4xx_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2489:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2490:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2491:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2492:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2493:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2494:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2495:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2496:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2497:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2498:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2499:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2500:./Library/stm32f4xx_tim.c ****   *
2501:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2502:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2503:./Library/stm32f4xx_tim.c ****   *     
2504:./Library/stm32f4xx_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2505:./Library/stm32f4xx_tim.c ****   */
2506:./Library/stm32f4xx_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2507:./Library/stm32f4xx_tim.c **** {
2508:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
2509:./Library/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
2510:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2511:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2512:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2513:./Library/stm32f4xx_tim.c ****    
2514:./Library/stm32f4xx_tim.c ****   itstatus = TIMx->SR & TIM_IT;
2515:./Library/stm32f4xx_tim.c ****   
2516:./Library/stm32f4xx_tim.c ****   itenable = TIMx->DIER & TIM_IT;
2517:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2518:./Library/stm32f4xx_tim.c ****   {
2519:./Library/stm32f4xx_tim.c ****     bitstatus = SET;
2520:./Library/stm32f4xx_tim.c ****   }
2521:./Library/stm32f4xx_tim.c ****   else
2522:./Library/stm32f4xx_tim.c ****   {
2523:./Library/stm32f4xx_tim.c ****     bitstatus = RESET;
2524:./Library/stm32f4xx_tim.c ****   }
2525:./Library/stm32f4xx_tim.c ****   return bitstatus;
2526:./Library/stm32f4xx_tim.c **** }
2527:./Library/stm32f4xx_tim.c **** 
2528:./Library/stm32f4xx_tim.c **** /**
2529:./Library/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2530:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2531:./Library/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2532:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2533:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM1 update Interrupt source
2534:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2535:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2536:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2537:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2538:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 46


2539:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2540:./Library/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2541:./Library/stm32f4xx_tim.c ****   *
2542:./Library/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2543:./Library/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2544:./Library/stm32f4xx_tim.c ****   *      
2545:./Library/stm32f4xx_tim.c ****   * @retval None
2546:./Library/stm32f4xx_tim.c ****   */
2547:./Library/stm32f4xx_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2548:./Library/stm32f4xx_tim.c **** {
2549:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2550:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2551:./Library/stm32f4xx_tim.c **** 
2552:./Library/stm32f4xx_tim.c ****   /* Clear the IT pending Bit */
2553:./Library/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
2554:./Library/stm32f4xx_tim.c **** }
2555:./Library/stm32f4xx_tim.c **** 
2556:./Library/stm32f4xx_tim.c **** /**
2557:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx's DMA interface.
2558:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2559:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMABase: DMA Base address.
2560:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2561:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR1  
2562:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR2
2563:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_SMCR
2564:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DIER
2565:./Library/stm32f4xx_tim.c ****   *            @arg TIM1_DMABase_SR
2566:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_EGR
2567:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR1
2568:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR2
2569:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCER
2570:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CNT   
2571:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_PSC   
2572:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_ARR
2573:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_RCR
2574:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR1
2575:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR2
2576:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR3  
2577:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR4
2578:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_BDTR
2579:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DCR
2580:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
2581:./Library/stm32f4xx_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
2582:./Library/stm32f4xx_tim.c ****   * @retval None
2583:./Library/stm32f4xx_tim.c ****   */
2584:./Library/stm32f4xx_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
2585:./Library/stm32f4xx_tim.c **** {
2586:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2587:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2588:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
2589:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
2590:./Library/stm32f4xx_tim.c **** 
2591:./Library/stm32f4xx_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
2592:./Library/stm32f4xx_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
2593:./Library/stm32f4xx_tim.c **** }
2594:./Library/stm32f4xx_tim.c **** 
2595:./Library/stm32f4xx_tim.c **** /**
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 47


2596:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
2597:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2598:./Library/stm32f4xx_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
2599:./Library/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2600:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Update: TIM update Interrupt source
2601:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
2602:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
2603:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
2604:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
2605:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
2606:./Library/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Trigger: TIM Trigger DMA source
2607:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the DMA Request sources.
2608:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2609:./Library/stm32f4xx_tim.c ****   * @retval None
2610:./Library/stm32f4xx_tim.c ****   */
2611:./Library/stm32f4xx_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
2612:./Library/stm32f4xx_tim.c **** { 
2613:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2614:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
2615:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
2616:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2617:./Library/stm32f4xx_tim.c ****   
2618:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2619:./Library/stm32f4xx_tim.c ****   {
2620:./Library/stm32f4xx_tim.c ****     /* Enable the DMA sources */
2621:./Library/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_DMASource; 
2622:./Library/stm32f4xx_tim.c ****   }
2623:./Library/stm32f4xx_tim.c ****   else
2624:./Library/stm32f4xx_tim.c ****   {
2625:./Library/stm32f4xx_tim.c ****     /* Disable the DMA sources */
2626:./Library/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
2627:./Library/stm32f4xx_tim.c ****   }
2628:./Library/stm32f4xx_tim.c **** }
2629:./Library/stm32f4xx_tim.c **** 
2630:./Library/stm32f4xx_tim.c **** /**
2631:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
2632:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2633:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
2634:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2635:./Library/stm32f4xx_tim.c ****   * @retval None
2636:./Library/stm32f4xx_tim.c ****   */
2637:./Library/stm32f4xx_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
2638:./Library/stm32f4xx_tim.c **** {
2639:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2640:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2641:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2642:./Library/stm32f4xx_tim.c **** 
2643:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2644:./Library/stm32f4xx_tim.c ****   {
2645:./Library/stm32f4xx_tim.c ****     /* Set the CCDS Bit */
2646:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
2647:./Library/stm32f4xx_tim.c ****   }
2648:./Library/stm32f4xx_tim.c ****   else
2649:./Library/stm32f4xx_tim.c ****   {
2650:./Library/stm32f4xx_tim.c ****     /* Reset the CCDS Bit */
2651:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
2652:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 48


2653:./Library/stm32f4xx_tim.c **** }
2654:./Library/stm32f4xx_tim.c **** /**
2655:./Library/stm32f4xx_tim.c ****   * @}
2656:./Library/stm32f4xx_tim.c ****   */
2657:./Library/stm32f4xx_tim.c **** 
2658:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group6 Clocks management functions
2659:./Library/stm32f4xx_tim.c ****  *  @brief    Clocks management functions
2660:./Library/stm32f4xx_tim.c ****  *
2661:./Library/stm32f4xx_tim.c **** @verbatim   
2662:./Library/stm32f4xx_tim.c ****  ===============================================================================
2663:./Library/stm32f4xx_tim.c ****                   ##### Clocks management functions #####
2664:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2665:./Library/stm32f4xx_tim.c **** 
2666:./Library/stm32f4xx_tim.c **** @endverbatim
2667:./Library/stm32f4xx_tim.c ****   * @{
2668:./Library/stm32f4xx_tim.c ****   */
2669:./Library/stm32f4xx_tim.c **** 
2670:./Library/stm32f4xx_tim.c **** /**
2671:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx internal Clock
2672:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2673:./Library/stm32f4xx_tim.c ****   *         peripheral.
2674:./Library/stm32f4xx_tim.c ****   * @retval None
2675:./Library/stm32f4xx_tim.c ****   */
2676:./Library/stm32f4xx_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
2677:./Library/stm32f4xx_tim.c **** {
2678:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2679:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2680:./Library/stm32f4xx_tim.c **** 
2681:./Library/stm32f4xx_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
2682:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
2683:./Library/stm32f4xx_tim.c **** }
2684:./Library/stm32f4xx_tim.c **** 
2685:./Library/stm32f4xx_tim.c **** /**
2686:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
2687:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2688:./Library/stm32f4xx_tim.c ****   *         peripheral.
2689:./Library/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: Trigger source.
2690:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2691:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2692:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2693:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2694:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2695:./Library/stm32f4xx_tim.c ****   * @retval None
2696:./Library/stm32f4xx_tim.c ****   */
2697:./Library/stm32f4xx_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2698:./Library/stm32f4xx_tim.c **** {
2699:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2700:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2701:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
2702:./Library/stm32f4xx_tim.c **** 
2703:./Library/stm32f4xx_tim.c ****   /* Select the Internal Trigger */
2704:./Library/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
2705:./Library/stm32f4xx_tim.c **** 
2706:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2707:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
2708:./Library/stm32f4xx_tim.c **** }
2709:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 49


2710:./Library/stm32f4xx_tim.c **** /**
2711:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
2712:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2713:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2714:./Library/stm32f4xx_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
2715:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2716:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
2717:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
2718:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
2719:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
2720:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2721:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
2722:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
2723:./Library/stm32f4xx_tim.c ****   * @param  ICFilter: specifies the filter value.
2724:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x0 and 0xF.
2725:./Library/stm32f4xx_tim.c ****   * @retval None
2726:./Library/stm32f4xx_tim.c ****   */
2727:./Library/stm32f4xx_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
2728:./Library/stm32f4xx_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
2729:./Library/stm32f4xx_tim.c **** {
2730:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2731:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2732:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
2733:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
2734:./Library/stm32f4xx_tim.c **** 
2735:./Library/stm32f4xx_tim.c ****   /* Configure the Timer Input Clock Source */
2736:./Library/stm32f4xx_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
2737:./Library/stm32f4xx_tim.c ****   {
2738:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
2739:./Library/stm32f4xx_tim.c ****   }
2740:./Library/stm32f4xx_tim.c ****   else
2741:./Library/stm32f4xx_tim.c ****   {
2742:./Library/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
2743:./Library/stm32f4xx_tim.c ****   }
2744:./Library/stm32f4xx_tim.c ****   /* Select the Trigger source */
2745:./Library/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
2746:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2747:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
2748:./Library/stm32f4xx_tim.c **** }
2749:./Library/stm32f4xx_tim.c **** 
2750:./Library/stm32f4xx_tim.c **** /**
2751:./Library/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode1
2752:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2753:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2754:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2755:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2756:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2757:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2758:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2759:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2760:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2761:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2762:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2763:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2764:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2765:./Library/stm32f4xx_tim.c ****   * @retval None
2766:./Library/stm32f4xx_tim.c ****   */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 50


2767:./Library/stm32f4xx_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
2768:./Library/stm32f4xx_tim.c ****                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2769:./Library/stm32f4xx_tim.c **** {
2770:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
2771:./Library/stm32f4xx_tim.c **** 
2772:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2773:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2774:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2775:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2776:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2777:./Library/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2778:./Library/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
2779:./Library/stm32f4xx_tim.c ****   
2780:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2781:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
2782:./Library/stm32f4xx_tim.c **** 
2783:./Library/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2784:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
2785:./Library/stm32f4xx_tim.c **** 
2786:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2787:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
2788:./Library/stm32f4xx_tim.c **** 
2789:./Library/stm32f4xx_tim.c ****   /* Select the Trigger selection : ETRF */
2790:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
2791:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
2792:./Library/stm32f4xx_tim.c **** 
2793:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2794:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
2795:./Library/stm32f4xx_tim.c **** }
2796:./Library/stm32f4xx_tim.c **** 
2797:./Library/stm32f4xx_tim.c **** /**
2798:./Library/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode2
2799:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2800:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2801:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2802:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2803:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2804:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2805:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2806:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2807:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2808:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2809:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2810:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2811:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2812:./Library/stm32f4xx_tim.c ****   * @retval None
2813:./Library/stm32f4xx_tim.c ****   */
2814:./Library/stm32f4xx_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
2815:./Library/stm32f4xx_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2816:./Library/stm32f4xx_tim.c **** {
2817:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2818:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2819:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2820:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2821:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2822:./Library/stm32f4xx_tim.c **** 
2823:./Library/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 51


2824:./Library/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
2825:./Library/stm32f4xx_tim.c **** 
2826:./Library/stm32f4xx_tim.c ****   /* Enable the External clock mode2 */
2827:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
2828:./Library/stm32f4xx_tim.c **** }
2829:./Library/stm32f4xx_tim.c **** /**
2830:./Library/stm32f4xx_tim.c ****   * @}
2831:./Library/stm32f4xx_tim.c ****   */
2832:./Library/stm32f4xx_tim.c **** 
2833:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group7 Synchronization management functions
2834:./Library/stm32f4xx_tim.c ****  *  @brief    Synchronization management functions 
2835:./Library/stm32f4xx_tim.c ****  *
2836:./Library/stm32f4xx_tim.c **** @verbatim   
2837:./Library/stm32f4xx_tim.c ****  ===============================================================================
2838:./Library/stm32f4xx_tim.c ****                 ##### Synchronization management functions #####
2839:./Library/stm32f4xx_tim.c ****  ===============================================================================  
2840:./Library/stm32f4xx_tim.c ****                          
2841:./Library/stm32f4xx_tim.c ****           ##### TIM Driver: how to use it in synchronization Mode #####
2842:./Library/stm32f4xx_tim.c ****  ===============================================================================
2843:./Library/stm32f4xx_tim.c ****     [..] 
2844:./Library/stm32f4xx_tim.c ****     
2845:./Library/stm32f4xx_tim.c ****     *** Case of two/several Timers ***
2846:./Library/stm32f4xx_tim.c ****     ==================================
2847:./Library/stm32f4xx_tim.c ****     [..]
2848:./Library/stm32f4xx_tim.c ****       (#) Configure the Master Timers using the following functions:
2849:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); 
2850:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);  
2851:./Library/stm32f4xx_tim.c ****       (#) Configure the Slave Timers using the following functions: 
2852:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2853:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2854:./Library/stm32f4xx_tim.c ****           
2855:./Library/stm32f4xx_tim.c ****     *** Case of Timers and external trigger(ETR pin) ***
2856:./Library/stm32f4xx_tim.c ****     ====================================================
2857:./Library/stm32f4xx_tim.c ****     [..]           
2858:./Library/stm32f4xx_tim.c ****       (#) Configure the External trigger using this function:
2859:./Library/stm32f4xx_tim.c ****         (++) void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTR
2860:./Library/stm32f4xx_tim.c ****                                uint16_t ExtTRGFilter);
2861:./Library/stm32f4xx_tim.c ****       (#) Configure the Slave Timers using the following functions: 
2862:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2863:./Library/stm32f4xx_tim.c ****         (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2864:./Library/stm32f4xx_tim.c **** 
2865:./Library/stm32f4xx_tim.c **** @endverbatim
2866:./Library/stm32f4xx_tim.c ****   * @{
2867:./Library/stm32f4xx_tim.c ****   */
2868:./Library/stm32f4xx_tim.c **** 
2869:./Library/stm32f4xx_tim.c **** /**
2870:./Library/stm32f4xx_tim.c ****   * @brief  Selects the Input Trigger source
2871:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2872:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2873:./Library/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
2874:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2875:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2876:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2877:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2878:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2879:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
2880:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 52


2881:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
2882:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
2883:./Library/stm32f4xx_tim.c ****   * @retval None
2884:./Library/stm32f4xx_tim.c ****   */
2885:./Library/stm32f4xx_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2886:./Library/stm32f4xx_tim.c **** {
2887:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
2888:./Library/stm32f4xx_tim.c **** 
2889:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2890:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
2891:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
2892:./Library/stm32f4xx_tim.c **** 
2893:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2894:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
2895:./Library/stm32f4xx_tim.c **** 
2896:./Library/stm32f4xx_tim.c ****   /* Reset the TS Bits */
2897:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
2898:./Library/stm32f4xx_tim.c **** 
2899:./Library/stm32f4xx_tim.c ****   /* Set the Input Trigger source */
2900:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
2901:./Library/stm32f4xx_tim.c **** 
2902:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2903:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
2904:./Library/stm32f4xx_tim.c **** }
2905:./Library/stm32f4xx_tim.c **** 
2906:./Library/stm32f4xx_tim.c **** /**
2907:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2908:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2909:./Library/stm32f4xx_tim.c ****   *     
2910:./Library/stm32f4xx_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2911:./Library/stm32f4xx_tim.c ****   *   This parameter can be one of the following values:
2912:./Library/stm32f4xx_tim.c ****   *
2913:./Library/stm32f4xx_tim.c ****   *  - For all TIMx
2914:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
2915:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRG
2916:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO)
2917:./Library/stm32f4xx_tim.c ****   *
2918:./Library/stm32f4xx_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2919:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
2920:./Library/stm32f4xx_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs(
2921:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
2922:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
2923:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
2924:./Library/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
2925:./Library/stm32f4xx_tim.c ****   *
2926:./Library/stm32f4xx_tim.c ****   * @retval None
2927:./Library/stm32f4xx_tim.c ****   */
2928:./Library/stm32f4xx_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2929:./Library/stm32f4xx_tim.c **** {
2930:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2931:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
2932:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2933:./Library/stm32f4xx_tim.c **** 
2934:./Library/stm32f4xx_tim.c ****   /* Reset the MMS Bits */
2935:./Library/stm32f4xx_tim.c ****   TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
2936:./Library/stm32f4xx_tim.c ****   /* Select the TRGO source */
2937:./Library/stm32f4xx_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 53


2938:./Library/stm32f4xx_tim.c **** }
2939:./Library/stm32f4xx_tim.c **** 
2940:./Library/stm32f4xx_tim.c **** /**
2941:./Library/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2942:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2943:./Library/stm32f4xx_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2944:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2945:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitial
2946:./Library/stm32f4xx_tim.c ****   *                                      the counter and triggers an update of the registers
2947:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (
2948:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRG
2949:./Library/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the 
2950:./Library/stm32f4xx_tim.c ****   * @retval None
2951:./Library/stm32f4xx_tim.c ****   */
2952:./Library/stm32f4xx_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2953:./Library/stm32f4xx_tim.c **** {
2954:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2955:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2956:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2957:./Library/stm32f4xx_tim.c **** 
2958:./Library/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2959:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
2960:./Library/stm32f4xx_tim.c **** 
2961:./Library/stm32f4xx_tim.c ****   /* Select the Slave Mode */
2962:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
2963:./Library/stm32f4xx_tim.c **** }
2964:./Library/stm32f4xx_tim.c **** 
2965:./Library/stm32f4xx_tim.c **** /**
2966:./Library/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2967:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2968:./Library/stm32f4xx_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2969:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2970:./Library/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2971:./Library/stm32f4xx_tim.c ****   *                                             and its slaves (through TRGO)
2972:./Library/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Disable: No action
2973:./Library/stm32f4xx_tim.c ****   * @retval None
2974:./Library/stm32f4xx_tim.c ****   */
2975:./Library/stm32f4xx_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2976:./Library/stm32f4xx_tim.c **** {
2977:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
2978:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2979:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2980:./Library/stm32f4xx_tim.c **** 
2981:./Library/stm32f4xx_tim.c ****   /* Reset the MSM Bit */
2982:./Library/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
2983:./Library/stm32f4xx_tim.c ****   
2984:./Library/stm32f4xx_tim.c ****   /* Set or Reset the MSM Bit */
2985:./Library/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
2986:./Library/stm32f4xx_tim.c **** }
2987:./Library/stm32f4xx_tim.c **** 
2988:./Library/stm32f4xx_tim.c **** /**
2989:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
2990:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2991:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2992:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2993:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2994:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 54


2995:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2996:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2997:./Library/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2998:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2999:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3000:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3001:./Library/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3002:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3003:./Library/stm32f4xx_tim.c ****   * @retval None
3004:./Library/stm32f4xx_tim.c ****   */
3005:./Library/stm32f4xx_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
3006:./Library/stm32f4xx_tim.c ****                    uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3007:./Library/stm32f4xx_tim.c **** {
3008:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
3009:./Library/stm32f4xx_tim.c **** 
3010:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3011:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3012:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3014:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3015:./Library/stm32f4xx_tim.c **** 
3016:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
3017:./Library/stm32f4xx_tim.c **** 
3018:./Library/stm32f4xx_tim.c ****   /* Reset the ETR Bits */
3019:./Library/stm32f4xx_tim.c ****   tmpsmcr &= SMCR_ETR_MASK;
3020:./Library/stm32f4xx_tim.c **** 
3021:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
3022:./Library/stm32f4xx_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
3023:./Library/stm32f4xx_tim.c **** 
3024:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3025:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
3026:./Library/stm32f4xx_tim.c **** }
3027:./Library/stm32f4xx_tim.c **** /**
3028:./Library/stm32f4xx_tim.c ****   * @}
3029:./Library/stm32f4xx_tim.c ****   */
3030:./Library/stm32f4xx_tim.c **** 
3031:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group8 Specific interface management functions
3032:./Library/stm32f4xx_tim.c ****  *  @brief    Specific interface management functions 
3033:./Library/stm32f4xx_tim.c ****  *
3034:./Library/stm32f4xx_tim.c **** @verbatim   
3035:./Library/stm32f4xx_tim.c ****  ===============================================================================
3036:./Library/stm32f4xx_tim.c ****             ##### Specific interface management functions #####
3037:./Library/stm32f4xx_tim.c ****  ===============================================================================  
3038:./Library/stm32f4xx_tim.c **** 
3039:./Library/stm32f4xx_tim.c **** @endverbatim
3040:./Library/stm32f4xx_tim.c ****   * @{
3041:./Library/stm32f4xx_tim.c ****   */
3042:./Library/stm32f4xx_tim.c **** 
3043:./Library/stm32f4xx_tim.c **** /**
3044:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
3045:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3046:./Library/stm32f4xx_tim.c ****   *         peripheral.
3047:./Library/stm32f4xx_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
3048:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3049:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
3050:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
3051:./Library/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 55


3052:./Library/stm32f4xx_tim.c ****   *                                       on the level of the other input.
3053:./Library/stm32f4xx_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
3054:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3055:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3056:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3057:./Library/stm32f4xx_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
3058:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3059:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3060:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3061:./Library/stm32f4xx_tim.c ****   * @retval None
3062:./Library/stm32f4xx_tim.c ****   */
3063:./Library/stm32f4xx_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
3064:./Library/stm32f4xx_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
3065:./Library/stm32f4xx_tim.c **** {
3066:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
3067:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
3068:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
3069:./Library/stm32f4xx_tim.c ****     
3070:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3071:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3072:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
3073:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
3074:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
3075:./Library/stm32f4xx_tim.c **** 
3076:./Library/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
3077:./Library/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
3078:./Library/stm32f4xx_tim.c **** 
3079:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
3080:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
3081:./Library/stm32f4xx_tim.c **** 
3082:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
3083:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
3084:./Library/stm32f4xx_tim.c **** 
3085:./Library/stm32f4xx_tim.c ****   /* Set the encoder Mode */
3086:./Library/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
3087:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
3088:./Library/stm32f4xx_tim.c **** 
3089:./Library/stm32f4xx_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
3091:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
3092:./Library/stm32f4xx_tim.c **** 
3093:./Library/stm32f4xx_tim.c ****   /* Set the TI1 and the TI2 Polarities */
3094:./Library/stm32f4xx_tim.c ****   tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
3095:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
3096:./Library/stm32f4xx_tim.c **** 
3097:./Library/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3098:./Library/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
3099:./Library/stm32f4xx_tim.c **** 
3100:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
3101:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
3102:./Library/stm32f4xx_tim.c **** 
3103:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
3104:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
3105:./Library/stm32f4xx_tim.c **** }
3106:./Library/stm32f4xx_tim.c **** 
3107:./Library/stm32f4xx_tim.c **** /**
3108:./Library/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 56


3109:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3110:./Library/stm32f4xx_tim.c ****   *         peripheral.
3111:./Library/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
3112:./Library/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3113:./Library/stm32f4xx_tim.c ****   * @retval None
3114:./Library/stm32f4xx_tim.c ****   */
3115:./Library/stm32f4xx_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
3116:./Library/stm32f4xx_tim.c **** {
3117:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
3118:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3119:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3120:./Library/stm32f4xx_tim.c **** 
3121:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
3122:./Library/stm32f4xx_tim.c ****   {
3123:./Library/stm32f4xx_tim.c ****     /* Set the TI1S Bit */
3124:./Library/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
3125:./Library/stm32f4xx_tim.c ****   }
3126:./Library/stm32f4xx_tim.c ****   else
3127:./Library/stm32f4xx_tim.c ****   {
3128:./Library/stm32f4xx_tim.c ****     /* Reset the TI1S Bit */
3129:./Library/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
3130:./Library/stm32f4xx_tim.c ****   }
3131:./Library/stm32f4xx_tim.c **** }
3132:./Library/stm32f4xx_tim.c **** /**
3133:./Library/stm32f4xx_tim.c ****   * @}
3134:./Library/stm32f4xx_tim.c ****   */
3135:./Library/stm32f4xx_tim.c **** 
3136:./Library/stm32f4xx_tim.c **** /** @defgroup TIM_Group9 Specific remapping management function
3137:./Library/stm32f4xx_tim.c ****  *  @brief   Specific remapping management function
3138:./Library/stm32f4xx_tim.c ****  *
3139:./Library/stm32f4xx_tim.c **** @verbatim   
3140:./Library/stm32f4xx_tim.c ****  ===============================================================================
3141:./Library/stm32f4xx_tim.c ****               ##### Specific remapping management function #####
3142:./Library/stm32f4xx_tim.c ****  ===============================================================================  
3143:./Library/stm32f4xx_tim.c **** 
3144:./Library/stm32f4xx_tim.c **** @endverbatim
3145:./Library/stm32f4xx_tim.c ****   * @{
3146:./Library/stm32f4xx_tim.c ****   */
3147:./Library/stm32f4xx_tim.c **** 
3148:./Library/stm32f4xx_tim.c **** /**
3149:./Library/stm32f4xx_tim.c ****   * @brief  Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.
3150:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 2, 5 or 11 to select the TIM peripheral.
3151:./Library/stm32f4xx_tim.c ****   * @param  TIM_Remap: specifies the TIM input remapping source.
3152:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3153:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_TIM8_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)
3154:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_ETH_PTP:   TIM2 ITR1 input is connected to ETH PTP trigger output.
3155:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_USBFS_SOF: TIM2 ITR1 input is connected to USB FS SOF. 
3156:./Library/stm32f4xx_tim.c ****   *            @arg TIM2_USBHS_SOF: TIM2 ITR1 input is connected to USB HS SOF. 
3157:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_GPIO:      TIM5 CH4 input is connected to dedicated Timer pin(default)
3158:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_LSI:       TIM5 CH4 input is connected to LSI clock.
3159:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_LSE:       TIM5 CH4 input is connected to LSE clock.
3160:./Library/stm32f4xx_tim.c ****   *            @arg TIM5_RTC:       TIM5 CH4 input is connected to RTC Output event.
3161:./Library/stm32f4xx_tim.c ****   *            @arg TIM11_GPIO:     TIM11 CH4 input is connected to dedicated Timer pin(default) 
3162:./Library/stm32f4xx_tim.c ****   *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
3163:./Library/stm32f4xx_tim.c ****   *                                 (HSE divided by a programmable prescaler)  
3164:./Library/stm32f4xx_tim.c ****   * @retval None
3165:./Library/stm32f4xx_tim.c ****   */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 57


3166:./Library/stm32f4xx_tim.c **** void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
3167:./Library/stm32f4xx_tim.c **** {
3168:./Library/stm32f4xx_tim.c ****  /* Check the parameters */
3169:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
3170:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
3171:./Library/stm32f4xx_tim.c **** 
3172:./Library/stm32f4xx_tim.c ****   /* Set the Timer remapping configuration */
3173:./Library/stm32f4xx_tim.c ****   TIMx->OR =  TIM_Remap;
3174:./Library/stm32f4xx_tim.c **** }
3175:./Library/stm32f4xx_tim.c **** /**
3176:./Library/stm32f4xx_tim.c ****   * @}
3177:./Library/stm32f4xx_tim.c ****   */
3178:./Library/stm32f4xx_tim.c **** 
3179:./Library/stm32f4xx_tim.c **** /**
3180:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI1 as Input.
3181:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 
3182:./Library/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
3183:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3184:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3185:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3186:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3187:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge  
3188:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3189:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3190:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
3191:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
3192:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
3193:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3194:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3195:./Library/stm32f4xx_tim.c ****   * @retval None
3196:./Library/stm32f4xx_tim.c ****   */
3197:./Library/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3198:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3199:./Library/stm32f4xx_tim.c **** {
  29              		.loc 1 3199 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 3199 1 is_stmt 0 view .LVU1
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
3200:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
  38              		.loc 1 3200 3 is_stmt 1 view .LVU2
  39              	.LVL1:
3201:./Library/stm32f4xx_tim.c **** 
3202:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3203:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  40              		.loc 1 3203 3 view .LVU3
  41              		.loc 1 3203 14 is_stmt 0 view .LVU4
  42 0002 B0F820C0 		ldrh	ip, [r0, #32]
  43 0006 1FFA8CFC 		uxth	ip, ip
  44 000a 2CF0010C 		bic	ip, ip, #1
  45 000e 1FFA8CFC 		uxth	ip, ip
  46 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3204:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 58


  47              		.loc 1 3204 3 is_stmt 1 view .LVU5
  48              		.loc 1 3204 12 is_stmt 0 view .LVU6
  49 0016 B0F818E0 		ldrh	lr, [r0, #24]
  50 001a 1FFA8EFE 		uxth	lr, lr
  51              	.LVL2:
3205:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
  52              		.loc 1 3205 3 is_stmt 1 view .LVU7
  53              		.loc 1 3205 11 is_stmt 0 view .LVU8
  54 001e B0F820C0 		ldrh	ip, [r0, #32]
  55 0022 1FFA8CFC 		uxth	ip, ip
  56              	.LVL3:
3206:./Library/stm32f4xx_tim.c **** 
3207:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3208:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  57              		.loc 1 3208 3 is_stmt 1 view .LVU9
  58              		.loc 1 3208 12 is_stmt 0 view .LVU10
  59 0026 2EF0F30E 		bic	lr, lr, #243
  60              	.LVL4:
3209:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  61              		.loc 1 3209 3 is_stmt 1 view .LVU11
  62              		.loc 1 3209 44 is_stmt 0 view .LVU12
  63 002a 1B01     		lsls	r3, r3, #4
  64              	.LVL5:
  65              		.loc 1 3209 44 view .LVU13
  66 002c 9BB2     		uxth	r3, r3
  67              		.loc 1 3209 15 view .LVU14
  68 002e 1343     		orrs	r3, r3, r2
  69              		.loc 1 3209 12 view .LVU15
  70 0030 4EEA030E 		orr	lr, lr, r3
  71              	.LVL6:
3210:./Library/stm32f4xx_tim.c **** 
3211:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3212:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  72              		.loc 1 3212 3 is_stmt 1 view .LVU16
  73              		.loc 1 3212 11 is_stmt 0 view .LVU17
  74 0034 2CF00A0C 		bic	ip, ip, #10
  75              	.LVL7:
3213:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
  76              		.loc 1 3213 3 is_stmt 1 view .LVU18
  77              		.loc 1 3213 11 is_stmt 0 view .LVU19
  78 0038 4CEA010C 		orr	ip, ip, r1
  79              	.LVL8:
  80              		.loc 1 3213 11 view .LVU20
  81 003c 4CF0010C 		orr	ip, ip, #1
  82              	.LVL9:
3214:./Library/stm32f4xx_tim.c **** 
3215:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3216:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
  83              		.loc 1 3216 3 is_stmt 1 view .LVU21
  84              		.loc 1 3216 15 is_stmt 0 view .LVU22
  85 0040 A0F818E0 		strh	lr, [r0, #24]	@ movhi
3217:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
  86              		.loc 1 3217 3 is_stmt 1 view .LVU23
  87              		.loc 1 3217 14 is_stmt 0 view .LVU24
  88 0044 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3218:./Library/stm32f4xx_tim.c **** }
  89              		.loc 1 3218 1 view .LVU25
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 59


  90 0048 5DF804FB 		ldr	pc, [sp], #4
  91              		.cfi_endproc
  92              	.LFE211:
  94              		.section	.text.TI2_Config,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	TI2_Config:
 101              	.LVL10:
 102              	.LFB212:
3219:./Library/stm32f4xx_tim.c **** 
3220:./Library/stm32f4xx_tim.c **** /**
3221:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI2 as Input.
3222:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3223:./Library/stm32f4xx_tim.c ****   *         peripheral.
3224:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3225:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3226:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3227:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3228:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge   
3229:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3230:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3231:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
3232:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
3233:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
3234:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3235:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3236:./Library/stm32f4xx_tim.c ****   * @retval None
3237:./Library/stm32f4xx_tim.c ****   */
3238:./Library/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3239:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3240:./Library/stm32f4xx_tim.c **** {
 103              		.loc 1 3240 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 3240 1 is_stmt 0 view .LVU27
 108 0000 00B5     		push	{lr}
 109              	.LCFI1:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
3241:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 112              		.loc 1 3241 3 is_stmt 1 view .LVU28
 113              	.LVL11:
3242:./Library/stm32f4xx_tim.c **** 
3243:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3244:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 114              		.loc 1 3244 3 view .LVU29
 115              		.loc 1 3244 14 is_stmt 0 view .LVU30
 116 0002 B0F820E0 		ldrh	lr, [r0, #32]
 117 0006 1FFA8EFE 		uxth	lr, lr
 118 000a 2EF0100E 		bic	lr, lr, #16
 119 000e 1FFA8EFE 		uxth	lr, lr
 120 0012 A0F820E0 		strh	lr, [r0, #32]	@ movhi
3245:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 121              		.loc 1 3245 3 is_stmt 1 view .LVU31
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 60


 122              		.loc 1 3245 12 is_stmt 0 view .LVU32
 123 0016 B0F818E0 		ldrh	lr, [r0, #24]
 124              	.LVL12:
3246:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 125              		.loc 1 3246 3 is_stmt 1 view .LVU33
 126              		.loc 1 3246 11 is_stmt 0 view .LVU34
 127 001a B0F820C0 		ldrh	ip, [r0, #32]
 128 001e 1FFA8CFC 		uxth	ip, ip
 129              	.LVL13:
3247:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 130              		.loc 1 3247 3 is_stmt 1 view .LVU35
 131              		.loc 1 3247 7 is_stmt 0 view .LVU36
 132 0022 0901     		lsls	r1, r1, #4
 133              	.LVL14:
 134              		.loc 1 3247 7 view .LVU37
 135 0024 89B2     		uxth	r1, r1
 136              	.LVL15:
3248:./Library/stm32f4xx_tim.c **** 
3249:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3250:./Library/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 137              		.loc 1 3250 3 is_stmt 1 view .LVU38
 138              		.loc 1 3250 12 is_stmt 0 view .LVU39
 139 0026 2EF4407E 		bic	lr, lr, #768
 140              	.LVL16:
 141              		.loc 1 3250 12 view .LVU40
 142 002a 4FEA0E5E 		lsl	lr, lr, #20
 143 002e 4FEA1E5E 		lsr	lr, lr, #20
 144              	.LVL17:
3251:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 145              		.loc 1 3251 3 is_stmt 1 view .LVU41
 146              		.loc 1 3251 15 is_stmt 0 view .LVU42
 147 0032 1B03     		lsls	r3, r3, #12
 148              	.LVL18:
 149              		.loc 1 3251 15 view .LVU43
 150 0034 9BB2     		uxth	r3, r3
 151              		.loc 1 3251 12 view .LVU44
 152 0036 43EA0E03 		orr	r3, r3, lr
 153              	.LVL19:
3252:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 154              		.loc 1 3252 3 is_stmt 1 view .LVU45
 155              		.loc 1 3252 15 is_stmt 0 view .LVU46
 156 003a 1202     		lsls	r2, r2, #8
 157              	.LVL20:
 158              		.loc 1 3252 15 view .LVU47
 159 003c 92B2     		uxth	r2, r2
 160              		.loc 1 3252 12 view .LVU48
 161 003e 1A43     		orrs	r2, r2, r3
 162              	.LVL21:
3253:./Library/stm32f4xx_tim.c **** 
3254:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3255:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 163              		.loc 1 3255 3 is_stmt 1 view .LVU49
 164              		.loc 1 3255 11 is_stmt 0 view .LVU50
 165 0040 2CF0A00C 		bic	ip, ip, #160
 166              	.LVL22:
3256:./Library/stm32f4xx_tim.c ****   tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 167              		.loc 1 3256 3 is_stmt 1 view .LVU51
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 61


 168              		.loc 1 3256 11 is_stmt 0 view .LVU52
 169 0044 4CEA010C 		orr	ip, ip, r1
 170              	.LVL23:
 171              		.loc 1 3256 11 view .LVU53
 172 0048 4CF0100C 		orr	ip, ip, #16
 173              	.LVL24:
3257:./Library/stm32f4xx_tim.c **** 
3258:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3259:./Library/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 174              		.loc 1 3259 3 is_stmt 1 view .LVU54
 175              		.loc 1 3259 15 is_stmt 0 view .LVU55
 176 004c 0283     		strh	r2, [r0, #24]	@ movhi
3260:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 177              		.loc 1 3260 3 is_stmt 1 view .LVU56
 178              		.loc 1 3260 14 is_stmt 0 view .LVU57
 179 004e A0F820C0 		strh	ip, [r0, #32]	@ movhi
3261:./Library/stm32f4xx_tim.c **** }
 180              		.loc 1 3261 1 view .LVU58
 181 0052 5DF804FB 		ldr	pc, [sp], #4
 182              		.cfi_endproc
 183              	.LFE212:
 185              		.section	.text.TI3_Config,"ax",%progbits
 186              		.align	1
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	TI3_Config:
 192              	.LVL25:
 193              	.LFB213:
3262:./Library/stm32f4xx_tim.c **** 
3263:./Library/stm32f4xx_tim.c **** /**
3264:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI3 as Input.
3265:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3266:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3267:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3268:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3269:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3270:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge         
3271:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3272:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3273:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
3274:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
3275:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
3276:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3277:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3278:./Library/stm32f4xx_tim.c ****   * @retval None
3279:./Library/stm32f4xx_tim.c ****   */
3280:./Library/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3281:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3282:./Library/stm32f4xx_tim.c **** {
 194              		.loc 1 3282 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		.loc 1 3282 1 is_stmt 0 view .LVU60
 199 0000 10B5     		push	{r4, lr}
 200              	.LCFI2:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 62


 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
3283:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 204              		.loc 1 3283 3 is_stmt 1 view .LVU61
 205              	.LVL26:
3284:./Library/stm32f4xx_tim.c **** 
3285:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3286:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 206              		.loc 1 3286 3 view .LVU62
 207              		.loc 1 3286 14 is_stmt 0 view .LVU63
 208 0002 048C     		ldrh	r4, [r0, #32]
 209 0004 A4B2     		uxth	r4, r4
 210 0006 24F48074 		bic	r4, r4, #256
 211 000a A4B2     		uxth	r4, r4
 212 000c 0484     		strh	r4, [r0, #32]	@ movhi
3287:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 213              		.loc 1 3287 3 is_stmt 1 view .LVU64
 214              		.loc 1 3287 12 is_stmt 0 view .LVU65
 215 000e B0F81CE0 		ldrh	lr, [r0, #28]
 216 0012 1FFA8EFE 		uxth	lr, lr
 217              	.LVL27:
3288:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 218              		.loc 1 3288 3 is_stmt 1 view .LVU66
 219              		.loc 1 3288 11 is_stmt 0 view .LVU67
 220 0016 B0F820C0 		ldrh	ip, [r0, #32]
 221 001a 1FFA8CFC 		uxth	ip, ip
 222              	.LVL28:
3289:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 223              		.loc 1 3289 3 is_stmt 1 view .LVU68
 224              		.loc 1 3289 7 is_stmt 0 view .LVU69
 225 001e 0902     		lsls	r1, r1, #8
 226              	.LVL29:
 227              		.loc 1 3289 7 view .LVU70
 228 0020 89B2     		uxth	r1, r1
 229              	.LVL30:
3290:./Library/stm32f4xx_tim.c **** 
3291:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3292:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 230              		.loc 1 3292 3 is_stmt 1 view .LVU71
 231              		.loc 1 3292 12 is_stmt 0 view .LVU72
 232 0022 2EF0F30E 		bic	lr, lr, #243
 233              	.LVL31:
3293:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 234              		.loc 1 3293 3 is_stmt 1 view .LVU73
 235              		.loc 1 3293 44 is_stmt 0 view .LVU74
 236 0026 1B01     		lsls	r3, r3, #4
 237              	.LVL32:
 238              		.loc 1 3293 44 view .LVU75
 239 0028 9BB2     		uxth	r3, r3
 240              		.loc 1 3293 15 view .LVU76
 241 002a 1343     		orrs	r3, r3, r2
 242              		.loc 1 3293 12 view .LVU77
 243 002c 4EEA030E 		orr	lr, lr, r3
 244              	.LVL33:
3294:./Library/stm32f4xx_tim.c **** 
3295:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC3E Bit */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 63


3296:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 245              		.loc 1 3296 3 is_stmt 1 view .LVU78
 246              		.loc 1 3296 11 is_stmt 0 view .LVU79
 247 0030 2CF4206C 		bic	ip, ip, #2560
 248              	.LVL34:
3297:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 249              		.loc 1 3297 3 is_stmt 1 view .LVU80
 250              		.loc 1 3297 11 is_stmt 0 view .LVU81
 251 0034 4CEA010C 		orr	ip, ip, r1
 252              	.LVL35:
 253              		.loc 1 3297 11 view .LVU82
 254 0038 4CF4807C 		orr	ip, ip, #256
 255              	.LVL36:
3298:./Library/stm32f4xx_tim.c **** 
3299:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3300:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 256              		.loc 1 3300 3 is_stmt 1 view .LVU83
 257              		.loc 1 3300 15 is_stmt 0 view .LVU84
 258 003c A0F81CE0 		strh	lr, [r0, #28]	@ movhi
3301:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 259              		.loc 1 3301 3 is_stmt 1 view .LVU85
 260              		.loc 1 3301 14 is_stmt 0 view .LVU86
 261 0040 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3302:./Library/stm32f4xx_tim.c **** }
 262              		.loc 1 3302 1 view .LVU87
 263 0044 10BD     		pop	{r4, pc}
 264              		.cfi_endproc
 265              	.LFE213:
 267              		.section	.text.TI4_Config,"ax",%progbits
 268              		.align	1
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	TI4_Config:
 274              	.LVL37:
 275              	.LFB214:
3303:./Library/stm32f4xx_tim.c **** 
3304:./Library/stm32f4xx_tim.c **** /**
3305:./Library/stm32f4xx_tim.c ****   * @brief  Configure the TI4 as Input.
3306:./Library/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3307:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3308:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3309:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3310:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3311:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge     
3312:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3313:./Library/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3314:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
3315:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
3316:./Library/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
3317:./Library/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3318:./Library/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3319:./Library/stm32f4xx_tim.c ****   * @retval None
3320:./Library/stm32f4xx_tim.c ****   */
3321:./Library/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3322:./Library/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3323:./Library/stm32f4xx_tim.c **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 64


 276              		.loc 1 3323 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		.loc 1 3323 1 is_stmt 0 view .LVU89
 281 0000 00B5     		push	{lr}
 282              	.LCFI3:
 283              		.cfi_def_cfa_offset 4
 284              		.cfi_offset 14, -4
3324:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 285              		.loc 1 3324 3 is_stmt 1 view .LVU90
 286              	.LVL38:
3325:./Library/stm32f4xx_tim.c **** 
3326:./Library/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3327:./Library/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 287              		.loc 1 3327 3 view .LVU91
 288              		.loc 1 3327 14 is_stmt 0 view .LVU92
 289 0002 B0F820C0 		ldrh	ip, [r0, #32]
 290 0006 1FFA8CFC 		uxth	ip, ip
 291 000a 2CF4805C 		bic	ip, ip, #4096
 292 000e 1FFA8CFC 		uxth	ip, ip
 293 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3328:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 294              		.loc 1 3328 3 is_stmt 1 view .LVU93
 295              		.loc 1 3328 12 is_stmt 0 view .LVU94
 296 0016 B0F81CE0 		ldrh	lr, [r0, #28]
 297              	.LVL39:
3329:./Library/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 298              		.loc 1 3329 3 is_stmt 1 view .LVU95
 299              		.loc 1 3329 11 is_stmt 0 view .LVU96
 300 001a B0F820C0 		ldrh	ip, [r0, #32]
 301              	.LVL40:
3330:./Library/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 302              		.loc 1 3330 3 is_stmt 1 view .LVU97
 303              		.loc 1 3330 7 is_stmt 0 view .LVU98
 304 001e 0903     		lsls	r1, r1, #12
 305              	.LVL41:
 306              		.loc 1 3330 7 view .LVU99
 307 0020 89B2     		uxth	r1, r1
 308              	.LVL42:
3331:./Library/stm32f4xx_tim.c **** 
3332:./Library/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3333:./Library/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 309              		.loc 1 3333 3 is_stmt 1 view .LVU100
 310              		.loc 1 3333 12 is_stmt 0 view .LVU101
 311 0022 2EF4407E 		bic	lr, lr, #768
 312              	.LVL43:
 313              		.loc 1 3333 12 view .LVU102
 314 0026 4FEA0E5E 		lsl	lr, lr, #20
 315 002a 4FEA1E5E 		lsr	lr, lr, #20
 316              	.LVL44:
3334:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 317              		.loc 1 3334 3 is_stmt 1 view .LVU103
 318              		.loc 1 3334 15 is_stmt 0 view .LVU104
 319 002e 1202     		lsls	r2, r2, #8
 320              	.LVL45:
 321              		.loc 1 3334 15 view .LVU105
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 65


 322 0030 92B2     		uxth	r2, r2
 323              		.loc 1 3334 12 view .LVU106
 324 0032 42EA0E02 		orr	r2, r2, lr
 325              	.LVL46:
3335:./Library/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 326              		.loc 1 3335 3 is_stmt 1 view .LVU107
 327              		.loc 1 3335 15 is_stmt 0 view .LVU108
 328 0036 1B03     		lsls	r3, r3, #12
 329              	.LVL47:
 330              		.loc 1 3335 15 view .LVU109
 331 0038 9BB2     		uxth	r3, r3
 332              		.loc 1 3335 12 view .LVU110
 333 003a 1343     		orrs	r3, r3, r2
 334              	.LVL48:
3336:./Library/stm32f4xx_tim.c **** 
3337:./Library/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3338:./Library/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 335              		.loc 1 3338 3 is_stmt 1 view .LVU111
 336              		.loc 1 3338 11 is_stmt 0 view .LVU112
 337 003c 2CF4005C 		bic	ip, ip, #8192
 338              	.LVL49:
 339              		.loc 1 3338 11 view .LVU113
 340 0040 4FEA4C4C 		lsl	ip, ip, #17
 341 0044 4FEA5C4C 		lsr	ip, ip, #17
 342              	.LVL50:
3339:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 343              		.loc 1 3339 3 is_stmt 1 view .LVU114
 344              		.loc 1 3339 11 is_stmt 0 view .LVU115
 345 0048 41EA0C01 		orr	r1, r1, ip
 346              	.LVL51:
 347              		.loc 1 3339 11 view .LVU116
 348 004c 41F48051 		orr	r1, r1, #4096
 349              	.LVL52:
3340:./Library/stm32f4xx_tim.c **** 
3341:./Library/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3342:./Library/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 350              		.loc 1 3342 3 is_stmt 1 view .LVU117
 351              		.loc 1 3342 15 is_stmt 0 view .LVU118
 352 0050 8383     		strh	r3, [r0, #28]	@ movhi
3343:./Library/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer ;
 353              		.loc 1 3343 3 is_stmt 1 view .LVU119
 354              		.loc 1 3343 14 is_stmt 0 view .LVU120
 355 0052 0184     		strh	r1, [r0, #32]	@ movhi
3344:./Library/stm32f4xx_tim.c **** }
 356              		.loc 1 3344 1 view .LVU121
 357 0054 5DF804FB 		ldr	pc, [sp], #4
 358              		.cfi_endproc
 359              	.LFE214:
 361              		.section	.text.TIM_DeInit,"ax",%progbits
 362              		.align	1
 363              		.global	TIM_DeInit
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	TIM_DeInit:
 369              	.LVL53:
 370              	.LFB123:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 66


 194:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 371              		.loc 1 194 1 is_stmt 1 view -0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 0
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 194:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 375              		.loc 1 194 1 is_stmt 0 view .LVU123
 376 0000 08B5     		push	{r3, lr}
 377              	.LCFI4:
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 3, -8
 380              		.cfi_offset 14, -4
 196:./Library/stm32f4xx_tim.c ****  
 381              		.loc 1 196 3 is_stmt 1 view .LVU124
 198:./Library/stm32f4xx_tim.c ****   {
 382              		.loc 1 198 3 view .LVU125
 198:./Library/stm32f4xx_tim.c ****   {
 383              		.loc 1 198 6 is_stmt 0 view .LVU126
 384 0002 584B     		ldr	r3, .L38
 385 0004 9842     		cmp	r0, r3
 386 0006 31D0     		beq	.L25
 203:./Library/stm32f4xx_tim.c ****   {     
 387              		.loc 1 203 8 is_stmt 1 view .LVU127
 203:./Library/stm32f4xx_tim.c ****   {     
 388              		.loc 1 203 11 is_stmt 0 view .LVU128
 389 0008 B0F1804F 		cmp	r0, #1073741824
 390 000c 37D0     		beq	.L26
 208:./Library/stm32f4xx_tim.c ****   { 
 391              		.loc 1 208 8 is_stmt 1 view .LVU129
 208:./Library/stm32f4xx_tim.c ****   { 
 392              		.loc 1 208 11 is_stmt 0 view .LVU130
 393 000e 564B     		ldr	r3, .L38+4
 394 0010 9842     		cmp	r0, r3
 395 0012 3DD0     		beq	.L27
 213:./Library/stm32f4xx_tim.c ****   { 
 396              		.loc 1 213 8 is_stmt 1 view .LVU131
 213:./Library/stm32f4xx_tim.c ****   { 
 397              		.loc 1 213 11 is_stmt 0 view .LVU132
 398 0014 554B     		ldr	r3, .L38+8
 399 0016 9842     		cmp	r0, r3
 400 0018 43D0     		beq	.L28
 218:./Library/stm32f4xx_tim.c ****   {      
 401              		.loc 1 218 8 is_stmt 1 view .LVU133
 218:./Library/stm32f4xx_tim.c ****   {      
 402              		.loc 1 218 11 is_stmt 0 view .LVU134
 403 001a 554B     		ldr	r3, .L38+12
 404 001c 9842     		cmp	r0, r3
 405 001e 49D0     		beq	.L29
 223:./Library/stm32f4xx_tim.c ****   {    
 406              		.loc 1 223 8 is_stmt 1 view .LVU135
 223:./Library/stm32f4xx_tim.c ****   {    
 407              		.loc 1 223 11 is_stmt 0 view .LVU136
 408 0020 544B     		ldr	r3, .L38+16
 409 0022 9842     		cmp	r0, r3
 410 0024 4FD0     		beq	.L30
 228:./Library/stm32f4xx_tim.c ****   {      
 411              		.loc 1 228 8 is_stmt 1 view .LVU137
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 67


 228:./Library/stm32f4xx_tim.c ****   {      
 412              		.loc 1 228 11 is_stmt 0 view .LVU138
 413 0026 544B     		ldr	r3, .L38+20
 414 0028 9842     		cmp	r0, r3
 415 002a 55D0     		beq	.L31
 233:./Library/stm32f4xx_tim.c ****   {      
 416              		.loc 1 233 8 is_stmt 1 view .LVU139
 233:./Library/stm32f4xx_tim.c ****   {      
 417              		.loc 1 233 11 is_stmt 0 view .LVU140
 418 002c 534B     		ldr	r3, .L38+24
 419 002e 9842     		cmp	r0, r3
 420 0030 5BD0     		beq	.L32
 238:./Library/stm32f4xx_tim.c ****   {      
 421              		.loc 1 238 8 is_stmt 1 view .LVU141
 238:./Library/stm32f4xx_tim.c ****   {      
 422              		.loc 1 238 11 is_stmt 0 view .LVU142
 423 0032 534B     		ldr	r3, .L38+28
 424 0034 9842     		cmp	r0, r3
 425 0036 61D0     		beq	.L33
 243:./Library/stm32f4xx_tim.c ****   {      
 426              		.loc 1 243 8 is_stmt 1 view .LVU143
 243:./Library/stm32f4xx_tim.c ****   {      
 427              		.loc 1 243 11 is_stmt 0 view .LVU144
 428 0038 524B     		ldr	r3, .L38+32
 429 003a 9842     		cmp	r0, r3
 430 003c 69D0     		beq	.L34
 248:./Library/stm32f4xx_tim.c ****   {     
 431              		.loc 1 248 8 is_stmt 1 view .LVU145
 248:./Library/stm32f4xx_tim.c ****   {     
 432              		.loc 1 248 11 is_stmt 0 view .LVU146
 433 003e 524B     		ldr	r3, .L38+36
 434 0040 9842     		cmp	r0, r3
 435 0042 71D0     		beq	.L35
 253:./Library/stm32f4xx_tim.c ****   {      
 436              		.loc 1 253 8 is_stmt 1 view .LVU147
 253:./Library/stm32f4xx_tim.c ****   {      
 437              		.loc 1 253 11 is_stmt 0 view .LVU148
 438 0044 514B     		ldr	r3, .L38+40
 439 0046 9842     		cmp	r0, r3
 440 0048 79D0     		beq	.L36
 258:./Library/stm32f4xx_tim.c ****   {       
 441              		.loc 1 258 8 is_stmt 1 view .LVU149
 258:./Library/stm32f4xx_tim.c ****   {       
 442              		.loc 1 258 11 is_stmt 0 view .LVU150
 443 004a 514B     		ldr	r3, .L38+44
 444 004c 9842     		cmp	r0, r3
 445 004e 7FD0     		beq	.L37
 265:./Library/stm32f4xx_tim.c ****     {     
 446              		.loc 1 265 5 is_stmt 1 view .LVU151
 265:./Library/stm32f4xx_tim.c ****     {     
 447              		.loc 1 265 8 is_stmt 0 view .LVU152
 448 0050 504B     		ldr	r3, .L38+48
 449 0052 9842     		cmp	r0, r3
 450 0054 12D1     		bne	.L9
 267:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 451              		.loc 1 267 7 is_stmt 1 view .LVU153
 452 0056 0121     		movs	r1, #1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 68


 453 0058 4FF48070 		mov	r0, #256
 454              	.LVL54:
 267:./Library/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 455              		.loc 1 267 7 is_stmt 0 view .LVU154
 456 005c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 457              	.LVL55:
 268:./Library/stm32f4xx_tim.c ****     }   
 458              		.loc 1 268 7 is_stmt 1 view .LVU155
 459 0060 0021     		movs	r1, #0
 460 0062 4FF48070 		mov	r0, #256
 461 0066 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 462              	.LVL56:
 271:./Library/stm32f4xx_tim.c **** 
 463              		.loc 1 271 1 is_stmt 0 view .LVU156
 464 006a 07E0     		b	.L9
 465              	.LVL57:
 466              	.L25:
 200:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 467              		.loc 1 200 5 is_stmt 1 view .LVU157
 468 006c 0121     		movs	r1, #1
 469 006e 0846     		mov	r0, r1
 470              	.LVL58:
 200:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 471              		.loc 1 200 5 is_stmt 0 view .LVU158
 472 0070 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 473              	.LVL59:
 201:./Library/stm32f4xx_tim.c ****   } 
 474              		.loc 1 201 5 is_stmt 1 view .LVU159
 475 0074 0021     		movs	r1, #0
 476 0076 0120     		movs	r0, #1
 477 0078 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 478              	.LVL60:
 479              	.L9:
 271:./Library/stm32f4xx_tim.c **** 
 480              		.loc 1 271 1 is_stmt 0 view .LVU160
 481 007c 08BD     		pop	{r3, pc}
 482              	.LVL61:
 483              	.L26:
 205:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 484              		.loc 1 205 5 is_stmt 1 view .LVU161
 485 007e 0121     		movs	r1, #1
 486 0080 0846     		mov	r0, r1
 487              	.LVL62:
 205:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 488              		.loc 1 205 5 is_stmt 0 view .LVU162
 489 0082 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 490              	.LVL63:
 206:./Library/stm32f4xx_tim.c ****   }  
 491              		.loc 1 206 5 is_stmt 1 view .LVU163
 492 0086 0021     		movs	r1, #0
 493 0088 0120     		movs	r0, #1
 494 008a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 495              	.LVL64:
 496 008e F5E7     		b	.L9
 497              	.LVL65:
 498              	.L27:
 210:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 69


 499              		.loc 1 210 5 view .LVU164
 500 0090 0121     		movs	r1, #1
 501 0092 0220     		movs	r0, #2
 502              	.LVL66:
 210:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 503              		.loc 1 210 5 is_stmt 0 view .LVU165
 504 0094 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 505              	.LVL67:
 211:./Library/stm32f4xx_tim.c ****   }  
 506              		.loc 1 211 5 is_stmt 1 view .LVU166
 507 0098 0021     		movs	r1, #0
 508 009a 0220     		movs	r0, #2
 509 009c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 510              	.LVL68:
 511 00a0 ECE7     		b	.L9
 512              	.LVL69:
 513              	.L28:
 215:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 514              		.loc 1 215 5 view .LVU167
 515 00a2 0121     		movs	r1, #1
 516 00a4 0420     		movs	r0, #4
 517              	.LVL70:
 215:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 518              		.loc 1 215 5 is_stmt 0 view .LVU168
 519 00a6 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 520              	.LVL71:
 216:./Library/stm32f4xx_tim.c ****   }  
 521              		.loc 1 216 5 is_stmt 1 view .LVU169
 522 00aa 0021     		movs	r1, #0
 523 00ac 0420     		movs	r0, #4
 524 00ae FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 525              	.LVL72:
 526 00b2 E3E7     		b	.L9
 527              	.LVL73:
 528              	.L29:
 220:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 529              		.loc 1 220 5 view .LVU170
 530 00b4 0121     		movs	r1, #1
 531 00b6 0820     		movs	r0, #8
 532              	.LVL74:
 220:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 533              		.loc 1 220 5 is_stmt 0 view .LVU171
 534 00b8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 535              	.LVL75:
 221:./Library/stm32f4xx_tim.c ****   }  
 536              		.loc 1 221 5 is_stmt 1 view .LVU172
 537 00bc 0021     		movs	r1, #0
 538 00be 0820     		movs	r0, #8
 539 00c0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 540              	.LVL76:
 541 00c4 DAE7     		b	.L9
 542              	.LVL77:
 543              	.L30:
 225:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 544              		.loc 1 225 5 view .LVU173
 545 00c6 0121     		movs	r1, #1
 546 00c8 1020     		movs	r0, #16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 70


 547              	.LVL78:
 225:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 548              		.loc 1 225 5 is_stmt 0 view .LVU174
 549 00ca FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 550              	.LVL79:
 226:./Library/stm32f4xx_tim.c ****   }  
 551              		.loc 1 226 5 is_stmt 1 view .LVU175
 552 00ce 0021     		movs	r1, #0
 553 00d0 1020     		movs	r0, #16
 554 00d2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 555              	.LVL80:
 556 00d6 D1E7     		b	.L9
 557              	.LVL81:
 558              	.L31:
 230:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 559              		.loc 1 230 5 view .LVU176
 560 00d8 0121     		movs	r1, #1
 561 00da 2020     		movs	r0, #32
 562              	.LVL82:
 230:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 563              		.loc 1 230 5 is_stmt 0 view .LVU177
 564 00dc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 565              	.LVL83:
 231:./Library/stm32f4xx_tim.c ****   }  
 566              		.loc 1 231 5 is_stmt 1 view .LVU178
 567 00e0 0021     		movs	r1, #0
 568 00e2 2020     		movs	r0, #32
 569 00e4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 570              	.LVL84:
 571 00e8 C8E7     		b	.L9
 572              	.LVL85:
 573              	.L32:
 235:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 574              		.loc 1 235 5 view .LVU179
 575 00ea 0121     		movs	r1, #1
 576 00ec 0220     		movs	r0, #2
 577              	.LVL86:
 235:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 578              		.loc 1 235 5 is_stmt 0 view .LVU180
 579 00ee FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 580              	.LVL87:
 236:./Library/stm32f4xx_tim.c ****   }  
 581              		.loc 1 236 5 is_stmt 1 view .LVU181
 582 00f2 0021     		movs	r1, #0
 583 00f4 0220     		movs	r0, #2
 584 00f6 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 585              	.LVL88:
 586 00fa BFE7     		b	.L9
 587              	.LVL89:
 588              	.L33:
 240:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 589              		.loc 1 240 5 view .LVU182
 590 00fc 0121     		movs	r1, #1
 591 00fe 4FF48030 		mov	r0, #65536
 592              	.LVL90:
 240:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 593              		.loc 1 240 5 is_stmt 0 view .LVU183
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 71


 594 0102 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 595              	.LVL91:
 241:./Library/stm32f4xx_tim.c ****    }  
 596              		.loc 1 241 5 is_stmt 1 view .LVU184
 597 0106 0021     		movs	r1, #0
 598 0108 4FF48030 		mov	r0, #65536
 599 010c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 600              	.LVL92:
 601 0110 B4E7     		b	.L9
 602              	.LVL93:
 603              	.L34:
 245:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 604              		.loc 1 245 5 view .LVU185
 605 0112 0121     		movs	r1, #1
 606 0114 4FF40030 		mov	r0, #131072
 607              	.LVL94:
 245:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 608              		.loc 1 245 5 is_stmt 0 view .LVU186
 609 0118 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 610              	.LVL95:
 246:./Library/stm32f4xx_tim.c ****   }  
 611              		.loc 1 246 5 is_stmt 1 view .LVU187
 612 011c 0021     		movs	r1, #0
 613 011e 4FF40030 		mov	r0, #131072
 614 0122 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 615              	.LVL96:
 616 0126 A9E7     		b	.L9
 617              	.LVL97:
 618              	.L35:
 250:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 619              		.loc 1 250 5 view .LVU188
 620 0128 0121     		movs	r1, #1
 621 012a 4FF48020 		mov	r0, #262144
 622              	.LVL98:
 250:./Library/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 623              		.loc 1 250 5 is_stmt 0 view .LVU189
 624 012e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 625              	.LVL99:
 251:./Library/stm32f4xx_tim.c ****   }  
 626              		.loc 1 251 5 is_stmt 1 view .LVU190
 627 0132 0021     		movs	r1, #0
 628 0134 4FF48020 		mov	r0, #262144
 629 0138 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 630              	.LVL100:
 631 013c 9EE7     		b	.L9
 632              	.LVL101:
 633              	.L36:
 255:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 634              		.loc 1 255 5 view .LVU191
 635 013e 0121     		movs	r1, #1
 636 0140 4020     		movs	r0, #64
 637              	.LVL102:
 255:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 638              		.loc 1 255 5 is_stmt 0 view .LVU192
 639 0142 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 640              	.LVL103:
 256:./Library/stm32f4xx_tim.c ****   }  
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 72


 641              		.loc 1 256 5 is_stmt 1 view .LVU193
 642 0146 0021     		movs	r1, #0
 643 0148 4020     		movs	r0, #64
 644 014a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 645              	.LVL104:
 646 014e 95E7     		b	.L9
 647              	.LVL105:
 648              	.L37:
 260:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 649              		.loc 1 260 5 view .LVU194
 650 0150 0121     		movs	r1, #1
 651 0152 8020     		movs	r0, #128
 652              	.LVL106:
 260:./Library/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 653              		.loc 1 260 5 is_stmt 0 view .LVU195
 654 0154 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 655              	.LVL107:
 261:./Library/stm32f4xx_tim.c ****   }  
 656              		.loc 1 261 5 is_stmt 1 view .LVU196
 657 0158 0021     		movs	r1, #0
 658 015a 8020     		movs	r0, #128
 659 015c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 660              	.LVL108:
 661 0160 8CE7     		b	.L9
 662              	.L39:
 663 0162 00BF     		.align	2
 664              	.L38:
 665 0164 00000140 		.word	1073807360
 666 0168 00040040 		.word	1073742848
 667 016c 00080040 		.word	1073743872
 668 0170 000C0040 		.word	1073744896
 669 0174 00100040 		.word	1073745920
 670 0178 00140040 		.word	1073746944
 671 017c 00040140 		.word	1073808384
 672 0180 00400140 		.word	1073823744
 673 0184 00440140 		.word	1073824768
 674 0188 00480140 		.word	1073825792
 675 018c 00180040 		.word	1073747968
 676 0190 001C0040 		.word	1073748992
 677 0194 00200040 		.word	1073750016
 678              		.cfi_endproc
 679              	.LFE123:
 681              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 682              		.align	1
 683              		.global	TIM_TimeBaseInit
 684              		.syntax unified
 685              		.thumb
 686              		.thumb_func
 688              	TIM_TimeBaseInit:
 689              	.LVL109:
 690              	.LFB124:
 282:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 691              		.loc 1 282 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 73


 283:./Library/stm32f4xx_tim.c **** 
 696              		.loc 1 283 3 view .LVU198
 286:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 697              		.loc 1 286 3 view .LVU199
 287:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 698              		.loc 1 287 3 view .LVU200
 288:./Library/stm32f4xx_tim.c **** 
 699              		.loc 1 288 3 view .LVU201
 290:./Library/stm32f4xx_tim.c **** 
 700              		.loc 1 290 3 view .LVU202
 290:./Library/stm32f4xx_tim.c **** 
 701              		.loc 1 290 10 is_stmt 0 view .LVU203
 702 0000 0388     		ldrh	r3, [r0]
 703 0002 9BB2     		uxth	r3, r3
 704              	.LVL110:
 292:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 705              		.loc 1 292 3 is_stmt 1 view .LVU204
 292:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 706              		.loc 1 292 5 is_stmt 0 view .LVU205
 707 0004 1B4A     		ldr	r2, .L46
 708 0006 9042     		cmp	r0, r2
 709 0008 12D0     		beq	.L41
 292:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 710              		.loc 1 292 21 discriminator 1 view .LVU206
 711 000a 02F58062 		add	r2, r2, #1024
 712 000e 9042     		cmp	r0, r2
 713 0010 0ED0     		beq	.L41
 292:./Library/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 714              		.loc 1 292 38 discriminator 2 view .LVU207
 715 0012 B0F1804F 		cmp	r0, #1073741824
 716 0016 0BD0     		beq	.L41
 293:./Library/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 717              		.loc 1 293 21 view .LVU208
 718 0018 A2F58032 		sub	r2, r2, #65536
 719 001c 9042     		cmp	r0, r2
 720 001e 07D0     		beq	.L41
 293:./Library/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 721              		.loc 1 293 38 discriminator 1 view .LVU209
 722 0020 02F58062 		add	r2, r2, #1024
 723 0024 9042     		cmp	r0, r2
 724 0026 03D0     		beq	.L41
 294:./Library/stm32f4xx_tim.c ****   {
 725              		.loc 1 294 21 view .LVU210
 726 0028 02F58062 		add	r2, r2, #1024
 727 002c 9042     		cmp	r0, r2
 728 002e 03D1     		bne	.L42
 729              	.L41:
 297:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 730              		.loc 1 297 5 is_stmt 1 view .LVU211
 297:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 731              		.loc 1 297 12 is_stmt 0 view .LVU212
 732 0030 23F07003 		bic	r3, r3, #112
 733              	.LVL111:
 298:./Library/stm32f4xx_tim.c ****   }
 734              		.loc 1 298 5 is_stmt 1 view .LVU213
 298:./Library/stm32f4xx_tim.c ****   }
 735              		.loc 1 298 47 is_stmt 0 view .LVU214
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 74


 736 0034 4A88     		ldrh	r2, [r1, #2]
 298:./Library/stm32f4xx_tim.c ****   }
 737              		.loc 1 298 12 view .LVU215
 738 0036 1343     		orrs	r3, r3, r2
 739              	.LVL112:
 740              	.L42:
 301:./Library/stm32f4xx_tim.c ****   {
 741              		.loc 1 301 3 is_stmt 1 view .LVU216
 301:./Library/stm32f4xx_tim.c ****   {
 742              		.loc 1 301 5 is_stmt 0 view .LVU217
 743 0038 0F4A     		ldr	r2, .L46+4
 744 003a 9042     		cmp	r0, r2
 745 003c 08D0     		beq	.L43
 301:./Library/stm32f4xx_tim.c ****   {
 746              		.loc 1 301 21 discriminator 1 view .LVU218
 747 003e 02F58062 		add	r2, r2, #1024
 748 0042 9042     		cmp	r0, r2
 749 0044 04D0     		beq	.L43
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 750              		.loc 1 304 5 is_stmt 1 view .LVU219
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 751              		.loc 1 304 12 is_stmt 0 view .LVU220
 752 0046 23F44073 		bic	r3, r3, #768
 753              	.LVL113:
 304:./Library/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 754              		.loc 1 304 12 view .LVU221
 755 004a 9BB2     		uxth	r3, r3
 756              	.LVL114:
 305:./Library/stm32f4xx_tim.c ****   }
 757              		.loc 1 305 5 is_stmt 1 view .LVU222
 305:./Library/stm32f4xx_tim.c ****   }
 758              		.loc 1 305 47 is_stmt 0 view .LVU223
 759 004c 0A89     		ldrh	r2, [r1, #8]
 305:./Library/stm32f4xx_tim.c ****   }
 760              		.loc 1 305 12 view .LVU224
 761 004e 1343     		orrs	r3, r3, r2
 762              	.LVL115:
 763              	.L43:
 308:./Library/stm32f4xx_tim.c **** 
 764              		.loc 1 308 3 is_stmt 1 view .LVU225
 308:./Library/stm32f4xx_tim.c **** 
 765              		.loc 1 308 13 is_stmt 0 view .LVU226
 766 0050 0380     		strh	r3, [r0]	@ movhi
 311:./Library/stm32f4xx_tim.c ****  
 767              		.loc 1 311 3 is_stmt 1 view .LVU227
 311:./Library/stm32f4xx_tim.c ****  
 768              		.loc 1 311 37 is_stmt 0 view .LVU228
 769 0052 4B68     		ldr	r3, [r1, #4]
 770              	.LVL116:
 311:./Library/stm32f4xx_tim.c ****  
 771              		.loc 1 311 13 view .LVU229
 772 0054 C362     		str	r3, [r0, #44]
 773              	.LVL117:
 314:./Library/stm32f4xx_tim.c ****     
 774              		.loc 1 314 3 is_stmt 1 view .LVU230
 314:./Library/stm32f4xx_tim.c ****     
 775              		.loc 1 314 37 is_stmt 0 view .LVU231
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 75


 776 0056 0B88     		ldrh	r3, [r1]
 314:./Library/stm32f4xx_tim.c ****     
 777              		.loc 1 314 13 view .LVU232
 778 0058 0385     		strh	r3, [r0, #40]	@ movhi
 316:./Library/stm32f4xx_tim.c ****   {
 779              		.loc 1 316 3 is_stmt 1 view .LVU233
 316:./Library/stm32f4xx_tim.c ****   {
 780              		.loc 1 316 6 is_stmt 0 view .LVU234
 781 005a 064B     		ldr	r3, .L46
 782 005c 9842     		cmp	r0, r3
 783 005e 03D0     		beq	.L44
 316:./Library/stm32f4xx_tim.c ****   {
 784              		.loc 1 316 22 discriminator 1 view .LVU235
 785 0060 03F58063 		add	r3, r3, #1024
 786 0064 9842     		cmp	r0, r3
 787 0066 01D1     		bne	.L45
 788              	.L44:
 319:./Library/stm32f4xx_tim.c ****   }
 789              		.loc 1 319 5 is_stmt 1 view .LVU236
 319:./Library/stm32f4xx_tim.c ****   }
 790              		.loc 1 319 39 is_stmt 0 view .LVU237
 791 0068 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 319:./Library/stm32f4xx_tim.c ****   }
 792              		.loc 1 319 15 view .LVU238
 793 006a 0386     		strh	r3, [r0, #48]	@ movhi
 794              	.L45:
 324:./Library/stm32f4xx_tim.c **** }
 795              		.loc 1 324 3 is_stmt 1 view .LVU239
 324:./Library/stm32f4xx_tim.c **** }
 796              		.loc 1 324 13 is_stmt 0 view .LVU240
 797 006c 0123     		movs	r3, #1
 798 006e 8382     		strh	r3, [r0, #20]	@ movhi
 325:./Library/stm32f4xx_tim.c **** 
 799              		.loc 1 325 1 view .LVU241
 800 0070 7047     		bx	lr
 801              	.L47:
 802 0072 00BF     		.align	2
 803              	.L46:
 804 0074 00000140 		.word	1073807360
 805 0078 00100040 		.word	1073745920
 806              		.cfi_endproc
 807              	.LFE124:
 809              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 810              		.align	1
 811              		.global	TIM_TimeBaseStructInit
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 816              	TIM_TimeBaseStructInit:
 817              	.LVL118:
 818              	.LFB125:
 334:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 819              		.loc 1 334 1 is_stmt 1 view -0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 823              		@ link register save eliminated.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 76


 336:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 824              		.loc 1 336 3 view .LVU243
 336:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 825              		.loc 1 336 38 is_stmt 0 view .LVU244
 826 0000 4FF0FF33 		mov	r3, #-1
 827 0004 4360     		str	r3, [r0, #4]
 337:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 828              		.loc 1 337 3 is_stmt 1 view .LVU245
 337:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 829              		.loc 1 337 41 is_stmt 0 view .LVU246
 830 0006 0023     		movs	r3, #0
 831 0008 0380     		strh	r3, [r0]	@ movhi
 338:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 832              		.loc 1 338 3 is_stmt 1 view .LVU247
 338:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 833              		.loc 1 338 45 is_stmt 0 view .LVU248
 834 000a 0381     		strh	r3, [r0, #8]	@ movhi
 339:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 835              		.loc 1 339 3 is_stmt 1 view .LVU249
 339:./Library/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 836              		.loc 1 339 43 is_stmt 0 view .LVU250
 837 000c 4380     		strh	r3, [r0, #2]	@ movhi
 340:./Library/stm32f4xx_tim.c **** }
 838              		.loc 1 340 3 is_stmt 1 view .LVU251
 340:./Library/stm32f4xx_tim.c **** }
 839              		.loc 1 340 49 is_stmt 0 view .LVU252
 840 000e 8372     		strb	r3, [r0, #10]
 341:./Library/stm32f4xx_tim.c **** 
 841              		.loc 1 341 1 view .LVU253
 842 0010 7047     		bx	lr
 843              		.cfi_endproc
 844              	.LFE125:
 846              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 847              		.align	1
 848              		.global	TIM_PrescalerConfig
 849              		.syntax unified
 850              		.thumb
 851              		.thumb_func
 853              	TIM_PrescalerConfig:
 854              	.LVL119:
 855              	.LFB126:
 354:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 856              		.loc 1 354 1 is_stmt 1 view -0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 0
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 860              		@ link register save eliminated.
 356:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 861              		.loc 1 356 3 view .LVU255
 357:./Library/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 862              		.loc 1 357 3 view .LVU256
 359:./Library/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 863              		.loc 1 359 3 view .LVU257
 359:./Library/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 864              		.loc 1 359 13 is_stmt 0 view .LVU258
 865 0000 0185     		strh	r1, [r0, #40]	@ movhi
 361:./Library/stm32f4xx_tim.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 77


 866              		.loc 1 361 3 is_stmt 1 view .LVU259
 361:./Library/stm32f4xx_tim.c **** }
 867              		.loc 1 361 13 is_stmt 0 view .LVU260
 868 0002 8282     		strh	r2, [r0, #20]	@ movhi
 362:./Library/stm32f4xx_tim.c **** 
 869              		.loc 1 362 1 view .LVU261
 870 0004 7047     		bx	lr
 871              		.cfi_endproc
 872              	.LFE126:
 874              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 875              		.align	1
 876              		.global	TIM_CounterModeConfig
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 881              	TIM_CounterModeConfig:
 882              	.LVL120:
 883              	.LFB127:
 377:./Library/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 884              		.loc 1 377 1 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 378:./Library/stm32f4xx_tim.c **** 
 889              		.loc 1 378 3 view .LVU263
 381:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 890              		.loc 1 381 3 view .LVU264
 382:./Library/stm32f4xx_tim.c **** 
 891              		.loc 1 382 3 view .LVU265
 384:./Library/stm32f4xx_tim.c **** 
 892              		.loc 1 384 3 view .LVU266
 384:./Library/stm32f4xx_tim.c **** 
 893              		.loc 1 384 10 is_stmt 0 view .LVU267
 894 0000 0388     		ldrh	r3, [r0]
 895 0002 9BB2     		uxth	r3, r3
 896              	.LVL121:
 387:./Library/stm32f4xx_tim.c **** 
 897              		.loc 1 387 3 is_stmt 1 view .LVU268
 387:./Library/stm32f4xx_tim.c **** 
 898              		.loc 1 387 10 is_stmt 0 view .LVU269
 899 0004 23F07003 		bic	r3, r3, #112
 900              	.LVL122:
 390:./Library/stm32f4xx_tim.c **** 
 901              		.loc 1 390 3 is_stmt 1 view .LVU270
 390:./Library/stm32f4xx_tim.c **** 
 902              		.loc 1 390 10 is_stmt 0 view .LVU271
 903 0008 0B43     		orrs	r3, r3, r1
 904              	.LVL123:
 393:./Library/stm32f4xx_tim.c **** }
 905              		.loc 1 393 3 is_stmt 1 view .LVU272
 393:./Library/stm32f4xx_tim.c **** }
 906              		.loc 1 393 13 is_stmt 0 view .LVU273
 907 000a 0380     		strh	r3, [r0]	@ movhi
 394:./Library/stm32f4xx_tim.c **** 
 908              		.loc 1 394 1 view .LVU274
 909 000c 7047     		bx	lr
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 78


 910              		.cfi_endproc
 911              	.LFE127:
 913              		.section	.text.TIM_SetCounter,"ax",%progbits
 914              		.align	1
 915              		.global	TIM_SetCounter
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 920              	TIM_SetCounter:
 921              	.LVL124:
 922              	.LFB128:
 403:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 923              		.loc 1 403 1 is_stmt 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 405:./Library/stm32f4xx_tim.c **** 
 928              		.loc 1 405 4 view .LVU276
 408:./Library/stm32f4xx_tim.c **** }
 929              		.loc 1 408 3 view .LVU277
 408:./Library/stm32f4xx_tim.c **** }
 930              		.loc 1 408 13 is_stmt 0 view .LVU278
 931 0000 4162     		str	r1, [r0, #36]
 409:./Library/stm32f4xx_tim.c **** 
 932              		.loc 1 409 1 view .LVU279
 933 0002 7047     		bx	lr
 934              		.cfi_endproc
 935              	.LFE128:
 937              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 938              		.align	1
 939              		.global	TIM_SetAutoreload
 940              		.syntax unified
 941              		.thumb
 942              		.thumb_func
 944              	TIM_SetAutoreload:
 945              	.LVL125:
 946              	.LFB129:
 418:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 947              		.loc 1 418 1 is_stmt 1 view -0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951              		@ link register save eliminated.
 420:./Library/stm32f4xx_tim.c ****   
 952              		.loc 1 420 3 view .LVU281
 423:./Library/stm32f4xx_tim.c **** }
 953              		.loc 1 423 3 view .LVU282
 423:./Library/stm32f4xx_tim.c **** }
 954              		.loc 1 423 13 is_stmt 0 view .LVU283
 955 0000 C162     		str	r1, [r0, #44]
 424:./Library/stm32f4xx_tim.c **** 
 956              		.loc 1 424 1 view .LVU284
 957 0002 7047     		bx	lr
 958              		.cfi_endproc
 959              	.LFE129:
 961              		.section	.text.TIM_GetCounter,"ax",%progbits
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 79


 962              		.align	1
 963              		.global	TIM_GetCounter
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 968              	TIM_GetCounter:
 969              	.LVL126:
 970              	.LFB130:
 432:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 971              		.loc 1 432 1 is_stmt 1 view -0
 972              		.cfi_startproc
 973              		@ args = 0, pretend = 0, frame = 0
 974              		@ frame_needed = 0, uses_anonymous_args = 0
 975              		@ link register save eliminated.
 434:./Library/stm32f4xx_tim.c **** 
 976              		.loc 1 434 3 view .LVU286
 437:./Library/stm32f4xx_tim.c **** }
 977              		.loc 1 437 3 view .LVU287
 437:./Library/stm32f4xx_tim.c **** }
 978              		.loc 1 437 14 is_stmt 0 view .LVU288
 979 0000 406A     		ldr	r0, [r0, #36]
 980              	.LVL127:
 438:./Library/stm32f4xx_tim.c **** 
 981              		.loc 1 438 1 view .LVU289
 982 0002 7047     		bx	lr
 983              		.cfi_endproc
 984              	.LFE130:
 986              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 987              		.align	1
 988              		.global	TIM_GetPrescaler
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 993              	TIM_GetPrescaler:
 994              	.LVL128:
 995              	.LFB131:
 446:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 996              		.loc 1 446 1 is_stmt 1 view -0
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 0
 999              		@ frame_needed = 0, uses_anonymous_args = 0
 1000              		@ link register save eliminated.
 448:./Library/stm32f4xx_tim.c **** 
 1001              		.loc 1 448 3 view .LVU291
 451:./Library/stm32f4xx_tim.c **** }
 1002              		.loc 1 451 3 view .LVU292
 451:./Library/stm32f4xx_tim.c **** }
 1003              		.loc 1 451 14 is_stmt 0 view .LVU293
 1004 0000 008D     		ldrh	r0, [r0, #40]
 1005              	.LVL129:
 452:./Library/stm32f4xx_tim.c **** 
 1006              		.loc 1 452 1 view .LVU294
 1007 0002 80B2     		uxth	r0, r0
 1008 0004 7047     		bx	lr
 1009              		.cfi_endproc
 1010              	.LFE131:
 1012              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 80


 1013              		.align	1
 1014              		.global	TIM_UpdateDisableConfig
 1015              		.syntax unified
 1016              		.thumb
 1017              		.thumb_func
 1019              	TIM_UpdateDisableConfig:
 1020              	.LVL130:
 1021              	.LFB132:
 462:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1022              		.loc 1 462 1 is_stmt 1 view -0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 0
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 1026              		@ link register save eliminated.
 464:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1027              		.loc 1 464 3 view .LVU296
 465:./Library/stm32f4xx_tim.c **** 
 1028              		.loc 1 465 3 view .LVU297
 467:./Library/stm32f4xx_tim.c ****   {
 1029              		.loc 1 467 3 view .LVU298
 467:./Library/stm32f4xx_tim.c ****   {
 1030              		.loc 1 467 6 is_stmt 0 view .LVU299
 1031 0000 29B1     		cbz	r1, .L56
 470:./Library/stm32f4xx_tim.c ****   }
 1032              		.loc 1 470 5 is_stmt 1 view .LVU300
 470:./Library/stm32f4xx_tim.c ****   }
 1033              		.loc 1 470 15 is_stmt 0 view .LVU301
 1034 0002 0388     		ldrh	r3, [r0]
 1035 0004 9BB2     		uxth	r3, r3
 1036 0006 43F00203 		orr	r3, r3, #2
 1037 000a 0380     		strh	r3, [r0]	@ movhi
 1038 000c 7047     		bx	lr
 1039              	.L56:
 475:./Library/stm32f4xx_tim.c ****   }
 1040              		.loc 1 475 5 is_stmt 1 view .LVU302
 475:./Library/stm32f4xx_tim.c ****   }
 1041              		.loc 1 475 15 is_stmt 0 view .LVU303
 1042 000e 0388     		ldrh	r3, [r0]
 1043 0010 9BB2     		uxth	r3, r3
 1044 0012 23F00203 		bic	r3, r3, #2
 1045 0016 9BB2     		uxth	r3, r3
 1046 0018 0380     		strh	r3, [r0]	@ movhi
 477:./Library/stm32f4xx_tim.c **** 
 1047              		.loc 1 477 1 view .LVU304
 1048 001a 7047     		bx	lr
 1049              		.cfi_endproc
 1050              	.LFE132:
 1052              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 1053              		.align	1
 1054              		.global	TIM_UpdateRequestConfig
 1055              		.syntax unified
 1056              		.thumb
 1057              		.thumb_func
 1059              	TIM_UpdateRequestConfig:
 1060              	.LVL131:
 1061              	.LFB133:
 491:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 81


 1062              		.loc 1 491 1 is_stmt 1 view -0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 0
 1065              		@ frame_needed = 0, uses_anonymous_args = 0
 1066              		@ link register save eliminated.
 493:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 1067              		.loc 1 493 3 view .LVU306
 494:./Library/stm32f4xx_tim.c **** 
 1068              		.loc 1 494 3 view .LVU307
 496:./Library/stm32f4xx_tim.c ****   {
 1069              		.loc 1 496 3 view .LVU308
 496:./Library/stm32f4xx_tim.c ****   {
 1070              		.loc 1 496 6 is_stmt 0 view .LVU309
 1071 0000 29B1     		cbz	r1, .L59
 499:./Library/stm32f4xx_tim.c ****   }
 1072              		.loc 1 499 5 is_stmt 1 view .LVU310
 499:./Library/stm32f4xx_tim.c ****   }
 1073              		.loc 1 499 15 is_stmt 0 view .LVU311
 1074 0002 0388     		ldrh	r3, [r0]
 1075 0004 9BB2     		uxth	r3, r3
 1076 0006 43F00403 		orr	r3, r3, #4
 1077 000a 0380     		strh	r3, [r0]	@ movhi
 1078 000c 7047     		bx	lr
 1079              	.L59:
 504:./Library/stm32f4xx_tim.c ****   }
 1080              		.loc 1 504 5 is_stmt 1 view .LVU312
 504:./Library/stm32f4xx_tim.c ****   }
 1081              		.loc 1 504 15 is_stmt 0 view .LVU313
 1082 000e 0388     		ldrh	r3, [r0]
 1083 0010 9BB2     		uxth	r3, r3
 1084 0012 23F00403 		bic	r3, r3, #4
 1085 0016 9BB2     		uxth	r3, r3
 1086 0018 0380     		strh	r3, [r0]	@ movhi
 506:./Library/stm32f4xx_tim.c **** 
 1087              		.loc 1 506 1 view .LVU314
 1088 001a 7047     		bx	lr
 1089              		.cfi_endproc
 1090              	.LFE133:
 1092              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 1093              		.align	1
 1094              		.global	TIM_ARRPreloadConfig
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1099              	TIM_ARRPreloadConfig:
 1100              	.LVL132:
 1101              	.LFB134:
 516:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1102              		.loc 1 516 1 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 1106              		@ link register save eliminated.
 518:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1107              		.loc 1 518 3 view .LVU316
 519:./Library/stm32f4xx_tim.c **** 
 1108              		.loc 1 519 3 view .LVU317
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 82


 521:./Library/stm32f4xx_tim.c ****   {
 1109              		.loc 1 521 3 view .LVU318
 521:./Library/stm32f4xx_tim.c ****   {
 1110              		.loc 1 521 6 is_stmt 0 view .LVU319
 1111 0000 29B1     		cbz	r1, .L62
 524:./Library/stm32f4xx_tim.c ****   }
 1112              		.loc 1 524 5 is_stmt 1 view .LVU320
 524:./Library/stm32f4xx_tim.c ****   }
 1113              		.loc 1 524 15 is_stmt 0 view .LVU321
 1114 0002 0388     		ldrh	r3, [r0]
 1115 0004 9BB2     		uxth	r3, r3
 1116 0006 43F08003 		orr	r3, r3, #128
 1117 000a 0380     		strh	r3, [r0]	@ movhi
 1118 000c 7047     		bx	lr
 1119              	.L62:
 529:./Library/stm32f4xx_tim.c ****   }
 1120              		.loc 1 529 5 is_stmt 1 view .LVU322
 529:./Library/stm32f4xx_tim.c ****   }
 1121              		.loc 1 529 15 is_stmt 0 view .LVU323
 1122 000e 0388     		ldrh	r3, [r0]
 1123 0010 9BB2     		uxth	r3, r3
 1124 0012 23F08003 		bic	r3, r3, #128
 1125 0016 9BB2     		uxth	r3, r3
 1126 0018 0380     		strh	r3, [r0]	@ movhi
 531:./Library/stm32f4xx_tim.c **** 
 1127              		.loc 1 531 1 view .LVU324
 1128 001a 7047     		bx	lr
 1129              		.cfi_endproc
 1130              	.LFE134:
 1132              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 1133              		.align	1
 1134              		.global	TIM_SelectOnePulseMode
 1135              		.syntax unified
 1136              		.thumb
 1137              		.thumb_func
 1139              	TIM_SelectOnePulseMode:
 1140              	.LVL133:
 1141              	.LFB135:
 543:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1142              		.loc 1 543 1 is_stmt 1 view -0
 1143              		.cfi_startproc
 1144              		@ args = 0, pretend = 0, frame = 0
 1145              		@ frame_needed = 0, uses_anonymous_args = 0
 1146              		@ link register save eliminated.
 545:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 1147              		.loc 1 545 3 view .LVU326
 546:./Library/stm32f4xx_tim.c **** 
 1148              		.loc 1 546 3 view .LVU327
 549:./Library/stm32f4xx_tim.c **** 
 1149              		.loc 1 549 3 view .LVU328
 549:./Library/stm32f4xx_tim.c **** 
 1150              		.loc 1 549 13 is_stmt 0 view .LVU329
 1151 0000 0388     		ldrh	r3, [r0]
 1152 0002 9BB2     		uxth	r3, r3
 1153 0004 23F00803 		bic	r3, r3, #8
 1154 0008 9BB2     		uxth	r3, r3
 1155 000a 0380     		strh	r3, [r0]	@ movhi
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 83


 552:./Library/stm32f4xx_tim.c **** }
 1156              		.loc 1 552 3 is_stmt 1 view .LVU330
 552:./Library/stm32f4xx_tim.c **** }
 1157              		.loc 1 552 13 is_stmt 0 view .LVU331
 1158 000c 0388     		ldrh	r3, [r0]
 1159 000e 9BB2     		uxth	r3, r3
 1160 0010 0B43     		orrs	r3, r3, r1
 1161 0012 0380     		strh	r3, [r0]	@ movhi
 553:./Library/stm32f4xx_tim.c **** 
 1162              		.loc 1 553 1 view .LVU332
 1163 0014 7047     		bx	lr
 1164              		.cfi_endproc
 1165              	.LFE135:
 1167              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 1168              		.align	1
 1169              		.global	TIM_SetClockDivision
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1174              	TIM_SetClockDivision:
 1175              	.LVL134:
 1176              	.LFB136:
 566:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1177              		.loc 1 566 1 is_stmt 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181              		@ link register save eliminated.
 568:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 1182              		.loc 1 568 3 view .LVU334
 569:./Library/stm32f4xx_tim.c **** 
 1183              		.loc 1 569 3 view .LVU335
 572:./Library/stm32f4xx_tim.c **** 
 1184              		.loc 1 572 3 view .LVU336
 572:./Library/stm32f4xx_tim.c **** 
 1185              		.loc 1 572 13 is_stmt 0 view .LVU337
 1186 0000 0388     		ldrh	r3, [r0]
 1187 0002 9BB2     		uxth	r3, r3
 1188 0004 23F44073 		bic	r3, r3, #768
 1189 0008 9BB2     		uxth	r3, r3
 1190 000a 0380     		strh	r3, [r0]	@ movhi
 575:./Library/stm32f4xx_tim.c **** }
 1191              		.loc 1 575 3 is_stmt 1 view .LVU338
 575:./Library/stm32f4xx_tim.c **** }
 1192              		.loc 1 575 13 is_stmt 0 view .LVU339
 1193 000c 0388     		ldrh	r3, [r0]
 1194 000e 9BB2     		uxth	r3, r3
 1195 0010 0B43     		orrs	r3, r3, r1
 1196 0012 0380     		strh	r3, [r0]	@ movhi
 576:./Library/stm32f4xx_tim.c **** 
 1197              		.loc 1 576 1 view .LVU340
 1198 0014 7047     		bx	lr
 1199              		.cfi_endproc
 1200              	.LFE136:
 1202              		.section	.text.TIM_Cmd,"ax",%progbits
 1203              		.align	1
 1204              		.global	TIM_Cmd
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 84


 1205              		.syntax unified
 1206              		.thumb
 1207              		.thumb_func
 1209              	TIM_Cmd:
 1210              	.LVL135:
 1211              	.LFB137:
 586:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 1212              		.loc 1 586 1 is_stmt 1 view -0
 1213              		.cfi_startproc
 1214              		@ args = 0, pretend = 0, frame = 0
 1215              		@ frame_needed = 0, uses_anonymous_args = 0
 1216              		@ link register save eliminated.
 588:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1217              		.loc 1 588 3 view .LVU342
 589:./Library/stm32f4xx_tim.c ****   
 1218              		.loc 1 589 3 view .LVU343
 591:./Library/stm32f4xx_tim.c ****   {
 1219              		.loc 1 591 3 view .LVU344
 591:./Library/stm32f4xx_tim.c ****   {
 1220              		.loc 1 591 6 is_stmt 0 view .LVU345
 1221 0000 29B1     		cbz	r1, .L67
 594:./Library/stm32f4xx_tim.c ****   }
 1222              		.loc 1 594 5 is_stmt 1 view .LVU346
 594:./Library/stm32f4xx_tim.c ****   }
 1223              		.loc 1 594 15 is_stmt 0 view .LVU347
 1224 0002 0388     		ldrh	r3, [r0]
 1225 0004 9BB2     		uxth	r3, r3
 1226 0006 43F00103 		orr	r3, r3, #1
 1227 000a 0380     		strh	r3, [r0]	@ movhi
 1228 000c 7047     		bx	lr
 1229              	.L67:
 599:./Library/stm32f4xx_tim.c ****   }
 1230              		.loc 1 599 5 is_stmt 1 view .LVU348
 599:./Library/stm32f4xx_tim.c ****   }
 1231              		.loc 1 599 15 is_stmt 0 view .LVU349
 1232 000e 0388     		ldrh	r3, [r0]
 1233 0010 9BB2     		uxth	r3, r3
 1234 0012 23F00103 		bic	r3, r3, #1
 1235 0016 9BB2     		uxth	r3, r3
 1236 0018 0380     		strh	r3, [r0]	@ movhi
 601:./Library/stm32f4xx_tim.c **** /**
 1237              		.loc 1 601 1 view .LVU350
 1238 001a 7047     		bx	lr
 1239              		.cfi_endproc
 1240              	.LFE137:
 1242              		.section	.text.TIM_OC1Init,"ax",%progbits
 1243              		.align	1
 1244              		.global	TIM_OC1Init
 1245              		.syntax unified
 1246              		.thumb
 1247              		.thumb_func
 1249              	TIM_OC1Init:
 1250              	.LVL136:
 1251              	.LFB138:
 667:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1252              		.loc 1 667 1 is_stmt 1 view -0
 1253              		.cfi_startproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 85


 1254              		@ args = 0, pretend = 0, frame = 0
 1255              		@ frame_needed = 0, uses_anonymous_args = 0
 667:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1256              		.loc 1 667 1 is_stmt 0 view .LVU352
 1257 0000 10B5     		push	{r4, lr}
 1258              	.LCFI5:
 1259              		.cfi_def_cfa_offset 8
 1260              		.cfi_offset 4, -8
 1261              		.cfi_offset 14, -4
 668:./Library/stm32f4xx_tim.c ****    
 1262              		.loc 1 668 3 is_stmt 1 view .LVU353
 1263              	.LVL137:
 671:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1264              		.loc 1 671 3 view .LVU354
 672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1265              		.loc 1 672 3 view .LVU355
 673:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1266              		.loc 1 673 3 view .LVU356
 674:./Library/stm32f4xx_tim.c **** 
 1267              		.loc 1 674 3 view .LVU357
 677:./Library/stm32f4xx_tim.c ****   
 1268              		.loc 1 677 3 view .LVU358
 677:./Library/stm32f4xx_tim.c ****   
 1269              		.loc 1 677 14 is_stmt 0 view .LVU359
 1270 0002 038C     		ldrh	r3, [r0, #32]
 1271 0004 9BB2     		uxth	r3, r3
 1272 0006 23F00103 		bic	r3, r3, #1
 1273 000a 9BB2     		uxth	r3, r3
 1274 000c 0384     		strh	r3, [r0, #32]	@ movhi
 680:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1275              		.loc 1 680 3 is_stmt 1 view .LVU360
 680:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1276              		.loc 1 680 11 is_stmt 0 view .LVU361
 1277 000e 038C     		ldrh	r3, [r0, #32]
 1278 0010 9BB2     		uxth	r3, r3
 1279              	.LVL138:
 682:./Library/stm32f4xx_tim.c ****   
 1280              		.loc 1 682 3 is_stmt 1 view .LVU362
 682:./Library/stm32f4xx_tim.c ****   
 1281              		.loc 1 682 10 is_stmt 0 view .LVU363
 1282 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1283 0016 1FFA8EFE 		uxth	lr, lr
 1284              	.LVL139:
 685:./Library/stm32f4xx_tim.c ****     
 1285              		.loc 1 685 3 is_stmt 1 view .LVU364
 685:./Library/stm32f4xx_tim.c ****     
 1286              		.loc 1 685 12 is_stmt 0 view .LVU365
 1287 001a 028B     		ldrh	r2, [r0, #24]
 1288 001c 92B2     		uxth	r2, r2
 1289              	.LVL140:
 688:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 1290              		.loc 1 688 3 is_stmt 1 view .LVU366
 689:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1291              		.loc 1 689 3 view .LVU367
 689:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1292              		.loc 1 689 12 is_stmt 0 view .LVU368
 1293 001e 22F07302 		bic	r2, r2, #115
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 86


 1294              	.LVL141:
 691:./Library/stm32f4xx_tim.c ****   
 1295              		.loc 1 691 3 is_stmt 1 view .LVU369
 691:./Library/stm32f4xx_tim.c ****   
 1296              		.loc 1 691 31 is_stmt 0 view .LVU370
 1297 0022 0C88     		ldrh	r4, [r1]
 691:./Library/stm32f4xx_tim.c ****   
 1298              		.loc 1 691 12 view .LVU371
 1299 0024 2243     		orrs	r2, r2, r4
 1300              	.LVL142:
 694:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1301              		.loc 1 694 3 is_stmt 1 view .LVU372
 694:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1302              		.loc 1 694 11 is_stmt 0 view .LVU373
 1303 0026 23F00203 		bic	r3, r3, #2
 1304              	.LVL143:
 696:./Library/stm32f4xx_tim.c ****   
 1305              		.loc 1 696 3 is_stmt 1 view .LVU374
 696:./Library/stm32f4xx_tim.c ****   
 1306              		.loc 1 696 30 is_stmt 0 view .LVU375
 1307 002a B1F80CC0 		ldrh	ip, [r1, #12]
 696:./Library/stm32f4xx_tim.c ****   
 1308              		.loc 1 696 11 view .LVU376
 1309 002e 43EA0C0C 		orr	ip, r3, ip
 1310              	.LVL144:
 699:./Library/stm32f4xx_tim.c ****     
 1311              		.loc 1 699 3 is_stmt 1 view .LVU377
 699:./Library/stm32f4xx_tim.c ****     
 1312              		.loc 1 699 30 is_stmt 0 view .LVU378
 1313 0032 4B88     		ldrh	r3, [r1, #2]
 699:./Library/stm32f4xx_tim.c ****     
 1314              		.loc 1 699 11 view .LVU379
 1315 0034 43EA0C03 		orr	r3, r3, ip
 1316              	.LVL145:
 701:./Library/stm32f4xx_tim.c ****   {
 1317              		.loc 1 701 3 is_stmt 1 view .LVU380
 701:./Library/stm32f4xx_tim.c ****   {
 1318              		.loc 1 701 5 is_stmt 0 view .LVU381
 1319 0038 0E4C     		ldr	r4, .L73
 1320 003a A042     		cmp	r0, r4
 1321 003c 03D0     		beq	.L70
 701:./Library/stm32f4xx_tim.c ****   {
 1322              		.loc 1 701 21 discriminator 1 view .LVU382
 1323 003e 04F58064 		add	r4, r4, #1024
 1324 0042 A042     		cmp	r0, r4
 1325 0044 0FD1     		bne	.L71
 1326              	.L70:
 703:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1327              		.loc 1 703 5 is_stmt 1 view .LVU383
 704:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1328              		.loc 1 704 5 view .LVU384
 705:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1329              		.loc 1 705 5 view .LVU385
 706:./Library/stm32f4xx_tim.c ****     
 1330              		.loc 1 706 5 view .LVU386
 709:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1331              		.loc 1 709 5 view .LVU387
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 87


 709:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1332              		.loc 1 709 13 is_stmt 0 view .LVU388
 1333 0046 23F00803 		bic	r3, r3, #8
 1334              	.LVL146:
 711:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1335              		.loc 1 711 5 is_stmt 1 view .LVU389
 711:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1336              		.loc 1 711 32 is_stmt 0 view .LVU390
 1337 004a CC89     		ldrh	r4, [r1, #14]
 711:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1338              		.loc 1 711 13 view .LVU391
 1339 004c 2343     		orrs	r3, r3, r4
 1340              	.LVL147:
 713:./Library/stm32f4xx_tim.c ****     
 1341              		.loc 1 713 5 is_stmt 1 view .LVU392
 713:./Library/stm32f4xx_tim.c ****     
 1342              		.loc 1 713 13 is_stmt 0 view .LVU393
 1343 004e 23F00403 		bic	r3, r3, #4
 1344              	.LVL148:
 716:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1345              		.loc 1 716 5 is_stmt 1 view .LVU394
 716:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1346              		.loc 1 716 32 is_stmt 0 view .LVU395
 1347 0052 8C88     		ldrh	r4, [r1, #4]
 716:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1348              		.loc 1 716 13 view .LVU396
 1349 0054 2343     		orrs	r3, r3, r4
 1350              	.LVL149:
 718:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 1351              		.loc 1 718 5 is_stmt 1 view .LVU397
 719:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1352              		.loc 1 719 5 view .LVU398
 719:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1353              		.loc 1 719 12 is_stmt 0 view .LVU399
 1354 0056 2EF4407E 		bic	lr, lr, #768
 1355              	.LVL150:
 721:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1356              		.loc 1 721 5 is_stmt 1 view .LVU400
 721:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1357              		.loc 1 721 31 is_stmt 0 view .LVU401
 1358 005a 0C8A     		ldrh	r4, [r1, #16]
 721:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1359              		.loc 1 721 12 view .LVU402
 1360 005c 4EEA040E 		orr	lr, lr, r4
 1361              	.LVL151:
 723:./Library/stm32f4xx_tim.c ****   }
 1362              		.loc 1 723 5 is_stmt 1 view .LVU403
 723:./Library/stm32f4xx_tim.c ****   }
 1363              		.loc 1 723 31 is_stmt 0 view .LVU404
 1364 0060 4C8A     		ldrh	r4, [r1, #18]
 723:./Library/stm32f4xx_tim.c ****   }
 1365              		.loc 1 723 12 view .LVU405
 1366 0062 44EA0E0E 		orr	lr, r4, lr
 1367              	.LVL152:
 1368              	.L71:
 726:./Library/stm32f4xx_tim.c ****   
 1369              		.loc 1 726 3 is_stmt 1 view .LVU406
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 88


 726:./Library/stm32f4xx_tim.c ****   
 1370              		.loc 1 726 13 is_stmt 0 view .LVU407
 1371 0066 A0F804E0 		strh	lr, [r0, #4]	@ movhi
 729:./Library/stm32f4xx_tim.c ****   
 1372              		.loc 1 729 3 is_stmt 1 view .LVU408
 729:./Library/stm32f4xx_tim.c ****   
 1373              		.loc 1 729 15 is_stmt 0 view .LVU409
 1374 006a 0283     		strh	r2, [r0, #24]	@ movhi
 732:./Library/stm32f4xx_tim.c ****   
 1375              		.loc 1 732 3 is_stmt 1 view .LVU410
 732:./Library/stm32f4xx_tim.c ****   
 1376              		.loc 1 732 32 is_stmt 0 view .LVU411
 1377 006c 8A68     		ldr	r2, [r1, #8]
 1378              	.LVL153:
 732:./Library/stm32f4xx_tim.c ****   
 1379              		.loc 1 732 14 view .LVU412
 1380 006e 4263     		str	r2, [r0, #52]
 1381              	.LVL154:
 735:./Library/stm32f4xx_tim.c **** }
 1382              		.loc 1 735 3 is_stmt 1 view .LVU413
 735:./Library/stm32f4xx_tim.c **** }
 1383              		.loc 1 735 14 is_stmt 0 view .LVU414
 1384 0070 0384     		strh	r3, [r0, #32]	@ movhi
 736:./Library/stm32f4xx_tim.c **** 
 1385              		.loc 1 736 1 view .LVU415
 1386 0072 10BD     		pop	{r4, pc}
 1387              	.L74:
 1388              		.align	2
 1389              	.L73:
 1390 0074 00000140 		.word	1073807360
 1391              		.cfi_endproc
 1392              	.LFE138:
 1394              		.section	.text.TIM_OC2Init,"ax",%progbits
 1395              		.align	1
 1396              		.global	TIM_OC2Init
 1397              		.syntax unified
 1398              		.thumb
 1399              		.thumb_func
 1401              	TIM_OC2Init:
 1402              	.LVL155:
 1403              	.LFB139:
 748:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1404              		.loc 1 748 1 is_stmt 1 view -0
 1405              		.cfi_startproc
 1406              		@ args = 0, pretend = 0, frame = 0
 1407              		@ frame_needed = 0, uses_anonymous_args = 0
 748:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1408              		.loc 1 748 1 is_stmt 0 view .LVU417
 1409 0000 00B5     		push	{lr}
 1410              	.LCFI6:
 1411              		.cfi_def_cfa_offset 4
 1412              		.cfi_offset 14, -4
 749:./Library/stm32f4xx_tim.c ****    
 1413              		.loc 1 749 3 is_stmt 1 view .LVU418
 1414              	.LVL156:
 752:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1415              		.loc 1 752 3 view .LVU419
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 89


 753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1416              		.loc 1 753 3 view .LVU420
 754:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1417              		.loc 1 754 3 view .LVU421
 755:./Library/stm32f4xx_tim.c **** 
 1418              		.loc 1 755 3 view .LVU422
 758:./Library/stm32f4xx_tim.c ****   
 1419              		.loc 1 758 3 view .LVU423
 758:./Library/stm32f4xx_tim.c ****   
 1420              		.loc 1 758 14 is_stmt 0 view .LVU424
 1421 0002 038C     		ldrh	r3, [r0, #32]
 1422 0004 9BB2     		uxth	r3, r3
 1423 0006 23F01003 		bic	r3, r3, #16
 1424 000a 9BB2     		uxth	r3, r3
 1425 000c 0384     		strh	r3, [r0, #32]	@ movhi
 761:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1426              		.loc 1 761 3 is_stmt 1 view .LVU425
 761:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1427              		.loc 1 761 11 is_stmt 0 view .LVU426
 1428 000e 038C     		ldrh	r3, [r0, #32]
 1429 0010 9BB2     		uxth	r3, r3
 1430              	.LVL157:
 763:./Library/stm32f4xx_tim.c ****   
 1431              		.loc 1 763 3 is_stmt 1 view .LVU427
 763:./Library/stm32f4xx_tim.c ****   
 1432              		.loc 1 763 10 is_stmt 0 view .LVU428
 1433 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1434 0016 1FFA8EFE 		uxth	lr, lr
 1435              	.LVL158:
 766:./Library/stm32f4xx_tim.c ****     
 1436              		.loc 1 766 3 is_stmt 1 view .LVU429
 766:./Library/stm32f4xx_tim.c ****     
 1437              		.loc 1 766 12 is_stmt 0 view .LVU430
 1438 001a B0F818C0 		ldrh	ip, [r0, #24]
 1439 001e 1FFA8CFC 		uxth	ip, ip
 1440              	.LVL159:
 769:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 1441              		.loc 1 769 3 is_stmt 1 view .LVU431
 770:./Library/stm32f4xx_tim.c ****   
 1442              		.loc 1 770 3 view .LVU432
 770:./Library/stm32f4xx_tim.c ****   
 1443              		.loc 1 770 12 is_stmt 0 view .LVU433
 1444 0022 2CF4E64C 		bic	ip, ip, #29440
 1445              	.LVL160:
 773:./Library/stm32f4xx_tim.c ****   
 1446              		.loc 1 773 3 is_stmt 1 view .LVU434
 773:./Library/stm32f4xx_tim.c ****   
 1447              		.loc 1 773 42 is_stmt 0 view .LVU435
 1448 0026 0A88     		ldrh	r2, [r1]
 773:./Library/stm32f4xx_tim.c ****   
 1449              		.loc 1 773 15 view .LVU436
 1450 0028 1202     		lsls	r2, r2, #8
 1451 002a 92B2     		uxth	r2, r2
 773:./Library/stm32f4xx_tim.c ****   
 1452              		.loc 1 773 12 view .LVU437
 1453 002c 4CEA020C 		orr	ip, ip, r2
 1454              	.LVL161:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 90


 776:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1455              		.loc 1 776 3 is_stmt 1 view .LVU438
 776:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1456              		.loc 1 776 11 is_stmt 0 view .LVU439
 1457 0030 23F02003 		bic	r3, r3, #32
 1458              	.LVL162:
 778:./Library/stm32f4xx_tim.c ****   
 1459              		.loc 1 778 3 is_stmt 1 view .LVU440
 778:./Library/stm32f4xx_tim.c ****   
 1460              		.loc 1 778 41 is_stmt 0 view .LVU441
 1461 0034 8A89     		ldrh	r2, [r1, #12]
 778:./Library/stm32f4xx_tim.c ****   
 1462              		.loc 1 778 14 view .LVU442
 1463 0036 1201     		lsls	r2, r2, #4
 1464 0038 92B2     		uxth	r2, r2
 778:./Library/stm32f4xx_tim.c ****   
 1465              		.loc 1 778 11 view .LVU443
 1466 003a 1A43     		orrs	r2, r2, r3
 1467              	.LVL163:
 781:./Library/stm32f4xx_tim.c ****     
 1468              		.loc 1 781 3 is_stmt 1 view .LVU444
 781:./Library/stm32f4xx_tim.c ****     
 1469              		.loc 1 781 41 is_stmt 0 view .LVU445
 1470 003c 4B88     		ldrh	r3, [r1, #2]
 781:./Library/stm32f4xx_tim.c ****     
 1471              		.loc 1 781 14 view .LVU446
 1472 003e 1B01     		lsls	r3, r3, #4
 1473 0040 9BB2     		uxth	r3, r3
 781:./Library/stm32f4xx_tim.c ****     
 1474              		.loc 1 781 11 view .LVU447
 1475 0042 1343     		orrs	r3, r3, r2
 1476              	.LVL164:
 783:./Library/stm32f4xx_tim.c ****   {
 1477              		.loc 1 783 3 is_stmt 1 view .LVU448
 783:./Library/stm32f4xx_tim.c ****   {
 1478              		.loc 1 783 5 is_stmt 0 view .LVU449
 1479 0044 134A     		ldr	r2, .L79
 1480 0046 9042     		cmp	r0, r2
 1481 0048 03D0     		beq	.L76
 783:./Library/stm32f4xx_tim.c ****   {
 1482              		.loc 1 783 21 discriminator 1 view .LVU450
 1483 004a 02F58062 		add	r2, r2, #1024
 1484 004e 9042     		cmp	r0, r2
 1485 0050 17D1     		bne	.L77
 1486              	.L76:
 785:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1487              		.loc 1 785 5 is_stmt 1 view .LVU451
 786:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1488              		.loc 1 786 5 view .LVU452
 787:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1489              		.loc 1 787 5 view .LVU453
 788:./Library/stm32f4xx_tim.c ****     
 1490              		.loc 1 788 5 view .LVU454
 791:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1491              		.loc 1 791 5 view .LVU455
 791:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1492              		.loc 1 791 13 is_stmt 0 view .LVU456
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 91


 1493 0052 23F08003 		bic	r3, r3, #128
 1494              	.LVL165:
 793:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1495              		.loc 1 793 5 is_stmt 1 view .LVU457
 793:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1496              		.loc 1 793 43 is_stmt 0 view .LVU458
 1497 0056 CA89     		ldrh	r2, [r1, #14]
 793:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1498              		.loc 1 793 16 view .LVU459
 1499 0058 1201     		lsls	r2, r2, #4
 1500 005a 92B2     		uxth	r2, r2
 793:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1501              		.loc 1 793 13 view .LVU460
 1502 005c 1343     		orrs	r3, r3, r2
 1503              	.LVL166:
 795:./Library/stm32f4xx_tim.c ****     
 1504              		.loc 1 795 5 is_stmt 1 view .LVU461
 795:./Library/stm32f4xx_tim.c ****     
 1505              		.loc 1 795 13 is_stmt 0 view .LVU462
 1506 005e 23F04002 		bic	r2, r3, #64
 1507              	.LVL167:
 798:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1508              		.loc 1 798 5 is_stmt 1 view .LVU463
 798:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1509              		.loc 1 798 43 is_stmt 0 view .LVU464
 1510 0062 8B88     		ldrh	r3, [r1, #4]
 798:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1511              		.loc 1 798 16 view .LVU465
 1512 0064 1B01     		lsls	r3, r3, #4
 1513 0066 9BB2     		uxth	r3, r3
 798:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1514              		.loc 1 798 13 view .LVU466
 1515 0068 1343     		orrs	r3, r3, r2
 1516              	.LVL168:
 800:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 1517              		.loc 1 800 5 is_stmt 1 view .LVU467
 801:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1518              		.loc 1 801 5 view .LVU468
 801:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1519              		.loc 1 801 12 is_stmt 0 view .LVU469
 1520 006a 2EF4406E 		bic	lr, lr, #3072
 1521              	.LVL169:
 803:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1522              		.loc 1 803 5 is_stmt 1 view .LVU470
 803:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1523              		.loc 1 803 42 is_stmt 0 view .LVU471
 1524 006e 0A8A     		ldrh	r2, [r1, #16]
 803:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1525              		.loc 1 803 15 view .LVU472
 1526 0070 9200     		lsls	r2, r2, #2
 1527 0072 92B2     		uxth	r2, r2
 803:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1528              		.loc 1 803 12 view .LVU473
 1529 0074 4EEA020E 		orr	lr, lr, r2
 1530              	.LVL170:
 805:./Library/stm32f4xx_tim.c ****   }
 1531              		.loc 1 805 5 is_stmt 1 view .LVU474
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 92


 805:./Library/stm32f4xx_tim.c ****   }
 1532              		.loc 1 805 42 is_stmt 0 view .LVU475
 1533 0078 4A8A     		ldrh	r2, [r1, #18]
 805:./Library/stm32f4xx_tim.c ****   }
 1534              		.loc 1 805 15 view .LVU476
 1535 007a 9200     		lsls	r2, r2, #2
 1536 007c 92B2     		uxth	r2, r2
 805:./Library/stm32f4xx_tim.c ****   }
 1537              		.loc 1 805 12 view .LVU477
 1538 007e 42EA0E0E 		orr	lr, r2, lr
 1539              	.LVL171:
 1540              	.L77:
 808:./Library/stm32f4xx_tim.c ****   
 1541              		.loc 1 808 3 is_stmt 1 view .LVU478
 808:./Library/stm32f4xx_tim.c ****   
 1542              		.loc 1 808 13 is_stmt 0 view .LVU479
 1543 0082 A0F804E0 		strh	lr, [r0, #4]	@ movhi
 811:./Library/stm32f4xx_tim.c ****   
 1544              		.loc 1 811 3 is_stmt 1 view .LVU480
 811:./Library/stm32f4xx_tim.c ****   
 1545              		.loc 1 811 15 is_stmt 0 view .LVU481
 1546 0086 A0F818C0 		strh	ip, [r0, #24]	@ movhi
 814:./Library/stm32f4xx_tim.c ****   
 1547              		.loc 1 814 3 is_stmt 1 view .LVU482
 814:./Library/stm32f4xx_tim.c ****   
 1548              		.loc 1 814 32 is_stmt 0 view .LVU483
 1549 008a 8A68     		ldr	r2, [r1, #8]
 814:./Library/stm32f4xx_tim.c ****   
 1550              		.loc 1 814 14 view .LVU484
 1551 008c 8263     		str	r2, [r0, #56]
 817:./Library/stm32f4xx_tim.c **** }
 1552              		.loc 1 817 3 is_stmt 1 view .LVU485
 817:./Library/stm32f4xx_tim.c **** }
 1553              		.loc 1 817 14 is_stmt 0 view .LVU486
 1554 008e 0384     		strh	r3, [r0, #32]	@ movhi
 818:./Library/stm32f4xx_tim.c **** 
 1555              		.loc 1 818 1 view .LVU487
 1556 0090 5DF804FB 		ldr	pc, [sp], #4
 1557              	.L80:
 1558              		.align	2
 1559              	.L79:
 1560 0094 00000140 		.word	1073807360
 1561              		.cfi_endproc
 1562              	.LFE139:
 1564              		.section	.text.TIM_OC3Init,"ax",%progbits
 1565              		.align	1
 1566              		.global	TIM_OC3Init
 1567              		.syntax unified
 1568              		.thumb
 1569              		.thumb_func
 1571              	TIM_OC3Init:
 1572              	.LVL172:
 1573              	.LFB140:
 829:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1574              		.loc 1 829 1 is_stmt 1 view -0
 1575              		.cfi_startproc
 1576              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 93


 1577              		@ frame_needed = 0, uses_anonymous_args = 0
 829:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1578              		.loc 1 829 1 is_stmt 0 view .LVU489
 1579 0000 00B5     		push	{lr}
 1580              	.LCFI7:
 1581              		.cfi_def_cfa_offset 4
 1582              		.cfi_offset 14, -4
 830:./Library/stm32f4xx_tim.c ****    
 1583              		.loc 1 830 3 is_stmt 1 view .LVU490
 1584              	.LVL173:
 833:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1585              		.loc 1 833 3 view .LVU491
 834:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1586              		.loc 1 834 3 view .LVU492
 835:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1587              		.loc 1 835 3 view .LVU493
 836:./Library/stm32f4xx_tim.c **** 
 1588              		.loc 1 836 3 view .LVU494
 839:./Library/stm32f4xx_tim.c ****   
 1589              		.loc 1 839 3 view .LVU495
 839:./Library/stm32f4xx_tim.c ****   
 1590              		.loc 1 839 14 is_stmt 0 view .LVU496
 1591 0002 038C     		ldrh	r3, [r0, #32]
 1592 0004 9BB2     		uxth	r3, r3
 1593 0006 23F48073 		bic	r3, r3, #256
 1594 000a 9BB2     		uxth	r3, r3
 1595 000c 0384     		strh	r3, [r0, #32]	@ movhi
 842:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1596              		.loc 1 842 3 is_stmt 1 view .LVU497
 842:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1597              		.loc 1 842 11 is_stmt 0 view .LVU498
 1598 000e 038C     		ldrh	r3, [r0, #32]
 1599 0010 9BB2     		uxth	r3, r3
 1600              	.LVL174:
 844:./Library/stm32f4xx_tim.c ****   
 1601              		.loc 1 844 3 is_stmt 1 view .LVU499
 844:./Library/stm32f4xx_tim.c ****   
 1602              		.loc 1 844 10 is_stmt 0 view .LVU500
 1603 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1604 0016 1FFA8EFE 		uxth	lr, lr
 1605              	.LVL175:
 847:./Library/stm32f4xx_tim.c ****     
 1606              		.loc 1 847 3 is_stmt 1 view .LVU501
 847:./Library/stm32f4xx_tim.c ****     
 1607              		.loc 1 847 12 is_stmt 0 view .LVU502
 1608 001a B0F81CC0 		ldrh	ip, [r0, #28]
 1609 001e 1FFA8CFC 		uxth	ip, ip
 1610              	.LVL176:
 850:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 1611              		.loc 1 850 3 is_stmt 1 view .LVU503
 851:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1612              		.loc 1 851 3 view .LVU504
 851:./Library/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1613              		.loc 1 851 12 is_stmt 0 view .LVU505
 1614 0022 2CF0730C 		bic	ip, ip, #115
 1615              	.LVL177:
 853:./Library/stm32f4xx_tim.c ****   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 94


 1616              		.loc 1 853 3 is_stmt 1 view .LVU506
 853:./Library/stm32f4xx_tim.c ****   
 1617              		.loc 1 853 31 is_stmt 0 view .LVU507
 1618 0026 0A88     		ldrh	r2, [r1]
 853:./Library/stm32f4xx_tim.c ****   
 1619              		.loc 1 853 12 view .LVU508
 1620 0028 4CEA020C 		orr	ip, ip, r2
 1621              	.LVL178:
 856:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1622              		.loc 1 856 3 is_stmt 1 view .LVU509
 856:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1623              		.loc 1 856 11 is_stmt 0 view .LVU510
 1624 002c 23F40073 		bic	r3, r3, #512
 1625              	.LVL179:
 858:./Library/stm32f4xx_tim.c ****   
 1626              		.loc 1 858 3 is_stmt 1 view .LVU511
 858:./Library/stm32f4xx_tim.c ****   
 1627              		.loc 1 858 41 is_stmt 0 view .LVU512
 1628 0030 8A89     		ldrh	r2, [r1, #12]
 858:./Library/stm32f4xx_tim.c ****   
 1629              		.loc 1 858 14 view .LVU513
 1630 0032 1202     		lsls	r2, r2, #8
 1631 0034 92B2     		uxth	r2, r2
 858:./Library/stm32f4xx_tim.c ****   
 1632              		.loc 1 858 11 view .LVU514
 1633 0036 1A43     		orrs	r2, r2, r3
 1634              	.LVL180:
 861:./Library/stm32f4xx_tim.c ****     
 1635              		.loc 1 861 3 is_stmt 1 view .LVU515
 861:./Library/stm32f4xx_tim.c ****     
 1636              		.loc 1 861 41 is_stmt 0 view .LVU516
 1637 0038 4B88     		ldrh	r3, [r1, #2]
 861:./Library/stm32f4xx_tim.c ****     
 1638              		.loc 1 861 14 view .LVU517
 1639 003a 1B02     		lsls	r3, r3, #8
 1640 003c 9BB2     		uxth	r3, r3
 861:./Library/stm32f4xx_tim.c ****     
 1641              		.loc 1 861 11 view .LVU518
 1642 003e 1343     		orrs	r3, r3, r2
 1643              	.LVL181:
 863:./Library/stm32f4xx_tim.c ****   {
 1644              		.loc 1 863 3 is_stmt 1 view .LVU519
 863:./Library/stm32f4xx_tim.c ****   {
 1645              		.loc 1 863 5 is_stmt 0 view .LVU520
 1646 0040 134A     		ldr	r2, .L85
 1647 0042 9042     		cmp	r0, r2
 1648 0044 03D0     		beq	.L82
 863:./Library/stm32f4xx_tim.c ****   {
 1649              		.loc 1 863 21 discriminator 1 view .LVU521
 1650 0046 02F58062 		add	r2, r2, #1024
 1651 004a 9042     		cmp	r0, r2
 1652 004c 17D1     		bne	.L83
 1653              	.L82:
 865:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1654              		.loc 1 865 5 is_stmt 1 view .LVU522
 866:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1655              		.loc 1 866 5 view .LVU523
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 95


 867:./Library/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1656              		.loc 1 867 5 view .LVU524
 868:./Library/stm32f4xx_tim.c ****     
 1657              		.loc 1 868 5 view .LVU525
 871:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1658              		.loc 1 871 5 view .LVU526
 871:./Library/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1659              		.loc 1 871 13 is_stmt 0 view .LVU527
 1660 004e 23F40063 		bic	r3, r3, #2048
 1661              	.LVL182:
 873:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1662              		.loc 1 873 5 is_stmt 1 view .LVU528
 873:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1663              		.loc 1 873 43 is_stmt 0 view .LVU529
 1664 0052 CA89     		ldrh	r2, [r1, #14]
 873:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1665              		.loc 1 873 16 view .LVU530
 1666 0054 1202     		lsls	r2, r2, #8
 1667 0056 92B2     		uxth	r2, r2
 873:./Library/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1668              		.loc 1 873 13 view .LVU531
 1669 0058 1343     		orrs	r3, r3, r2
 1670              	.LVL183:
 875:./Library/stm32f4xx_tim.c ****     
 1671              		.loc 1 875 5 is_stmt 1 view .LVU532
 875:./Library/stm32f4xx_tim.c ****     
 1672              		.loc 1 875 13 is_stmt 0 view .LVU533
 1673 005a 23F48062 		bic	r2, r3, #1024
 1674              	.LVL184:
 878:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1675              		.loc 1 878 5 is_stmt 1 view .LVU534
 878:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1676              		.loc 1 878 43 is_stmt 0 view .LVU535
 1677 005e 8B88     		ldrh	r3, [r1, #4]
 878:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1678              		.loc 1 878 16 view .LVU536
 1679 0060 1B02     		lsls	r3, r3, #8
 1680 0062 9BB2     		uxth	r3, r3
 878:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1681              		.loc 1 878 13 view .LVU537
 1682 0064 1343     		orrs	r3, r3, r2
 1683              	.LVL185:
 880:./Library/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 1684              		.loc 1 880 5 is_stmt 1 view .LVU538
 881:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1685              		.loc 1 881 5 view .LVU539
 881:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1686              		.loc 1 881 12 is_stmt 0 view .LVU540
 1687 0066 2EF4405E 		bic	lr, lr, #12288
 1688              	.LVL186:
 883:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1689              		.loc 1 883 5 is_stmt 1 view .LVU541
 883:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1690              		.loc 1 883 42 is_stmt 0 view .LVU542
 1691 006a 0A8A     		ldrh	r2, [r1, #16]
 883:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1692              		.loc 1 883 15 view .LVU543
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 96


 1693 006c 1201     		lsls	r2, r2, #4
 1694 006e 92B2     		uxth	r2, r2
 883:./Library/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1695              		.loc 1 883 12 view .LVU544
 1696 0070 4EEA020E 		orr	lr, lr, r2
 1697              	.LVL187:
 885:./Library/stm32f4xx_tim.c ****   }
 1698              		.loc 1 885 5 is_stmt 1 view .LVU545
 885:./Library/stm32f4xx_tim.c ****   }
 1699              		.loc 1 885 42 is_stmt 0 view .LVU546
 1700 0074 4A8A     		ldrh	r2, [r1, #18]
 885:./Library/stm32f4xx_tim.c ****   }
 1701              		.loc 1 885 15 view .LVU547
 1702 0076 1201     		lsls	r2, r2, #4
 1703 0078 92B2     		uxth	r2, r2
 885:./Library/stm32f4xx_tim.c ****   }
 1704              		.loc 1 885 12 view .LVU548
 1705 007a 42EA0E0E 		orr	lr, r2, lr
 1706              	.LVL188:
 1707              	.L83:
 888:./Library/stm32f4xx_tim.c ****   
 1708              		.loc 1 888 3 is_stmt 1 view .LVU549
 888:./Library/stm32f4xx_tim.c ****   
 1709              		.loc 1 888 13 is_stmt 0 view .LVU550
 1710 007e A0F804E0 		strh	lr, [r0, #4]	@ movhi
 891:./Library/stm32f4xx_tim.c ****   
 1711              		.loc 1 891 3 is_stmt 1 view .LVU551
 891:./Library/stm32f4xx_tim.c ****   
 1712              		.loc 1 891 15 is_stmt 0 view .LVU552
 1713 0082 A0F81CC0 		strh	ip, [r0, #28]	@ movhi
 894:./Library/stm32f4xx_tim.c ****   
 1714              		.loc 1 894 3 is_stmt 1 view .LVU553
 894:./Library/stm32f4xx_tim.c ****   
 1715              		.loc 1 894 32 is_stmt 0 view .LVU554
 1716 0086 8A68     		ldr	r2, [r1, #8]
 894:./Library/stm32f4xx_tim.c ****   
 1717              		.loc 1 894 14 view .LVU555
 1718 0088 C263     		str	r2, [r0, #60]
 897:./Library/stm32f4xx_tim.c **** }
 1719              		.loc 1 897 3 is_stmt 1 view .LVU556
 897:./Library/stm32f4xx_tim.c **** }
 1720              		.loc 1 897 14 is_stmt 0 view .LVU557
 1721 008a 0384     		strh	r3, [r0, #32]	@ movhi
 898:./Library/stm32f4xx_tim.c **** 
 1722              		.loc 1 898 1 view .LVU558
 1723 008c 5DF804FB 		ldr	pc, [sp], #4
 1724              	.L86:
 1725              		.align	2
 1726              	.L85:
 1727 0090 00000140 		.word	1073807360
 1728              		.cfi_endproc
 1729              	.LFE140:
 1731              		.section	.text.TIM_OC4Init,"ax",%progbits
 1732              		.align	1
 1733              		.global	TIM_OC4Init
 1734              		.syntax unified
 1735              		.thumb
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 97


 1736              		.thumb_func
 1738              	TIM_OC4Init:
 1739              	.LVL189:
 1740              	.LFB141:
 909:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1741              		.loc 1 909 1 is_stmt 1 view -0
 1742              		.cfi_startproc
 1743              		@ args = 0, pretend = 0, frame = 0
 1744              		@ frame_needed = 0, uses_anonymous_args = 0
 909:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1745              		.loc 1 909 1 is_stmt 0 view .LVU560
 1746 0000 10B5     		push	{r4, lr}
 1747              	.LCFI8:
 1748              		.cfi_def_cfa_offset 8
 1749              		.cfi_offset 4, -8
 1750              		.cfi_offset 14, -4
 910:./Library/stm32f4xx_tim.c ****    
 1751              		.loc 1 910 3 is_stmt 1 view .LVU561
 1752              	.LVL190:
 913:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1753              		.loc 1 913 3 view .LVU562
 914:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1754              		.loc 1 914 3 view .LVU563
 915:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1755              		.loc 1 915 3 view .LVU564
 916:./Library/stm32f4xx_tim.c **** 
 1756              		.loc 1 916 3 view .LVU565
 919:./Library/stm32f4xx_tim.c ****   
 1757              		.loc 1 919 3 view .LVU566
 919:./Library/stm32f4xx_tim.c ****   
 1758              		.loc 1 919 14 is_stmt 0 view .LVU567
 1759 0002 038C     		ldrh	r3, [r0, #32]
 1760 0004 9BB2     		uxth	r3, r3
 1761 0006 23F48053 		bic	r3, r3, #4096
 1762 000a 9BB2     		uxth	r3, r3
 1763 000c 0384     		strh	r3, [r0, #32]	@ movhi
 922:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1764              		.loc 1 922 3 is_stmt 1 view .LVU568
 922:./Library/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1765              		.loc 1 922 11 is_stmt 0 view .LVU569
 1766 000e 038C     		ldrh	r3, [r0, #32]
 1767 0010 9BB2     		uxth	r3, r3
 1768              	.LVL191:
 924:./Library/stm32f4xx_tim.c ****   
 1769              		.loc 1 924 3 is_stmt 1 view .LVU570
 924:./Library/stm32f4xx_tim.c ****   
 1770              		.loc 1 924 10 is_stmt 0 view .LVU571
 1771 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1772 0016 1FFA8EFE 		uxth	lr, lr
 1773              	.LVL192:
 927:./Library/stm32f4xx_tim.c ****     
 1774              		.loc 1 927 3 is_stmt 1 view .LVU572
 927:./Library/stm32f4xx_tim.c ****     
 1775              		.loc 1 927 12 is_stmt 0 view .LVU573
 1776 001a 828B     		ldrh	r2, [r0, #28]
 1777 001c 92B2     		uxth	r2, r2
 1778              	.LVL193:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 98


 930:./Library/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 1779              		.loc 1 930 3 is_stmt 1 view .LVU574
 931:./Library/stm32f4xx_tim.c ****   
 1780              		.loc 1 931 3 view .LVU575
 931:./Library/stm32f4xx_tim.c ****   
 1781              		.loc 1 931 12 is_stmt 0 view .LVU576
 1782 001e 22F4E64C 		bic	ip, r2, #29440
 1783              	.LVL194:
 934:./Library/stm32f4xx_tim.c ****   
 1784              		.loc 1 934 3 is_stmt 1 view .LVU577
 934:./Library/stm32f4xx_tim.c ****   
 1785              		.loc 1 934 42 is_stmt 0 view .LVU578
 1786 0022 0A88     		ldrh	r2, [r1]
 934:./Library/stm32f4xx_tim.c ****   
 1787              		.loc 1 934 15 view .LVU579
 1788 0024 1202     		lsls	r2, r2, #8
 1789 0026 92B2     		uxth	r2, r2
 934:./Library/stm32f4xx_tim.c ****   
 1790              		.loc 1 934 12 view .LVU580
 1791 0028 4CEA0202 		orr	r2, ip, r2
 1792              	.LVL195:
 937:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1793              		.loc 1 937 3 is_stmt 1 view .LVU581
 937:./Library/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1794              		.loc 1 937 11 is_stmt 0 view .LVU582
 1795 002c 23F40053 		bic	r3, r3, #8192
 1796              	.LVL196:
 939:./Library/stm32f4xx_tim.c ****   
 1797              		.loc 1 939 3 is_stmt 1 view .LVU583
 939:./Library/stm32f4xx_tim.c ****   
 1798              		.loc 1 939 41 is_stmt 0 view .LVU584
 1799 0030 B1F80CC0 		ldrh	ip, [r1, #12]
 939:./Library/stm32f4xx_tim.c ****   
 1800              		.loc 1 939 14 view .LVU585
 1801 0034 4FEA0C3C 		lsl	ip, ip, #12
 1802 0038 1FFA8CFC 		uxth	ip, ip
 939:./Library/stm32f4xx_tim.c ****   
 1803              		.loc 1 939 11 view .LVU586
 1804 003c 43EA0C0C 		orr	ip, r3, ip
 1805              	.LVL197:
 942:./Library/stm32f4xx_tim.c ****   
 1806              		.loc 1 942 3 is_stmt 1 view .LVU587
 942:./Library/stm32f4xx_tim.c ****   
 1807              		.loc 1 942 41 is_stmt 0 view .LVU588
 1808 0040 4B88     		ldrh	r3, [r1, #2]
 942:./Library/stm32f4xx_tim.c ****   
 1809              		.loc 1 942 14 view .LVU589
 1810 0042 1B03     		lsls	r3, r3, #12
 1811 0044 9BB2     		uxth	r3, r3
 942:./Library/stm32f4xx_tim.c ****   
 1812              		.loc 1 942 11 view .LVU590
 1813 0046 43EA0C03 		orr	r3, r3, ip
 1814              	.LVL198:
 944:./Library/stm32f4xx_tim.c ****   {
 1815              		.loc 1 944 3 is_stmt 1 view .LVU591
 944:./Library/stm32f4xx_tim.c ****   {
 1816              		.loc 1 944 5 is_stmt 0 view .LVU592
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 99


 1817 004a 0C4C     		ldr	r4, .L91
 1818 004c A042     		cmp	r0, r4
 1819 004e 03D0     		beq	.L88
 944:./Library/stm32f4xx_tim.c ****   {
 1820              		.loc 1 944 21 discriminator 1 view .LVU593
 1821 0050 04F58064 		add	r4, r4, #1024
 1822 0054 A042     		cmp	r0, r4
 1823 0056 09D1     		bne	.L89
 1824              	.L88:
 946:./Library/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 1825              		.loc 1 946 5 is_stmt 1 view .LVU594
 948:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1826              		.loc 1 948 5 view .LVU595
 948:./Library/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1827              		.loc 1 948 12 is_stmt 0 view .LVU596
 1828 0058 2EF4804E 		bic	lr, lr, #16384
 1829              	.LVL199:
 950:./Library/stm32f4xx_tim.c ****   }
 1830              		.loc 1 950 5 is_stmt 1 view .LVU597
 950:./Library/stm32f4xx_tim.c ****   }
 1831              		.loc 1 950 42 is_stmt 0 view .LVU598
 1832 005c B1F810C0 		ldrh	ip, [r1, #16]
 950:./Library/stm32f4xx_tim.c ****   }
 1833              		.loc 1 950 15 view .LVU599
 1834 0060 4FEA8C1C 		lsl	ip, ip, #6
 1835 0064 1FFA8CFC 		uxth	ip, ip
 950:./Library/stm32f4xx_tim.c ****   }
 1836              		.loc 1 950 12 view .LVU600
 1837 0068 4EEA0C0E 		orr	lr, lr, ip
 1838              	.LVL200:
 1839              	.L89:
 953:./Library/stm32f4xx_tim.c ****   
 1840              		.loc 1 953 3 is_stmt 1 view .LVU601
 953:./Library/stm32f4xx_tim.c ****   
 1841              		.loc 1 953 13 is_stmt 0 view .LVU602
 1842 006c A0F804E0 		strh	lr, [r0, #4]	@ movhi
 956:./Library/stm32f4xx_tim.c ****     
 1843              		.loc 1 956 3 is_stmt 1 view .LVU603
 956:./Library/stm32f4xx_tim.c ****     
 1844              		.loc 1 956 15 is_stmt 0 view .LVU604
 1845 0070 8283     		strh	r2, [r0, #28]	@ movhi
 959:./Library/stm32f4xx_tim.c ****   
 1846              		.loc 1 959 3 is_stmt 1 view .LVU605
 959:./Library/stm32f4xx_tim.c ****   
 1847              		.loc 1 959 32 is_stmt 0 view .LVU606
 1848 0072 8A68     		ldr	r2, [r1, #8]
 1849              	.LVL201:
 959:./Library/stm32f4xx_tim.c ****   
 1850              		.loc 1 959 14 view .LVU607
 1851 0074 0264     		str	r2, [r0, #64]
 1852              	.LVL202:
 962:./Library/stm32f4xx_tim.c **** }
 1853              		.loc 1 962 3 is_stmt 1 view .LVU608
 962:./Library/stm32f4xx_tim.c **** }
 1854              		.loc 1 962 14 is_stmt 0 view .LVU609
 1855 0076 0384     		strh	r3, [r0, #32]	@ movhi
 963:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 100


 1856              		.loc 1 963 1 view .LVU610
 1857 0078 10BD     		pop	{r4, pc}
 1858              	.L92:
 1859 007a 00BF     		.align	2
 1860              	.L91:
 1861 007c 00000140 		.word	1073807360
 1862              		.cfi_endproc
 1863              	.LFE141:
 1865              		.section	.text.TIM_OCStructInit,"ax",%progbits
 1866              		.align	1
 1867              		.global	TIM_OCStructInit
 1868              		.syntax unified
 1869              		.thumb
 1870              		.thumb_func
 1872              	TIM_OCStructInit:
 1873              	.LVL203:
 1874              	.LFB142:
 972:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 1875              		.loc 1 972 1 is_stmt 1 view -0
 1876              		.cfi_startproc
 1877              		@ args = 0, pretend = 0, frame = 0
 1878              		@ frame_needed = 0, uses_anonymous_args = 0
 1879              		@ link register save eliminated.
 974:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1880              		.loc 1 974 3 view .LVU612
 974:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1881              		.loc 1 974 32 is_stmt 0 view .LVU613
 1882 0000 0023     		movs	r3, #0
 1883 0002 0380     		strh	r3, [r0]	@ movhi
 975:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1884              		.loc 1 975 3 is_stmt 1 view .LVU614
 975:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1885              		.loc 1 975 37 is_stmt 0 view .LVU615
 1886 0004 4380     		strh	r3, [r0, #2]	@ movhi
 976:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 1887              		.loc 1 976 3 is_stmt 1 view .LVU616
 976:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 1888              		.loc 1 976 38 is_stmt 0 view .LVU617
 1889 0006 8380     		strh	r3, [r0, #4]	@ movhi
 977:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1890              		.loc 1 977 3 is_stmt 1 view .LVU618
 977:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1891              		.loc 1 977 31 is_stmt 0 view .LVU619
 1892 0008 8360     		str	r3, [r0, #8]
 978:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1893              		.loc 1 978 3 is_stmt 1 view .LVU620
 978:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1894              		.loc 1 978 36 is_stmt 0 view .LVU621
 1895 000a 8381     		strh	r3, [r0, #12]	@ movhi
 979:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1896              		.loc 1 979 3 is_stmt 1 view .LVU622
 979:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1897              		.loc 1 979 37 is_stmt 0 view .LVU623
 1898 000c C381     		strh	r3, [r0, #14]	@ movhi
 980:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1899              		.loc 1 980 3 is_stmt 1 view .LVU624
 980:./Library/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 101


 1900              		.loc 1 980 37 is_stmt 0 view .LVU625
 1901 000e 0382     		strh	r3, [r0, #16]	@ movhi
 981:./Library/stm32f4xx_tim.c **** }
 1902              		.loc 1 981 3 is_stmt 1 view .LVU626
 981:./Library/stm32f4xx_tim.c **** }
 1903              		.loc 1 981 38 is_stmt 0 view .LVU627
 1904 0010 4382     		strh	r3, [r0, #18]	@ movhi
 982:./Library/stm32f4xx_tim.c **** 
 1905              		.loc 1 982 1 view .LVU628
 1906 0012 7047     		bx	lr
 1907              		.cfi_endproc
 1908              	.LFE142:
 1910              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 1911              		.align	1
 1912              		.global	TIM_SelectOCxM
 1913              		.syntax unified
 1914              		.thumb
 1915              		.thumb_func
 1917              	TIM_SelectOCxM:
 1918              	.LVL204:
 1919              	.LFB143:
1008:./Library/stm32f4xx_tim.c ****   uint32_t tmp = 0;
 1920              		.loc 1 1008 1 is_stmt 1 view -0
 1921              		.cfi_startproc
 1922              		@ args = 0, pretend = 0, frame = 0
 1923              		@ frame_needed = 0, uses_anonymous_args = 0
1008:./Library/stm32f4xx_tim.c ****   uint32_t tmp = 0;
 1924              		.loc 1 1008 1 is_stmt 0 view .LVU630
 1925 0000 00B5     		push	{lr}
 1926              	.LCFI9:
 1927              		.cfi_def_cfa_offset 4
 1928              		.cfi_offset 14, -4
1009:./Library/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
 1929              		.loc 1 1009 3 is_stmt 1 view .LVU631
 1930              	.LVL205:
1010:./Library/stm32f4xx_tim.c **** 
 1931              		.loc 1 1010 3 view .LVU632
1013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 1932              		.loc 1 1013 3 view .LVU633
1014:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
 1933              		.loc 1 1014 3 view .LVU634
1015:./Library/stm32f4xx_tim.c **** 
 1934              		.loc 1 1015 3 view .LVU635
1017:./Library/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
 1935              		.loc 1 1017 3 view .LVU636
1018:./Library/stm32f4xx_tim.c **** 
 1936              		.loc 1 1018 3 view .LVU637
1018:./Library/stm32f4xx_tim.c **** 
 1937              		.loc 1 1018 7 is_stmt 0 view .LVU638
 1938 0002 00F1180C 		add	ip, r0, #24
 1939              	.LVL206:
1020:./Library/stm32f4xx_tim.c **** 
 1940              		.loc 1 1020 3 is_stmt 1 view .LVU639
1020:./Library/stm32f4xx_tim.c **** 
 1941              		.loc 1 1020 23 is_stmt 0 view .LVU640
 1942 0006 0123     		movs	r3, #1
 1943 0008 8B40     		lsls	r3, r3, r1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 102


1020:./Library/stm32f4xx_tim.c **** 
 1944              		.loc 1 1020 8 view .LVU641
 1945 000a 9BB2     		uxth	r3, r3
 1946              	.LVL207:
1023:./Library/stm32f4xx_tim.c **** 
 1947              		.loc 1 1023 3 is_stmt 1 view .LVU642
1023:./Library/stm32f4xx_tim.c **** 
 1948              		.loc 1 1023 14 is_stmt 0 view .LVU643
 1949 000c B0F820E0 		ldrh	lr, [r0, #32]
1023:./Library/stm32f4xx_tim.c **** 
 1950              		.loc 1 1023 17 view .LVU644
 1951 0010 DB43     		mvns	r3, r3
 1952              	.LVL208:
1023:./Library/stm32f4xx_tim.c **** 
 1953              		.loc 1 1023 17 view .LVU645
 1954 0012 9BB2     		uxth	r3, r3
 1955              	.LVL209:
1023:./Library/stm32f4xx_tim.c **** 
 1956              		.loc 1 1023 14 view .LVU646
 1957 0014 03EA0E03 		and	r3, r3, lr
 1958 0018 0384     		strh	r3, [r0, #32]	@ movhi
1025:./Library/stm32f4xx_tim.c ****   {
 1959              		.loc 1 1025 3 is_stmt 1 view .LVU647
1025:./Library/stm32f4xx_tim.c ****   {
 1960              		.loc 1 1025 5 is_stmt 0 view .LVU648
 1961 001a A1B1     		cbz	r1, .L95
1025:./Library/stm32f4xx_tim.c ****   {
 1962              		.loc 1 1025 37 discriminator 1 view .LVU649
 1963 001c 0829     		cmp	r1, #8
 1964 001e 12D0     		beq	.L95
1037:./Library/stm32f4xx_tim.c **** 
 1965              		.loc 1 1037 5 is_stmt 1 view .LVU650
1037:./Library/stm32f4xx_tim.c **** 
 1966              		.loc 1 1037 12 is_stmt 0 view .LVU651
 1967 0020 0439     		subs	r1, r1, #4
 1968              	.LVL210:
1037:./Library/stm32f4xx_tim.c **** 
 1969              		.loc 1 1037 49 view .LVU652
 1970 0022 C1F34E01 		ubfx	r1, r1, #1, #15
 1971              	.LVL211:
1040:./Library/stm32f4xx_tim.c ****     
 1972              		.loc 1 1040 5 is_stmt 1 view .LVU653
1040:./Library/stm32f4xx_tim.c ****     
 1973              		.loc 1 1040 28 is_stmt 0 view .LVU654
 1974 0026 51F80C30 		ldr	r3, [r1, ip]
 1975 002a 23F4E043 		bic	r3, r3, #28672
 1976 002e 1B04     		lsls	r3, r3, #16
 1977 0030 1B0C     		lsrs	r3, r3, #16
 1978 0032 41F80C30 		str	r3, [r1, ip]
1043:./Library/stm32f4xx_tim.c ****   }
 1979              		.loc 1 1043 5 is_stmt 1 view .LVU655
1043:./Library/stm32f4xx_tim.c ****   }
 1980              		.loc 1 1043 28 is_stmt 0 view .LVU656
 1981 0036 51F80C30 		ldr	r3, [r1, ip]
1043:./Library/stm32f4xx_tim.c ****   }
 1982              		.loc 1 1043 31 view .LVU657
 1983 003a 1202     		lsls	r2, r2, #8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 103


 1984              	.LVL212:
1043:./Library/stm32f4xx_tim.c ****   }
 1985              		.loc 1 1043 31 view .LVU658
 1986 003c 92B2     		uxth	r2, r2
1043:./Library/stm32f4xx_tim.c ****   }
 1987              		.loc 1 1043 28 view .LVU659
 1988 003e 1A43     		orrs	r2, r2, r3
 1989 0040 41F80C20 		str	r2, [r1, ip]
1045:./Library/stm32f4xx_tim.c **** 
 1990              		.loc 1 1045 1 view .LVU660
 1991 0044 0DE0     		b	.L94
 1992              	.LVL213:
 1993              	.L95:
1027:./Library/stm32f4xx_tim.c **** 
 1994              		.loc 1 1027 5 is_stmt 1 view .LVU661
1027:./Library/stm32f4xx_tim.c **** 
 1995              		.loc 1 1027 24 is_stmt 0 view .LVU662
 1996 0046 4908     		lsrs	r1, r1, #1
 1997              	.LVL214:
1030:./Library/stm32f4xx_tim.c ****    
 1998              		.loc 1 1030 5 is_stmt 1 view .LVU663
1030:./Library/stm32f4xx_tim.c ****    
 1999              		.loc 1 1030 28 is_stmt 0 view .LVU664
 2000 0048 51F80C30 		ldr	r3, [r1, ip]
 2001 004c 23F07003 		bic	r3, r3, #112
 2002 0050 1B04     		lsls	r3, r3, #16
 2003 0052 1B0C     		lsrs	r3, r3, #16
 2004 0054 41F80C30 		str	r3, [r1, ip]
1033:./Library/stm32f4xx_tim.c ****   }
 2005              		.loc 1 1033 5 is_stmt 1 view .LVU665
1033:./Library/stm32f4xx_tim.c ****   }
 2006              		.loc 1 1033 28 is_stmt 0 view .LVU666
 2007 0058 51F80C30 		ldr	r3, [r1, ip]
 2008 005c 1A43     		orrs	r2, r2, r3
 2009              	.LVL215:
1033:./Library/stm32f4xx_tim.c ****   }
 2010              		.loc 1 1033 28 view .LVU667
 2011 005e 41F80C20 		str	r2, [r1, ip]
 2012              	.LVL216:
 2013              	.L94:
1045:./Library/stm32f4xx_tim.c **** 
 2014              		.loc 1 1045 1 view .LVU668
 2015 0062 5DF804FB 		ldr	pc, [sp], #4
 2016              		.cfi_endproc
 2017              	.LFE143:
 2019              		.section	.text.TIM_SetCompare1,"ax",%progbits
 2020              		.align	1
 2021              		.global	TIM_SetCompare1
 2022              		.syntax unified
 2023              		.thumb
 2024              		.thumb_func
 2026              	TIM_SetCompare1:
 2027              	.LVL217:
 2028              	.LFB144:
1054:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2029              		.loc 1 1054 1 is_stmt 1 view -0
 2030              		.cfi_startproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 104


 2031              		@ args = 0, pretend = 0, frame = 0
 2032              		@ frame_needed = 0, uses_anonymous_args = 0
 2033              		@ link register save eliminated.
1056:./Library/stm32f4xx_tim.c **** 
 2034              		.loc 1 1056 3 view .LVU670
1059:./Library/stm32f4xx_tim.c **** }
 2035              		.loc 1 1059 3 view .LVU671
1059:./Library/stm32f4xx_tim.c **** }
 2036              		.loc 1 1059 14 is_stmt 0 view .LVU672
 2037 0000 4163     		str	r1, [r0, #52]
1060:./Library/stm32f4xx_tim.c **** 
 2038              		.loc 1 1060 1 view .LVU673
 2039 0002 7047     		bx	lr
 2040              		.cfi_endproc
 2041              	.LFE144:
 2043              		.section	.text.TIM_SetCompare2,"ax",%progbits
 2044              		.align	1
 2045              		.global	TIM_SetCompare2
 2046              		.syntax unified
 2047              		.thumb
 2048              		.thumb_func
 2050              	TIM_SetCompare2:
 2051              	.LVL218:
 2052              	.LFB145:
1070:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2053              		.loc 1 1070 1 is_stmt 1 view -0
 2054              		.cfi_startproc
 2055              		@ args = 0, pretend = 0, frame = 0
 2056              		@ frame_needed = 0, uses_anonymous_args = 0
 2057              		@ link register save eliminated.
1072:./Library/stm32f4xx_tim.c **** 
 2058              		.loc 1 1072 3 view .LVU675
1075:./Library/stm32f4xx_tim.c **** }
 2059              		.loc 1 1075 3 view .LVU676
1075:./Library/stm32f4xx_tim.c **** }
 2060              		.loc 1 1075 14 is_stmt 0 view .LVU677
 2061 0000 8163     		str	r1, [r0, #56]
1076:./Library/stm32f4xx_tim.c **** 
 2062              		.loc 1 1076 1 view .LVU678
 2063 0002 7047     		bx	lr
 2064              		.cfi_endproc
 2065              	.LFE145:
 2067              		.section	.text.TIM_SetCompare3,"ax",%progbits
 2068              		.align	1
 2069              		.global	TIM_SetCompare3
 2070              		.syntax unified
 2071              		.thumb
 2072              		.thumb_func
 2074              	TIM_SetCompare3:
 2075              	.LVL219:
 2076              	.LFB146:
1085:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2077              		.loc 1 1085 1 is_stmt 1 view -0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 0
 2080              		@ frame_needed = 0, uses_anonymous_args = 0
 2081              		@ link register save eliminated.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 105


1087:./Library/stm32f4xx_tim.c **** 
 2082              		.loc 1 1087 3 view .LVU680
1090:./Library/stm32f4xx_tim.c **** }
 2083              		.loc 1 1090 3 view .LVU681
1090:./Library/stm32f4xx_tim.c **** }
 2084              		.loc 1 1090 14 is_stmt 0 view .LVU682
 2085 0000 C163     		str	r1, [r0, #60]
1091:./Library/stm32f4xx_tim.c **** 
 2086              		.loc 1 1091 1 view .LVU683
 2087 0002 7047     		bx	lr
 2088              		.cfi_endproc
 2089              	.LFE146:
 2091              		.section	.text.TIM_SetCompare4,"ax",%progbits
 2092              		.align	1
 2093              		.global	TIM_SetCompare4
 2094              		.syntax unified
 2095              		.thumb
 2096              		.thumb_func
 2098              	TIM_SetCompare4:
 2099              	.LVL220:
 2100              	.LFB147:
1100:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2101              		.loc 1 1100 1 is_stmt 1 view -0
 2102              		.cfi_startproc
 2103              		@ args = 0, pretend = 0, frame = 0
 2104              		@ frame_needed = 0, uses_anonymous_args = 0
 2105              		@ link register save eliminated.
1102:./Library/stm32f4xx_tim.c **** 
 2106              		.loc 1 1102 3 view .LVU685
1105:./Library/stm32f4xx_tim.c **** }
 2107              		.loc 1 1105 3 view .LVU686
1105:./Library/stm32f4xx_tim.c **** }
 2108              		.loc 1 1105 14 is_stmt 0 view .LVU687
 2109 0000 0164     		str	r1, [r0, #64]
1106:./Library/stm32f4xx_tim.c **** 
 2110              		.loc 1 1106 1 view .LVU688
 2111 0002 7047     		bx	lr
 2112              		.cfi_endproc
 2113              	.LFE147:
 2115              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2116              		.align	1
 2117              		.global	TIM_ForcedOC1Config
 2118              		.syntax unified
 2119              		.thumb
 2120              		.thumb_func
 2122              	TIM_ForcedOC1Config:
 2123              	.LVL221:
 2124              	.LFB148:
1118:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2125              		.loc 1 1118 1 is_stmt 1 view -0
 2126              		.cfi_startproc
 2127              		@ args = 0, pretend = 0, frame = 0
 2128              		@ frame_needed = 0, uses_anonymous_args = 0
 2129              		@ link register save eliminated.
1119:./Library/stm32f4xx_tim.c **** 
 2130              		.loc 1 1119 3 view .LVU690
1122:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 106


 2131              		.loc 1 1122 3 view .LVU691
1123:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2132              		.loc 1 1123 3 view .LVU692
1124:./Library/stm32f4xx_tim.c **** 
 2133              		.loc 1 1124 3 view .LVU693
1124:./Library/stm32f4xx_tim.c **** 
 2134              		.loc 1 1124 12 is_stmt 0 view .LVU694
 2135 0000 038B     		ldrh	r3, [r0, #24]
 2136 0002 9BB2     		uxth	r3, r3
 2137              	.LVL222:
1127:./Library/stm32f4xx_tim.c **** 
 2138              		.loc 1 1127 3 is_stmt 1 view .LVU695
1127:./Library/stm32f4xx_tim.c **** 
 2139              		.loc 1 1127 12 is_stmt 0 view .LVU696
 2140 0004 23F07003 		bic	r3, r3, #112
 2141              	.LVL223:
1130:./Library/stm32f4xx_tim.c **** 
 2142              		.loc 1 1130 3 is_stmt 1 view .LVU697
1130:./Library/stm32f4xx_tim.c **** 
 2143              		.loc 1 1130 12 is_stmt 0 view .LVU698
 2144 0008 0B43     		orrs	r3, r3, r1
 2145              	.LVL224:
1133:./Library/stm32f4xx_tim.c **** }
 2146              		.loc 1 1133 3 is_stmt 1 view .LVU699
1133:./Library/stm32f4xx_tim.c **** }
 2147              		.loc 1 1133 15 is_stmt 0 view .LVU700
 2148 000a 0383     		strh	r3, [r0, #24]	@ movhi
1134:./Library/stm32f4xx_tim.c **** 
 2149              		.loc 1 1134 1 view .LVU701
 2150 000c 7047     		bx	lr
 2151              		.cfi_endproc
 2152              	.LFE148:
 2154              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2155              		.align	1
 2156              		.global	TIM_ForcedOC2Config
 2157              		.syntax unified
 2158              		.thumb
 2159              		.thumb_func
 2161              	TIM_ForcedOC2Config:
 2162              	.LVL225:
 2163              	.LFB149:
1147:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2164              		.loc 1 1147 1 is_stmt 1 view -0
 2165              		.cfi_startproc
 2166              		@ args = 0, pretend = 0, frame = 0
 2167              		@ frame_needed = 0, uses_anonymous_args = 0
 2168              		@ link register save eliminated.
1148:./Library/stm32f4xx_tim.c **** 
 2169              		.loc 1 1148 3 view .LVU703
1151:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2170              		.loc 1 1151 3 view .LVU704
1152:./Library/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2171              		.loc 1 1152 3 view .LVU705
1153:./Library/stm32f4xx_tim.c **** 
 2172              		.loc 1 1153 3 view .LVU706
1153:./Library/stm32f4xx_tim.c **** 
 2173              		.loc 1 1153 12 is_stmt 0 view .LVU707
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 107


 2174 0000 038B     		ldrh	r3, [r0, #24]
 2175 0002 9BB2     		uxth	r3, r3
 2176              	.LVL226:
1156:./Library/stm32f4xx_tim.c **** 
 2177              		.loc 1 1156 3 is_stmt 1 view .LVU708
1156:./Library/stm32f4xx_tim.c **** 
 2178              		.loc 1 1156 12 is_stmt 0 view .LVU709
 2179 0004 23F4E043 		bic	r3, r3, #28672
 2180              	.LVL227:
1159:./Library/stm32f4xx_tim.c **** 
 2181              		.loc 1 1159 3 is_stmt 1 view .LVU710
1159:./Library/stm32f4xx_tim.c **** 
 2182              		.loc 1 1159 15 is_stmt 0 view .LVU711
 2183 0008 0902     		lsls	r1, r1, #8
 2184              	.LVL228:
1159:./Library/stm32f4xx_tim.c **** 
 2185              		.loc 1 1159 15 view .LVU712
 2186 000a 89B2     		uxth	r1, r1
1159:./Library/stm32f4xx_tim.c **** 
 2187              		.loc 1 1159 12 view .LVU713
 2188 000c 0B43     		orrs	r3, r3, r1
 2189              	.LVL229:
1162:./Library/stm32f4xx_tim.c **** }
 2190              		.loc 1 1162 3 is_stmt 1 view .LVU714
1162:./Library/stm32f4xx_tim.c **** }
 2191              		.loc 1 1162 15 is_stmt 0 view .LVU715
 2192 000e 0383     		strh	r3, [r0, #24]	@ movhi
1163:./Library/stm32f4xx_tim.c **** 
 2193              		.loc 1 1163 1 view .LVU716
 2194 0010 7047     		bx	lr
 2195              		.cfi_endproc
 2196              	.LFE149:
 2198              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2199              		.align	1
 2200              		.global	TIM_ForcedOC3Config
 2201              		.syntax unified
 2202              		.thumb
 2203              		.thumb_func
 2205              	TIM_ForcedOC3Config:
 2206              	.LVL230:
 2207              	.LFB150:
1175:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2208              		.loc 1 1175 1 is_stmt 1 view -0
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 0
 2211              		@ frame_needed = 0, uses_anonymous_args = 0
 2212              		@ link register save eliminated.
1176:./Library/stm32f4xx_tim.c **** 
 2213              		.loc 1 1176 3 view .LVU718
1179:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2214              		.loc 1 1179 3 view .LVU719
1180:./Library/stm32f4xx_tim.c **** 
 2215              		.loc 1 1180 3 view .LVU720
1182:./Library/stm32f4xx_tim.c **** 
 2216              		.loc 1 1182 3 view .LVU721
1182:./Library/stm32f4xx_tim.c **** 
 2217              		.loc 1 1182 12 is_stmt 0 view .LVU722
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 108


 2218 0000 838B     		ldrh	r3, [r0, #28]
 2219 0002 9BB2     		uxth	r3, r3
 2220              	.LVL231:
1185:./Library/stm32f4xx_tim.c **** 
 2221              		.loc 1 1185 3 is_stmt 1 view .LVU723
1185:./Library/stm32f4xx_tim.c **** 
 2222              		.loc 1 1185 12 is_stmt 0 view .LVU724
 2223 0004 23F07003 		bic	r3, r3, #112
 2224              	.LVL232:
1188:./Library/stm32f4xx_tim.c **** 
 2225              		.loc 1 1188 3 is_stmt 1 view .LVU725
1188:./Library/stm32f4xx_tim.c **** 
 2226              		.loc 1 1188 12 is_stmt 0 view .LVU726
 2227 0008 0B43     		orrs	r3, r3, r1
 2228              	.LVL233:
1191:./Library/stm32f4xx_tim.c **** }
 2229              		.loc 1 1191 3 is_stmt 1 view .LVU727
1191:./Library/stm32f4xx_tim.c **** }
 2230              		.loc 1 1191 15 is_stmt 0 view .LVU728
 2231 000a 8383     		strh	r3, [r0, #28]	@ movhi
1192:./Library/stm32f4xx_tim.c **** 
 2232              		.loc 1 1192 1 view .LVU729
 2233 000c 7047     		bx	lr
 2234              		.cfi_endproc
 2235              	.LFE150:
 2237              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2238              		.align	1
 2239              		.global	TIM_ForcedOC4Config
 2240              		.syntax unified
 2241              		.thumb
 2242              		.thumb_func
 2244              	TIM_ForcedOC4Config:
 2245              	.LVL234:
 2246              	.LFB151:
1204:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2247              		.loc 1 1204 1 is_stmt 1 view -0
 2248              		.cfi_startproc
 2249              		@ args = 0, pretend = 0, frame = 0
 2250              		@ frame_needed = 0, uses_anonymous_args = 0
 2251              		@ link register save eliminated.
1205:./Library/stm32f4xx_tim.c **** 
 2252              		.loc 1 1205 3 view .LVU731
1208:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2253              		.loc 1 1208 3 view .LVU732
1209:./Library/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2254              		.loc 1 1209 3 view .LVU733
1210:./Library/stm32f4xx_tim.c **** 
 2255              		.loc 1 1210 3 view .LVU734
1210:./Library/stm32f4xx_tim.c **** 
 2256              		.loc 1 1210 12 is_stmt 0 view .LVU735
 2257 0000 838B     		ldrh	r3, [r0, #28]
 2258 0002 9BB2     		uxth	r3, r3
 2259              	.LVL235:
1213:./Library/stm32f4xx_tim.c **** 
 2260              		.loc 1 1213 3 is_stmt 1 view .LVU736
1213:./Library/stm32f4xx_tim.c **** 
 2261              		.loc 1 1213 12 is_stmt 0 view .LVU737
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 109


 2262 0004 23F4E043 		bic	r3, r3, #28672
 2263              	.LVL236:
1216:./Library/stm32f4xx_tim.c **** 
 2264              		.loc 1 1216 3 is_stmt 1 view .LVU738
1216:./Library/stm32f4xx_tim.c **** 
 2265              		.loc 1 1216 15 is_stmt 0 view .LVU739
 2266 0008 0902     		lsls	r1, r1, #8
 2267              	.LVL237:
1216:./Library/stm32f4xx_tim.c **** 
 2268              		.loc 1 1216 15 view .LVU740
 2269 000a 89B2     		uxth	r1, r1
1216:./Library/stm32f4xx_tim.c **** 
 2270              		.loc 1 1216 12 view .LVU741
 2271 000c 0B43     		orrs	r3, r3, r1
 2272              	.LVL238:
1219:./Library/stm32f4xx_tim.c **** }
 2273              		.loc 1 1219 3 is_stmt 1 view .LVU742
1219:./Library/stm32f4xx_tim.c **** }
 2274              		.loc 1 1219 15 is_stmt 0 view .LVU743
 2275 000e 8383     		strh	r3, [r0, #28]	@ movhi
1220:./Library/stm32f4xx_tim.c **** 
 2276              		.loc 1 1220 1 view .LVU744
 2277 0010 7047     		bx	lr
 2278              		.cfi_endproc
 2279              	.LFE151:
 2281              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 2282              		.align	1
 2283              		.global	TIM_OC1PreloadConfig
 2284              		.syntax unified
 2285              		.thumb
 2286              		.thumb_func
 2288              	TIM_OC1PreloadConfig:
 2289              	.LVL239:
 2290              	.LFB152:
1232:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2291              		.loc 1 1232 1 is_stmt 1 view -0
 2292              		.cfi_startproc
 2293              		@ args = 0, pretend = 0, frame = 0
 2294              		@ frame_needed = 0, uses_anonymous_args = 0
 2295              		@ link register save eliminated.
1233:./Library/stm32f4xx_tim.c **** 
 2296              		.loc 1 1233 3 view .LVU746
1236:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2297              		.loc 1 1236 3 view .LVU747
1237:./Library/stm32f4xx_tim.c **** 
 2298              		.loc 1 1237 3 view .LVU748
1239:./Library/stm32f4xx_tim.c **** 
 2299              		.loc 1 1239 3 view .LVU749
1239:./Library/stm32f4xx_tim.c **** 
 2300              		.loc 1 1239 12 is_stmt 0 view .LVU750
 2301 0000 038B     		ldrh	r3, [r0, #24]
 2302 0002 9BB2     		uxth	r3, r3
 2303              	.LVL240:
1242:./Library/stm32f4xx_tim.c **** 
 2304              		.loc 1 1242 3 is_stmt 1 view .LVU751
1242:./Library/stm32f4xx_tim.c **** 
 2305              		.loc 1 1242 12 is_stmt 0 view .LVU752
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 110


 2306 0004 23F00803 		bic	r3, r3, #8
 2307              	.LVL241:
1245:./Library/stm32f4xx_tim.c **** 
 2308              		.loc 1 1245 3 is_stmt 1 view .LVU753
1245:./Library/stm32f4xx_tim.c **** 
 2309              		.loc 1 1245 12 is_stmt 0 view .LVU754
 2310 0008 0B43     		orrs	r3, r3, r1
 2311              	.LVL242:
1248:./Library/stm32f4xx_tim.c **** }
 2312              		.loc 1 1248 3 is_stmt 1 view .LVU755
1248:./Library/stm32f4xx_tim.c **** }
 2313              		.loc 1 1248 15 is_stmt 0 view .LVU756
 2314 000a 0383     		strh	r3, [r0, #24]	@ movhi
1249:./Library/stm32f4xx_tim.c **** 
 2315              		.loc 1 1249 1 view .LVU757
 2316 000c 7047     		bx	lr
 2317              		.cfi_endproc
 2318              	.LFE152:
 2320              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 2321              		.align	1
 2322              		.global	TIM_OC2PreloadConfig
 2323              		.syntax unified
 2324              		.thumb
 2325              		.thumb_func
 2327              	TIM_OC2PreloadConfig:
 2328              	.LVL243:
 2329              	.LFB153:
1262:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2330              		.loc 1 1262 1 is_stmt 1 view -0
 2331              		.cfi_startproc
 2332              		@ args = 0, pretend = 0, frame = 0
 2333              		@ frame_needed = 0, uses_anonymous_args = 0
 2334              		@ link register save eliminated.
1263:./Library/stm32f4xx_tim.c **** 
 2335              		.loc 1 1263 3 view .LVU759
1266:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2336              		.loc 1 1266 3 view .LVU760
1267:./Library/stm32f4xx_tim.c **** 
 2337              		.loc 1 1267 3 view .LVU761
1269:./Library/stm32f4xx_tim.c **** 
 2338              		.loc 1 1269 3 view .LVU762
1269:./Library/stm32f4xx_tim.c **** 
 2339              		.loc 1 1269 12 is_stmt 0 view .LVU763
 2340 0000 038B     		ldrh	r3, [r0, #24]
 2341 0002 9BB2     		uxth	r3, r3
 2342              	.LVL244:
1272:./Library/stm32f4xx_tim.c **** 
 2343              		.loc 1 1272 3 is_stmt 1 view .LVU764
1272:./Library/stm32f4xx_tim.c **** 
 2344              		.loc 1 1272 12 is_stmt 0 view .LVU765
 2345 0004 23F40063 		bic	r3, r3, #2048
 2346              	.LVL245:
1275:./Library/stm32f4xx_tim.c **** 
 2347              		.loc 1 1275 3 is_stmt 1 view .LVU766
1275:./Library/stm32f4xx_tim.c **** 
 2348              		.loc 1 1275 15 is_stmt 0 view .LVU767
 2349 0008 0902     		lsls	r1, r1, #8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 111


 2350              	.LVL246:
1275:./Library/stm32f4xx_tim.c **** 
 2351              		.loc 1 1275 15 view .LVU768
 2352 000a 89B2     		uxth	r1, r1
1275:./Library/stm32f4xx_tim.c **** 
 2353              		.loc 1 1275 12 view .LVU769
 2354 000c 0B43     		orrs	r3, r3, r1
 2355              	.LVL247:
1278:./Library/stm32f4xx_tim.c **** }
 2356              		.loc 1 1278 3 is_stmt 1 view .LVU770
1278:./Library/stm32f4xx_tim.c **** }
 2357              		.loc 1 1278 15 is_stmt 0 view .LVU771
 2358 000e 0383     		strh	r3, [r0, #24]	@ movhi
1279:./Library/stm32f4xx_tim.c **** 
 2359              		.loc 1 1279 1 view .LVU772
 2360 0010 7047     		bx	lr
 2361              		.cfi_endproc
 2362              	.LFE153:
 2364              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 2365              		.align	1
 2366              		.global	TIM_OC3PreloadConfig
 2367              		.syntax unified
 2368              		.thumb
 2369              		.thumb_func
 2371              	TIM_OC3PreloadConfig:
 2372              	.LVL248:
 2373              	.LFB154:
1291:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2374              		.loc 1 1291 1 is_stmt 1 view -0
 2375              		.cfi_startproc
 2376              		@ args = 0, pretend = 0, frame = 0
 2377              		@ frame_needed = 0, uses_anonymous_args = 0
 2378              		@ link register save eliminated.
1292:./Library/stm32f4xx_tim.c **** 
 2379              		.loc 1 1292 3 view .LVU774
1295:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2380              		.loc 1 1295 3 view .LVU775
1296:./Library/stm32f4xx_tim.c **** 
 2381              		.loc 1 1296 3 view .LVU776
1298:./Library/stm32f4xx_tim.c **** 
 2382              		.loc 1 1298 3 view .LVU777
1298:./Library/stm32f4xx_tim.c **** 
 2383              		.loc 1 1298 12 is_stmt 0 view .LVU778
 2384 0000 838B     		ldrh	r3, [r0, #28]
 2385 0002 9BB2     		uxth	r3, r3
 2386              	.LVL249:
1301:./Library/stm32f4xx_tim.c **** 
 2387              		.loc 1 1301 3 is_stmt 1 view .LVU779
1301:./Library/stm32f4xx_tim.c **** 
 2388              		.loc 1 1301 12 is_stmt 0 view .LVU780
 2389 0004 23F00803 		bic	r3, r3, #8
 2390              	.LVL250:
1304:./Library/stm32f4xx_tim.c **** 
 2391              		.loc 1 1304 3 is_stmt 1 view .LVU781
1304:./Library/stm32f4xx_tim.c **** 
 2392              		.loc 1 1304 12 is_stmt 0 view .LVU782
 2393 0008 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 112


 2394              	.LVL251:
1307:./Library/stm32f4xx_tim.c **** }
 2395              		.loc 1 1307 3 is_stmt 1 view .LVU783
1307:./Library/stm32f4xx_tim.c **** }
 2396              		.loc 1 1307 15 is_stmt 0 view .LVU784
 2397 000a 8383     		strh	r3, [r0, #28]	@ movhi
1308:./Library/stm32f4xx_tim.c **** 
 2398              		.loc 1 1308 1 view .LVU785
 2399 000c 7047     		bx	lr
 2400              		.cfi_endproc
 2401              	.LFE154:
 2403              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 2404              		.align	1
 2405              		.global	TIM_OC4PreloadConfig
 2406              		.syntax unified
 2407              		.thumb
 2408              		.thumb_func
 2410              	TIM_OC4PreloadConfig:
 2411              	.LVL252:
 2412              	.LFB155:
1320:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2413              		.loc 1 1320 1 is_stmt 1 view -0
 2414              		.cfi_startproc
 2415              		@ args = 0, pretend = 0, frame = 0
 2416              		@ frame_needed = 0, uses_anonymous_args = 0
 2417              		@ link register save eliminated.
1321:./Library/stm32f4xx_tim.c **** 
 2418              		.loc 1 1321 3 view .LVU787
1324:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2419              		.loc 1 1324 3 view .LVU788
1325:./Library/stm32f4xx_tim.c **** 
 2420              		.loc 1 1325 3 view .LVU789
1327:./Library/stm32f4xx_tim.c **** 
 2421              		.loc 1 1327 3 view .LVU790
1327:./Library/stm32f4xx_tim.c **** 
 2422              		.loc 1 1327 12 is_stmt 0 view .LVU791
 2423 0000 838B     		ldrh	r3, [r0, #28]
 2424 0002 9BB2     		uxth	r3, r3
 2425              	.LVL253:
1330:./Library/stm32f4xx_tim.c **** 
 2426              		.loc 1 1330 3 is_stmt 1 view .LVU792
1330:./Library/stm32f4xx_tim.c **** 
 2427              		.loc 1 1330 12 is_stmt 0 view .LVU793
 2428 0004 23F40063 		bic	r3, r3, #2048
 2429              	.LVL254:
1333:./Library/stm32f4xx_tim.c **** 
 2430              		.loc 1 1333 3 is_stmt 1 view .LVU794
1333:./Library/stm32f4xx_tim.c **** 
 2431              		.loc 1 1333 15 is_stmt 0 view .LVU795
 2432 0008 0902     		lsls	r1, r1, #8
 2433              	.LVL255:
1333:./Library/stm32f4xx_tim.c **** 
 2434              		.loc 1 1333 15 view .LVU796
 2435 000a 89B2     		uxth	r1, r1
1333:./Library/stm32f4xx_tim.c **** 
 2436              		.loc 1 1333 12 view .LVU797
 2437 000c 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 113


 2438              	.LVL256:
1336:./Library/stm32f4xx_tim.c **** }
 2439              		.loc 1 1336 3 is_stmt 1 view .LVU798
1336:./Library/stm32f4xx_tim.c **** }
 2440              		.loc 1 1336 15 is_stmt 0 view .LVU799
 2441 000e 8383     		strh	r3, [r0, #28]	@ movhi
1337:./Library/stm32f4xx_tim.c **** 
 2442              		.loc 1 1337 1 view .LVU800
 2443 0010 7047     		bx	lr
 2444              		.cfi_endproc
 2445              	.LFE155:
 2447              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 2448              		.align	1
 2449              		.global	TIM_OC1FastConfig
 2450              		.syntax unified
 2451              		.thumb
 2452              		.thumb_func
 2454              	TIM_OC1FastConfig:
 2455              	.LVL257:
 2456              	.LFB156:
1349:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2457              		.loc 1 1349 1 is_stmt 1 view -0
 2458              		.cfi_startproc
 2459              		@ args = 0, pretend = 0, frame = 0
 2460              		@ frame_needed = 0, uses_anonymous_args = 0
 2461              		@ link register save eliminated.
1350:./Library/stm32f4xx_tim.c **** 
 2462              		.loc 1 1350 3 view .LVU802
1353:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2463              		.loc 1 1353 3 view .LVU803
1354:./Library/stm32f4xx_tim.c **** 
 2464              		.loc 1 1354 3 view .LVU804
1357:./Library/stm32f4xx_tim.c **** 
 2465              		.loc 1 1357 3 view .LVU805
1357:./Library/stm32f4xx_tim.c **** 
 2466              		.loc 1 1357 12 is_stmt 0 view .LVU806
 2467 0000 038B     		ldrh	r3, [r0, #24]
 2468 0002 9BB2     		uxth	r3, r3
 2469              	.LVL258:
1360:./Library/stm32f4xx_tim.c **** 
 2470              		.loc 1 1360 3 is_stmt 1 view .LVU807
1360:./Library/stm32f4xx_tim.c **** 
 2471              		.loc 1 1360 12 is_stmt 0 view .LVU808
 2472 0004 23F00403 		bic	r3, r3, #4
 2473              	.LVL259:
1363:./Library/stm32f4xx_tim.c **** 
 2474              		.loc 1 1363 3 is_stmt 1 view .LVU809
1363:./Library/stm32f4xx_tim.c **** 
 2475              		.loc 1 1363 12 is_stmt 0 view .LVU810
 2476 0008 0B43     		orrs	r3, r3, r1
 2477              	.LVL260:
1366:./Library/stm32f4xx_tim.c **** }
 2478              		.loc 1 1366 3 is_stmt 1 view .LVU811
1366:./Library/stm32f4xx_tim.c **** }
 2479              		.loc 1 1366 15 is_stmt 0 view .LVU812
 2480 000a 0383     		strh	r3, [r0, #24]	@ movhi
1367:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 114


 2481              		.loc 1 1367 1 view .LVU813
 2482 000c 7047     		bx	lr
 2483              		.cfi_endproc
 2484              	.LFE156:
 2486              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 2487              		.align	1
 2488              		.global	TIM_OC2FastConfig
 2489              		.syntax unified
 2490              		.thumb
 2491              		.thumb_func
 2493              	TIM_OC2FastConfig:
 2494              	.LVL261:
 2495              	.LFB157:
1380:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2496              		.loc 1 1380 1 is_stmt 1 view -0
 2497              		.cfi_startproc
 2498              		@ args = 0, pretend = 0, frame = 0
 2499              		@ frame_needed = 0, uses_anonymous_args = 0
 2500              		@ link register save eliminated.
1381:./Library/stm32f4xx_tim.c **** 
 2501              		.loc 1 1381 3 view .LVU815
1384:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2502              		.loc 1 1384 3 view .LVU816
1385:./Library/stm32f4xx_tim.c **** 
 2503              		.loc 1 1385 3 view .LVU817
1388:./Library/stm32f4xx_tim.c **** 
 2504              		.loc 1 1388 3 view .LVU818
1388:./Library/stm32f4xx_tim.c **** 
 2505              		.loc 1 1388 12 is_stmt 0 view .LVU819
 2506 0000 038B     		ldrh	r3, [r0, #24]
 2507 0002 9BB2     		uxth	r3, r3
 2508              	.LVL262:
1391:./Library/stm32f4xx_tim.c **** 
 2509              		.loc 1 1391 3 is_stmt 1 view .LVU820
1391:./Library/stm32f4xx_tim.c **** 
 2510              		.loc 1 1391 12 is_stmt 0 view .LVU821
 2511 0004 23F48063 		bic	r3, r3, #1024
 2512              	.LVL263:
1394:./Library/stm32f4xx_tim.c **** 
 2513              		.loc 1 1394 3 is_stmt 1 view .LVU822
1394:./Library/stm32f4xx_tim.c **** 
 2514              		.loc 1 1394 15 is_stmt 0 view .LVU823
 2515 0008 0902     		lsls	r1, r1, #8
 2516              	.LVL264:
1394:./Library/stm32f4xx_tim.c **** 
 2517              		.loc 1 1394 15 view .LVU824
 2518 000a 89B2     		uxth	r1, r1
1394:./Library/stm32f4xx_tim.c **** 
 2519              		.loc 1 1394 12 view .LVU825
 2520 000c 0B43     		orrs	r3, r3, r1
 2521              	.LVL265:
1397:./Library/stm32f4xx_tim.c **** }
 2522              		.loc 1 1397 3 is_stmt 1 view .LVU826
1397:./Library/stm32f4xx_tim.c **** }
 2523              		.loc 1 1397 15 is_stmt 0 view .LVU827
 2524 000e 0383     		strh	r3, [r0, #24]	@ movhi
1398:./Library/stm32f4xx_tim.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 115


 2525              		.loc 1 1398 1 view .LVU828
 2526 0010 7047     		bx	lr
 2527              		.cfi_endproc
 2528              	.LFE157:
 2530              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 2531              		.align	1
 2532              		.global	TIM_OC3FastConfig
 2533              		.syntax unified
 2534              		.thumb
 2535              		.thumb_func
 2537              	TIM_OC3FastConfig:
 2538              	.LVL266:
 2539              	.LFB158:
1410:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2540              		.loc 1 1410 1 is_stmt 1 view -0
 2541              		.cfi_startproc
 2542              		@ args = 0, pretend = 0, frame = 0
 2543              		@ frame_needed = 0, uses_anonymous_args = 0
 2544              		@ link register save eliminated.
1411:./Library/stm32f4xx_tim.c ****   
 2545              		.loc 1 1411 3 view .LVU830
1414:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2546              		.loc 1 1414 3 view .LVU831
1415:./Library/stm32f4xx_tim.c **** 
 2547              		.loc 1 1415 3 view .LVU832
1418:./Library/stm32f4xx_tim.c **** 
 2548              		.loc 1 1418 3 view .LVU833
1418:./Library/stm32f4xx_tim.c **** 
 2549              		.loc 1 1418 12 is_stmt 0 view .LVU834
 2550 0000 838B     		ldrh	r3, [r0, #28]
 2551 0002 9BB2     		uxth	r3, r3
 2552              	.LVL267:
1421:./Library/stm32f4xx_tim.c **** 
 2553              		.loc 1 1421 3 is_stmt 1 view .LVU835
1421:./Library/stm32f4xx_tim.c **** 
 2554              		.loc 1 1421 12 is_stmt 0 view .LVU836
 2555 0004 23F00403 		bic	r3, r3, #4
 2556              	.LVL268:
1424:./Library/stm32f4xx_tim.c **** 
 2557              		.loc 1 1424 3 is_stmt 1 view .LVU837
1424:./Library/stm32f4xx_tim.c **** 
 2558              		.loc 1 1424 12 is_stmt 0 view .LVU838
 2559 0008 0B43     		orrs	r3, r3, r1
 2560              	.LVL269:
1427:./Library/stm32f4xx_tim.c **** }
 2561              		.loc 1 1427 3 is_stmt 1 view .LVU839
1427:./Library/stm32f4xx_tim.c **** }
 2562              		.loc 1 1427 15 is_stmt 0 view .LVU840
 2563 000a 8383     		strh	r3, [r0, #28]	@ movhi
1428:./Library/stm32f4xx_tim.c **** 
 2564              		.loc 1 1428 1 view .LVU841
 2565 000c 7047     		bx	lr
 2566              		.cfi_endproc
 2567              	.LFE158:
 2569              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 2570              		.align	1
 2571              		.global	TIM_OC4FastConfig
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 116


 2572              		.syntax unified
 2573              		.thumb
 2574              		.thumb_func
 2576              	TIM_OC4FastConfig:
 2577              	.LVL270:
 2578              	.LFB159:
1440:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2579              		.loc 1 1440 1 is_stmt 1 view -0
 2580              		.cfi_startproc
 2581              		@ args = 0, pretend = 0, frame = 0
 2582              		@ frame_needed = 0, uses_anonymous_args = 0
 2583              		@ link register save eliminated.
1441:./Library/stm32f4xx_tim.c **** 
 2584              		.loc 1 1441 3 view .LVU843
1444:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2585              		.loc 1 1444 3 view .LVU844
1445:./Library/stm32f4xx_tim.c **** 
 2586              		.loc 1 1445 3 view .LVU845
1448:./Library/stm32f4xx_tim.c **** 
 2587              		.loc 1 1448 3 view .LVU846
1448:./Library/stm32f4xx_tim.c **** 
 2588              		.loc 1 1448 12 is_stmt 0 view .LVU847
 2589 0000 838B     		ldrh	r3, [r0, #28]
 2590 0002 9BB2     		uxth	r3, r3
 2591              	.LVL271:
1451:./Library/stm32f4xx_tim.c **** 
 2592              		.loc 1 1451 3 is_stmt 1 view .LVU848
1451:./Library/stm32f4xx_tim.c **** 
 2593              		.loc 1 1451 12 is_stmt 0 view .LVU849
 2594 0004 23F48063 		bic	r3, r3, #1024
 2595              	.LVL272:
1454:./Library/stm32f4xx_tim.c **** 
 2596              		.loc 1 1454 3 is_stmt 1 view .LVU850
1454:./Library/stm32f4xx_tim.c **** 
 2597              		.loc 1 1454 15 is_stmt 0 view .LVU851
 2598 0008 0902     		lsls	r1, r1, #8
 2599              	.LVL273:
1454:./Library/stm32f4xx_tim.c **** 
 2600              		.loc 1 1454 15 view .LVU852
 2601 000a 89B2     		uxth	r1, r1
1454:./Library/stm32f4xx_tim.c **** 
 2602              		.loc 1 1454 12 view .LVU853
 2603 000c 0B43     		orrs	r3, r3, r1
 2604              	.LVL274:
1457:./Library/stm32f4xx_tim.c **** }
 2605              		.loc 1 1457 3 is_stmt 1 view .LVU854
1457:./Library/stm32f4xx_tim.c **** }
 2606              		.loc 1 1457 15 is_stmt 0 view .LVU855
 2607 000e 8383     		strh	r3, [r0, #28]	@ movhi
1458:./Library/stm32f4xx_tim.c **** 
 2608              		.loc 1 1458 1 view .LVU856
 2609 0010 7047     		bx	lr
 2610              		.cfi_endproc
 2611              	.LFE159:
 2613              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 2614              		.align	1
 2615              		.global	TIM_ClearOC1Ref
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 117


 2616              		.syntax unified
 2617              		.thumb
 2618              		.thumb_func
 2620              	TIM_ClearOC1Ref:
 2621              	.LVL275:
 2622              	.LFB160:
1470:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2623              		.loc 1 1470 1 is_stmt 1 view -0
 2624              		.cfi_startproc
 2625              		@ args = 0, pretend = 0, frame = 0
 2626              		@ frame_needed = 0, uses_anonymous_args = 0
 2627              		@ link register save eliminated.
1471:./Library/stm32f4xx_tim.c **** 
 2628              		.loc 1 1471 3 view .LVU858
1474:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2629              		.loc 1 1474 3 view .LVU859
1475:./Library/stm32f4xx_tim.c **** 
 2630              		.loc 1 1475 3 view .LVU860
1477:./Library/stm32f4xx_tim.c **** 
 2631              		.loc 1 1477 3 view .LVU861
1477:./Library/stm32f4xx_tim.c **** 
 2632              		.loc 1 1477 12 is_stmt 0 view .LVU862
 2633 0000 038B     		ldrh	r3, [r0, #24]
 2634 0002 9BB2     		uxth	r3, r3
 2635              	.LVL276:
1480:./Library/stm32f4xx_tim.c **** 
 2636              		.loc 1 1480 3 is_stmt 1 view .LVU863
1480:./Library/stm32f4xx_tim.c **** 
 2637              		.loc 1 1480 12 is_stmt 0 view .LVU864
 2638 0004 23F08003 		bic	r3, r3, #128
 2639              	.LVL277:
1483:./Library/stm32f4xx_tim.c **** 
 2640              		.loc 1 1483 3 is_stmt 1 view .LVU865
1483:./Library/stm32f4xx_tim.c **** 
 2641              		.loc 1 1483 12 is_stmt 0 view .LVU866
 2642 0008 0B43     		orrs	r3, r3, r1
 2643              	.LVL278:
1486:./Library/stm32f4xx_tim.c **** }
 2644              		.loc 1 1486 3 is_stmt 1 view .LVU867
1486:./Library/stm32f4xx_tim.c **** }
 2645              		.loc 1 1486 15 is_stmt 0 view .LVU868
 2646 000a 0383     		strh	r3, [r0, #24]	@ movhi
1487:./Library/stm32f4xx_tim.c **** 
 2647              		.loc 1 1487 1 view .LVU869
 2648 000c 7047     		bx	lr
 2649              		.cfi_endproc
 2650              	.LFE160:
 2652              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 2653              		.align	1
 2654              		.global	TIM_ClearOC2Ref
 2655              		.syntax unified
 2656              		.thumb
 2657              		.thumb_func
 2659              	TIM_ClearOC2Ref:
 2660              	.LVL279:
 2661              	.LFB161:
1500:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 118


 2662              		.loc 1 1500 1 is_stmt 1 view -0
 2663              		.cfi_startproc
 2664              		@ args = 0, pretend = 0, frame = 0
 2665              		@ frame_needed = 0, uses_anonymous_args = 0
 2666              		@ link register save eliminated.
1501:./Library/stm32f4xx_tim.c **** 
 2667              		.loc 1 1501 3 view .LVU871
1504:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2668              		.loc 1 1504 3 view .LVU872
1505:./Library/stm32f4xx_tim.c **** 
 2669              		.loc 1 1505 3 view .LVU873
1507:./Library/stm32f4xx_tim.c **** 
 2670              		.loc 1 1507 3 view .LVU874
1507:./Library/stm32f4xx_tim.c **** 
 2671              		.loc 1 1507 12 is_stmt 0 view .LVU875
 2672 0000 038B     		ldrh	r3, [r0, #24]
 2673              	.LVL280:
1510:./Library/stm32f4xx_tim.c **** 
 2674              		.loc 1 1510 3 is_stmt 1 view .LVU876
1510:./Library/stm32f4xx_tim.c **** 
 2675              		.loc 1 1510 12 is_stmt 0 view .LVU877
 2676 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2677              	.LVL281:
1513:./Library/stm32f4xx_tim.c **** 
 2678              		.loc 1 1513 3 is_stmt 1 view .LVU878
1513:./Library/stm32f4xx_tim.c **** 
 2679              		.loc 1 1513 15 is_stmt 0 view .LVU879
 2680 0006 0902     		lsls	r1, r1, #8
 2681              	.LVL282:
1513:./Library/stm32f4xx_tim.c **** 
 2682              		.loc 1 1513 15 view .LVU880
 2683 0008 89B2     		uxth	r1, r1
1513:./Library/stm32f4xx_tim.c **** 
 2684              		.loc 1 1513 12 view .LVU881
 2685 000a 1943     		orrs	r1, r1, r3
 2686              	.LVL283:
1516:./Library/stm32f4xx_tim.c **** }
 2687              		.loc 1 1516 3 is_stmt 1 view .LVU882
1516:./Library/stm32f4xx_tim.c **** }
 2688              		.loc 1 1516 15 is_stmt 0 view .LVU883
 2689 000c 0183     		strh	r1, [r0, #24]	@ movhi
1517:./Library/stm32f4xx_tim.c **** 
 2690              		.loc 1 1517 1 view .LVU884
 2691 000e 7047     		bx	lr
 2692              		.cfi_endproc
 2693              	.LFE161:
 2695              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 2696              		.align	1
 2697              		.global	TIM_ClearOC3Ref
 2698              		.syntax unified
 2699              		.thumb
 2700              		.thumb_func
 2702              	TIM_ClearOC3Ref:
 2703              	.LVL284:
 2704              	.LFB162:
1529:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2705              		.loc 1 1529 1 is_stmt 1 view -0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 119


 2706              		.cfi_startproc
 2707              		@ args = 0, pretend = 0, frame = 0
 2708              		@ frame_needed = 0, uses_anonymous_args = 0
 2709              		@ link register save eliminated.
1530:./Library/stm32f4xx_tim.c **** 
 2710              		.loc 1 1530 3 view .LVU886
1533:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2711              		.loc 1 1533 3 view .LVU887
1534:./Library/stm32f4xx_tim.c **** 
 2712              		.loc 1 1534 3 view .LVU888
1536:./Library/stm32f4xx_tim.c **** 
 2713              		.loc 1 1536 3 view .LVU889
1536:./Library/stm32f4xx_tim.c **** 
 2714              		.loc 1 1536 12 is_stmt 0 view .LVU890
 2715 0000 838B     		ldrh	r3, [r0, #28]
 2716 0002 9BB2     		uxth	r3, r3
 2717              	.LVL285:
1539:./Library/stm32f4xx_tim.c **** 
 2718              		.loc 1 1539 3 is_stmt 1 view .LVU891
1539:./Library/stm32f4xx_tim.c **** 
 2719              		.loc 1 1539 12 is_stmt 0 view .LVU892
 2720 0004 23F08003 		bic	r3, r3, #128
 2721              	.LVL286:
1542:./Library/stm32f4xx_tim.c **** 
 2722              		.loc 1 1542 3 is_stmt 1 view .LVU893
1542:./Library/stm32f4xx_tim.c **** 
 2723              		.loc 1 1542 12 is_stmt 0 view .LVU894
 2724 0008 0B43     		orrs	r3, r3, r1
 2725              	.LVL287:
1545:./Library/stm32f4xx_tim.c **** }
 2726              		.loc 1 1545 3 is_stmt 1 view .LVU895
1545:./Library/stm32f4xx_tim.c **** }
 2727              		.loc 1 1545 15 is_stmt 0 view .LVU896
 2728 000a 8383     		strh	r3, [r0, #28]	@ movhi
1546:./Library/stm32f4xx_tim.c **** 
 2729              		.loc 1 1546 1 view .LVU897
 2730 000c 7047     		bx	lr
 2731              		.cfi_endproc
 2732              	.LFE162:
 2734              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 2735              		.align	1
 2736              		.global	TIM_ClearOC4Ref
 2737              		.syntax unified
 2738              		.thumb
 2739              		.thumb_func
 2741              	TIM_ClearOC4Ref:
 2742              	.LVL288:
 2743              	.LFB163:
1558:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2744              		.loc 1 1558 1 is_stmt 1 view -0
 2745              		.cfi_startproc
 2746              		@ args = 0, pretend = 0, frame = 0
 2747              		@ frame_needed = 0, uses_anonymous_args = 0
 2748              		@ link register save eliminated.
1559:./Library/stm32f4xx_tim.c **** 
 2749              		.loc 1 1559 3 view .LVU899
1562:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 120


 2750              		.loc 1 1562 3 view .LVU900
1563:./Library/stm32f4xx_tim.c **** 
 2751              		.loc 1 1563 3 view .LVU901
1565:./Library/stm32f4xx_tim.c **** 
 2752              		.loc 1 1565 3 view .LVU902
1565:./Library/stm32f4xx_tim.c **** 
 2753              		.loc 1 1565 12 is_stmt 0 view .LVU903
 2754 0000 838B     		ldrh	r3, [r0, #28]
 2755              	.LVL289:
1568:./Library/stm32f4xx_tim.c **** 
 2756              		.loc 1 1568 3 is_stmt 1 view .LVU904
1568:./Library/stm32f4xx_tim.c **** 
 2757              		.loc 1 1568 12 is_stmt 0 view .LVU905
 2758 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2759              	.LVL290:
1571:./Library/stm32f4xx_tim.c **** 
 2760              		.loc 1 1571 3 is_stmt 1 view .LVU906
1571:./Library/stm32f4xx_tim.c **** 
 2761              		.loc 1 1571 15 is_stmt 0 view .LVU907
 2762 0006 0902     		lsls	r1, r1, #8
 2763              	.LVL291:
1571:./Library/stm32f4xx_tim.c **** 
 2764              		.loc 1 1571 15 view .LVU908
 2765 0008 89B2     		uxth	r1, r1
1571:./Library/stm32f4xx_tim.c **** 
 2766              		.loc 1 1571 12 view .LVU909
 2767 000a 1943     		orrs	r1, r1, r3
 2768              	.LVL292:
1574:./Library/stm32f4xx_tim.c **** }
 2769              		.loc 1 1574 3 is_stmt 1 view .LVU910
1574:./Library/stm32f4xx_tim.c **** }
 2770              		.loc 1 1574 15 is_stmt 0 view .LVU911
 2771 000c 8183     		strh	r1, [r0, #28]	@ movhi
1575:./Library/stm32f4xx_tim.c **** 
 2772              		.loc 1 1575 1 view .LVU912
 2773 000e 7047     		bx	lr
 2774              		.cfi_endproc
 2775              	.LFE163:
 2777              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 2778              		.align	1
 2779              		.global	TIM_OC1PolarityConfig
 2780              		.syntax unified
 2781              		.thumb
 2782              		.thumb_func
 2784              	TIM_OC1PolarityConfig:
 2785              	.LVL293:
 2786              	.LFB164:
1587:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2787              		.loc 1 1587 1 is_stmt 1 view -0
 2788              		.cfi_startproc
 2789              		@ args = 0, pretend = 0, frame = 0
 2790              		@ frame_needed = 0, uses_anonymous_args = 0
 2791              		@ link register save eliminated.
1588:./Library/stm32f4xx_tim.c **** 
 2792              		.loc 1 1588 3 view .LVU914
1591:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 2793              		.loc 1 1591 3 view .LVU915
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 121


1592:./Library/stm32f4xx_tim.c **** 
 2794              		.loc 1 1592 3 view .LVU916
1594:./Library/stm32f4xx_tim.c **** 
 2795              		.loc 1 1594 3 view .LVU917
1594:./Library/stm32f4xx_tim.c **** 
 2796              		.loc 1 1594 11 is_stmt 0 view .LVU918
 2797 0000 038C     		ldrh	r3, [r0, #32]
 2798 0002 9BB2     		uxth	r3, r3
 2799              	.LVL294:
1597:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 2800              		.loc 1 1597 3 is_stmt 1 view .LVU919
1597:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 2801              		.loc 1 1597 11 is_stmt 0 view .LVU920
 2802 0004 23F00203 		bic	r3, r3, #2
 2803              	.LVL295:
1598:./Library/stm32f4xx_tim.c **** 
 2804              		.loc 1 1598 3 is_stmt 1 view .LVU921
1598:./Library/stm32f4xx_tim.c **** 
 2805              		.loc 1 1598 11 is_stmt 0 view .LVU922
 2806 0008 0B43     		orrs	r3, r3, r1
 2807              	.LVL296:
1601:./Library/stm32f4xx_tim.c **** }
 2808              		.loc 1 1601 3 is_stmt 1 view .LVU923
1601:./Library/stm32f4xx_tim.c **** }
 2809              		.loc 1 1601 14 is_stmt 0 view .LVU924
 2810 000a 0384     		strh	r3, [r0, #32]	@ movhi
1602:./Library/stm32f4xx_tim.c **** 
 2811              		.loc 1 1602 1 view .LVU925
 2812 000c 7047     		bx	lr
 2813              		.cfi_endproc
 2814              	.LFE164:
 2816              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 2817              		.align	1
 2818              		.global	TIM_OC1NPolarityConfig
 2819              		.syntax unified
 2820              		.thumb
 2821              		.thumb_func
 2823              	TIM_OC1NPolarityConfig:
 2824              	.LVL297:
 2825              	.LFB165:
1614:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2826              		.loc 1 1614 1 is_stmt 1 view -0
 2827              		.cfi_startproc
 2828              		@ args = 0, pretend = 0, frame = 0
 2829              		@ frame_needed = 0, uses_anonymous_args = 0
 2830              		@ link register save eliminated.
1615:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 2831              		.loc 1 1615 3 view .LVU927
1617:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 2832              		.loc 1 1617 3 view .LVU928
1618:./Library/stm32f4xx_tim.c ****    
 2833              		.loc 1 1618 3 view .LVU929
1620:./Library/stm32f4xx_tim.c **** 
 2834              		.loc 1 1620 3 view .LVU930
1620:./Library/stm32f4xx_tim.c **** 
 2835              		.loc 1 1620 11 is_stmt 0 view .LVU931
 2836 0000 038C     		ldrh	r3, [r0, #32]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 122


 2837 0002 9BB2     		uxth	r3, r3
 2838              	.LVL298:
1623:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2839              		.loc 1 1623 3 is_stmt 1 view .LVU932
1623:./Library/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2840              		.loc 1 1623 11 is_stmt 0 view .LVU933
 2841 0004 23F00803 		bic	r3, r3, #8
 2842              	.LVL299:
1624:./Library/stm32f4xx_tim.c **** 
 2843              		.loc 1 1624 3 is_stmt 1 view .LVU934
1624:./Library/stm32f4xx_tim.c **** 
 2844              		.loc 1 1624 11 is_stmt 0 view .LVU935
 2845 0008 0B43     		orrs	r3, r3, r1
 2846              	.LVL300:
1627:./Library/stm32f4xx_tim.c **** }
 2847              		.loc 1 1627 3 is_stmt 1 view .LVU936
1627:./Library/stm32f4xx_tim.c **** }
 2848              		.loc 1 1627 14 is_stmt 0 view .LVU937
 2849 000a 0384     		strh	r3, [r0, #32]	@ movhi
1628:./Library/stm32f4xx_tim.c **** 
 2850              		.loc 1 1628 1 view .LVU938
 2851 000c 7047     		bx	lr
 2852              		.cfi_endproc
 2853              	.LFE165:
 2855              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 2856              		.align	1
 2857              		.global	TIM_OC2PolarityConfig
 2858              		.syntax unified
 2859              		.thumb
 2860              		.thumb_func
 2862              	TIM_OC2PolarityConfig:
 2863              	.LVL301:
 2864              	.LFB166:
1641:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2865              		.loc 1 1641 1 is_stmt 1 view -0
 2866              		.cfi_startproc
 2867              		@ args = 0, pretend = 0, frame = 0
 2868              		@ frame_needed = 0, uses_anonymous_args = 0
 2869              		@ link register save eliminated.
1642:./Library/stm32f4xx_tim.c **** 
 2870              		.loc 1 1642 3 view .LVU940
1645:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 2871              		.loc 1 1645 3 view .LVU941
1646:./Library/stm32f4xx_tim.c **** 
 2872              		.loc 1 1646 3 view .LVU942
1648:./Library/stm32f4xx_tim.c **** 
 2873              		.loc 1 1648 3 view .LVU943
1648:./Library/stm32f4xx_tim.c **** 
 2874              		.loc 1 1648 11 is_stmt 0 view .LVU944
 2875 0000 038C     		ldrh	r3, [r0, #32]
 2876 0002 9BB2     		uxth	r3, r3
 2877              	.LVL302:
1651:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 2878              		.loc 1 1651 3 is_stmt 1 view .LVU945
1651:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 2879              		.loc 1 1651 11 is_stmt 0 view .LVU946
 2880 0004 23F02003 		bic	r3, r3, #32
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 123


 2881              	.LVL303:
1652:./Library/stm32f4xx_tim.c **** 
 2882              		.loc 1 1652 3 is_stmt 1 view .LVU947
1652:./Library/stm32f4xx_tim.c **** 
 2883              		.loc 1 1652 14 is_stmt 0 view .LVU948
 2884 0008 0901     		lsls	r1, r1, #4
 2885              	.LVL304:
1652:./Library/stm32f4xx_tim.c **** 
 2886              		.loc 1 1652 14 view .LVU949
 2887 000a 89B2     		uxth	r1, r1
1652:./Library/stm32f4xx_tim.c **** 
 2888              		.loc 1 1652 11 view .LVU950
 2889 000c 0B43     		orrs	r3, r3, r1
 2890              	.LVL305:
1655:./Library/stm32f4xx_tim.c **** }
 2891              		.loc 1 1655 3 is_stmt 1 view .LVU951
1655:./Library/stm32f4xx_tim.c **** }
 2892              		.loc 1 1655 14 is_stmt 0 view .LVU952
 2893 000e 0384     		strh	r3, [r0, #32]	@ movhi
1656:./Library/stm32f4xx_tim.c **** 
 2894              		.loc 1 1656 1 view .LVU953
 2895 0010 7047     		bx	lr
 2896              		.cfi_endproc
 2897              	.LFE166:
 2899              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 2900              		.align	1
 2901              		.global	TIM_OC2NPolarityConfig
 2902              		.syntax unified
 2903              		.thumb
 2904              		.thumb_func
 2906              	TIM_OC2NPolarityConfig:
 2907              	.LVL306:
 2908              	.LFB167:
1668:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2909              		.loc 1 1668 1 is_stmt 1 view -0
 2910              		.cfi_startproc
 2911              		@ args = 0, pretend = 0, frame = 0
 2912              		@ frame_needed = 0, uses_anonymous_args = 0
 2913              		@ link register save eliminated.
1669:./Library/stm32f4xx_tim.c **** 
 2914              		.loc 1 1669 3 view .LVU955
1672:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 2915              		.loc 1 1672 3 view .LVU956
1673:./Library/stm32f4xx_tim.c ****   
 2916              		.loc 1 1673 3 view .LVU957
1675:./Library/stm32f4xx_tim.c **** 
 2917              		.loc 1 1675 3 view .LVU958
1675:./Library/stm32f4xx_tim.c **** 
 2918              		.loc 1 1675 11 is_stmt 0 view .LVU959
 2919 0000 038C     		ldrh	r3, [r0, #32]
 2920 0002 9BB2     		uxth	r3, r3
 2921              	.LVL307:
1678:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 2922              		.loc 1 1678 3 is_stmt 1 view .LVU960
1678:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 2923              		.loc 1 1678 11 is_stmt 0 view .LVU961
 2924 0004 23F08003 		bic	r3, r3, #128
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 124


 2925              	.LVL308:
1679:./Library/stm32f4xx_tim.c **** 
 2926              		.loc 1 1679 3 is_stmt 1 view .LVU962
1679:./Library/stm32f4xx_tim.c **** 
 2927              		.loc 1 1679 14 is_stmt 0 view .LVU963
 2928 0008 0901     		lsls	r1, r1, #4
 2929              	.LVL309:
1679:./Library/stm32f4xx_tim.c **** 
 2930              		.loc 1 1679 14 view .LVU964
 2931 000a 89B2     		uxth	r1, r1
1679:./Library/stm32f4xx_tim.c **** 
 2932              		.loc 1 1679 11 view .LVU965
 2933 000c 0B43     		orrs	r3, r3, r1
 2934              	.LVL310:
1682:./Library/stm32f4xx_tim.c **** }
 2935              		.loc 1 1682 3 is_stmt 1 view .LVU966
1682:./Library/stm32f4xx_tim.c **** }
 2936              		.loc 1 1682 14 is_stmt 0 view .LVU967
 2937 000e 0384     		strh	r3, [r0, #32]	@ movhi
1683:./Library/stm32f4xx_tim.c **** 
 2938              		.loc 1 1683 1 view .LVU968
 2939 0010 7047     		bx	lr
 2940              		.cfi_endproc
 2941              	.LFE167:
 2943              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 2944              		.align	1
 2945              		.global	TIM_OC3PolarityConfig
 2946              		.syntax unified
 2947              		.thumb
 2948              		.thumb_func
 2950              	TIM_OC3PolarityConfig:
 2951              	.LVL311:
 2952              	.LFB168:
1695:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2953              		.loc 1 1695 1 is_stmt 1 view -0
 2954              		.cfi_startproc
 2955              		@ args = 0, pretend = 0, frame = 0
 2956              		@ frame_needed = 0, uses_anonymous_args = 0
 2957              		@ link register save eliminated.
1696:./Library/stm32f4xx_tim.c **** 
 2958              		.loc 1 1696 3 view .LVU970
1699:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 2959              		.loc 1 1699 3 view .LVU971
1700:./Library/stm32f4xx_tim.c **** 
 2960              		.loc 1 1700 3 view .LVU972
1702:./Library/stm32f4xx_tim.c **** 
 2961              		.loc 1 1702 3 view .LVU973
1702:./Library/stm32f4xx_tim.c **** 
 2962              		.loc 1 1702 11 is_stmt 0 view .LVU974
 2963 0000 038C     		ldrh	r3, [r0, #32]
 2964 0002 9BB2     		uxth	r3, r3
 2965              	.LVL312:
1705:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 2966              		.loc 1 1705 3 is_stmt 1 view .LVU975
1705:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 2967              		.loc 1 1705 11 is_stmt 0 view .LVU976
 2968 0004 23F40073 		bic	r3, r3, #512
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 125


 2969              	.LVL313:
1706:./Library/stm32f4xx_tim.c **** 
 2970              		.loc 1 1706 3 is_stmt 1 view .LVU977
1706:./Library/stm32f4xx_tim.c **** 
 2971              		.loc 1 1706 14 is_stmt 0 view .LVU978
 2972 0008 0902     		lsls	r1, r1, #8
 2973              	.LVL314:
1706:./Library/stm32f4xx_tim.c **** 
 2974              		.loc 1 1706 14 view .LVU979
 2975 000a 89B2     		uxth	r1, r1
1706:./Library/stm32f4xx_tim.c **** 
 2976              		.loc 1 1706 11 view .LVU980
 2977 000c 0B43     		orrs	r3, r3, r1
 2978              	.LVL315:
1709:./Library/stm32f4xx_tim.c **** }
 2979              		.loc 1 1709 3 is_stmt 1 view .LVU981
1709:./Library/stm32f4xx_tim.c **** }
 2980              		.loc 1 1709 14 is_stmt 0 view .LVU982
 2981 000e 0384     		strh	r3, [r0, #32]	@ movhi
1710:./Library/stm32f4xx_tim.c **** 
 2982              		.loc 1 1710 1 view .LVU983
 2983 0010 7047     		bx	lr
 2984              		.cfi_endproc
 2985              	.LFE168:
 2987              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 2988              		.align	1
 2989              		.global	TIM_OC3NPolarityConfig
 2990              		.syntax unified
 2991              		.thumb
 2992              		.thumb_func
 2994              	TIM_OC3NPolarityConfig:
 2995              	.LVL316:
 2996              	.LFB169:
1722:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2997              		.loc 1 1722 1 is_stmt 1 view -0
 2998              		.cfi_startproc
 2999              		@ args = 0, pretend = 0, frame = 0
 3000              		@ frame_needed = 0, uses_anonymous_args = 0
 3001              		@ link register save eliminated.
1723:./Library/stm32f4xx_tim.c ****  
 3002              		.loc 1 1723 3 view .LVU985
1726:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 3003              		.loc 1 1726 3 view .LVU986
1727:./Library/stm32f4xx_tim.c ****     
 3004              		.loc 1 1727 3 view .LVU987
1729:./Library/stm32f4xx_tim.c **** 
 3005              		.loc 1 1729 3 view .LVU988
1729:./Library/stm32f4xx_tim.c **** 
 3006              		.loc 1 1729 11 is_stmt 0 view .LVU989
 3007 0000 038C     		ldrh	r3, [r0, #32]
 3008 0002 9BB2     		uxth	r3, r3
 3009              	.LVL317:
1732:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3010              		.loc 1 1732 3 is_stmt 1 view .LVU990
1732:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3011              		.loc 1 1732 11 is_stmt 0 view .LVU991
 3012 0004 23F40063 		bic	r3, r3, #2048
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 126


 3013              	.LVL318:
1733:./Library/stm32f4xx_tim.c **** 
 3014              		.loc 1 1733 3 is_stmt 1 view .LVU992
1733:./Library/stm32f4xx_tim.c **** 
 3015              		.loc 1 1733 14 is_stmt 0 view .LVU993
 3016 0008 0902     		lsls	r1, r1, #8
 3017              	.LVL319:
1733:./Library/stm32f4xx_tim.c **** 
 3018              		.loc 1 1733 14 view .LVU994
 3019 000a 89B2     		uxth	r1, r1
1733:./Library/stm32f4xx_tim.c **** 
 3020              		.loc 1 1733 11 view .LVU995
 3021 000c 0B43     		orrs	r3, r3, r1
 3022              	.LVL320:
1736:./Library/stm32f4xx_tim.c **** }
 3023              		.loc 1 1736 3 is_stmt 1 view .LVU996
1736:./Library/stm32f4xx_tim.c **** }
 3024              		.loc 1 1736 14 is_stmt 0 view .LVU997
 3025 000e 0384     		strh	r3, [r0, #32]	@ movhi
1737:./Library/stm32f4xx_tim.c **** 
 3026              		.loc 1 1737 1 view .LVU998
 3027 0010 7047     		bx	lr
 3028              		.cfi_endproc
 3029              	.LFE169:
 3031              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 3032              		.align	1
 3033              		.global	TIM_OC4PolarityConfig
 3034              		.syntax unified
 3035              		.thumb
 3036              		.thumb_func
 3038              	TIM_OC4PolarityConfig:
 3039              	.LVL321:
 3040              	.LFB170:
1749:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3041              		.loc 1 1749 1 is_stmt 1 view -0
 3042              		.cfi_startproc
 3043              		@ args = 0, pretend = 0, frame = 0
 3044              		@ frame_needed = 0, uses_anonymous_args = 0
 3045              		@ link register save eliminated.
1750:./Library/stm32f4xx_tim.c **** 
 3046              		.loc 1 1750 3 view .LVU1000
1753:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3047              		.loc 1 1753 3 view .LVU1001
1754:./Library/stm32f4xx_tim.c **** 
 3048              		.loc 1 1754 3 view .LVU1002
1756:./Library/stm32f4xx_tim.c **** 
 3049              		.loc 1 1756 3 view .LVU1003
1756:./Library/stm32f4xx_tim.c **** 
 3050              		.loc 1 1756 11 is_stmt 0 view .LVU1004
 3051 0000 038C     		ldrh	r3, [r0, #32]
 3052 0002 9BB2     		uxth	r3, r3
 3053              	.LVL322:
1759:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3054              		.loc 1 1759 3 is_stmt 1 view .LVU1005
1759:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3055              		.loc 1 1759 11 is_stmt 0 view .LVU1006
 3056 0004 23F40053 		bic	r3, r3, #8192
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 127


 3057              	.LVL323:
1760:./Library/stm32f4xx_tim.c **** 
 3058              		.loc 1 1760 3 is_stmt 1 view .LVU1007
1760:./Library/stm32f4xx_tim.c **** 
 3059              		.loc 1 1760 14 is_stmt 0 view .LVU1008
 3060 0008 0903     		lsls	r1, r1, #12
 3061              	.LVL324:
1760:./Library/stm32f4xx_tim.c **** 
 3062              		.loc 1 1760 14 view .LVU1009
 3063 000a 89B2     		uxth	r1, r1
1760:./Library/stm32f4xx_tim.c **** 
 3064              		.loc 1 1760 11 view .LVU1010
 3065 000c 0B43     		orrs	r3, r3, r1
 3066              	.LVL325:
1763:./Library/stm32f4xx_tim.c **** }
 3067              		.loc 1 1763 3 is_stmt 1 view .LVU1011
1763:./Library/stm32f4xx_tim.c **** }
 3068              		.loc 1 1763 14 is_stmt 0 view .LVU1012
 3069 000e 0384     		strh	r3, [r0, #32]	@ movhi
1764:./Library/stm32f4xx_tim.c **** 
 3070              		.loc 1 1764 1 view .LVU1013
 3071 0010 7047     		bx	lr
 3072              		.cfi_endproc
 3073              	.LFE170:
 3075              		.section	.text.TIM_CCxCmd,"ax",%progbits
 3076              		.align	1
 3077              		.global	TIM_CCxCmd
 3078              		.syntax unified
 3079              		.thumb
 3080              		.thumb_func
 3082              	TIM_CCxCmd:
 3083              	.LVL326:
 3084              	.LFB171:
1780:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3085              		.loc 1 1780 1 is_stmt 1 view -0
 3086              		.cfi_startproc
 3087              		@ args = 0, pretend = 0, frame = 0
 3088              		@ frame_needed = 0, uses_anonymous_args = 0
 3089              		@ link register save eliminated.
1781:./Library/stm32f4xx_tim.c **** 
 3090              		.loc 1 1781 3 view .LVU1015
1784:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 3091              		.loc 1 1784 3 view .LVU1016
1785:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
 3092              		.loc 1 1785 3 view .LVU1017
1786:./Library/stm32f4xx_tim.c **** 
 3093              		.loc 1 1786 3 view .LVU1018
1788:./Library/stm32f4xx_tim.c **** 
 3094              		.loc 1 1788 3 view .LVU1019
1788:./Library/stm32f4xx_tim.c **** 
 3095              		.loc 1 1788 22 is_stmt 0 view .LVU1020
 3096 0000 0123     		movs	r3, #1
 3097 0002 8B40     		lsls	r3, r3, r1
1788:./Library/stm32f4xx_tim.c **** 
 3098              		.loc 1 1788 7 view .LVU1021
 3099 0004 9BB2     		uxth	r3, r3
 3100              	.LVL327:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 128


1791:./Library/stm32f4xx_tim.c **** 
 3101              		.loc 1 1791 3 is_stmt 1 view .LVU1022
1791:./Library/stm32f4xx_tim.c **** 
 3102              		.loc 1 1791 14 is_stmt 0 view .LVU1023
 3103 0006 B0F820C0 		ldrh	ip, [r0, #32]
1791:./Library/stm32f4xx_tim.c **** 
 3104              		.loc 1 1791 17 view .LVU1024
 3105 000a DB43     		mvns	r3, r3
 3106              	.LVL328:
1791:./Library/stm32f4xx_tim.c **** 
 3107              		.loc 1 1791 17 view .LVU1025
 3108 000c 9BB2     		uxth	r3, r3
 3109              	.LVL329:
1791:./Library/stm32f4xx_tim.c **** 
 3110              		.loc 1 1791 14 view .LVU1026
 3111 000e 03EA0C03 		and	r3, r3, ip
 3112 0012 0384     		strh	r3, [r0, #32]	@ movhi
1794:./Library/stm32f4xx_tim.c **** }
 3113              		.loc 1 1794 3 is_stmt 1 view .LVU1027
1794:./Library/stm32f4xx_tim.c **** }
 3114              		.loc 1 1794 14 is_stmt 0 view .LVU1028
 3115 0014 038C     		ldrh	r3, [r0, #32]
 3116 0016 9BB2     		uxth	r3, r3
1794:./Library/stm32f4xx_tim.c **** }
 3117              		.loc 1 1794 37 view .LVU1029
 3118 0018 8A40     		lsls	r2, r2, r1
 3119              	.LVL330:
1794:./Library/stm32f4xx_tim.c **** }
 3120              		.loc 1 1794 18 view .LVU1030
 3121 001a 92B2     		uxth	r2, r2
1794:./Library/stm32f4xx_tim.c **** }
 3122              		.loc 1 1794 14 view .LVU1031
 3123 001c 1343     		orrs	r3, r3, r2
 3124 001e 0384     		strh	r3, [r0, #32]	@ movhi
1795:./Library/stm32f4xx_tim.c **** 
 3125              		.loc 1 1795 1 view .LVU1032
 3126 0020 7047     		bx	lr
 3127              		.cfi_endproc
 3128              	.LFE171:
 3130              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 3131              		.align	1
 3132              		.global	TIM_CCxNCmd
 3133              		.syntax unified
 3134              		.thumb
 3135              		.thumb_func
 3137              	TIM_CCxNCmd:
 3138              	.LVL331:
 3139              	.LFB172:
1810:./Library/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3140              		.loc 1 1810 1 is_stmt 1 view -0
 3141              		.cfi_startproc
 3142              		@ args = 0, pretend = 0, frame = 0
 3143              		@ frame_needed = 0, uses_anonymous_args = 0
 3144              		@ link register save eliminated.
1811:./Library/stm32f4xx_tim.c **** 
 3145              		.loc 1 1811 3 view .LVU1034
1814:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 129


 3146              		.loc 1 1814 3 view .LVU1035
1815:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
 3147              		.loc 1 1815 3 view .LVU1036
1816:./Library/stm32f4xx_tim.c **** 
 3148              		.loc 1 1816 3 view .LVU1037
1818:./Library/stm32f4xx_tim.c **** 
 3149              		.loc 1 1818 3 view .LVU1038
1818:./Library/stm32f4xx_tim.c **** 
 3150              		.loc 1 1818 23 is_stmt 0 view .LVU1039
 3151 0000 0423     		movs	r3, #4
 3152 0002 8B40     		lsls	r3, r3, r1
1818:./Library/stm32f4xx_tim.c **** 
 3153              		.loc 1 1818 7 view .LVU1040
 3154 0004 9BB2     		uxth	r3, r3
 3155              	.LVL332:
1821:./Library/stm32f4xx_tim.c **** 
 3156              		.loc 1 1821 3 is_stmt 1 view .LVU1041
1821:./Library/stm32f4xx_tim.c **** 
 3157              		.loc 1 1821 14 is_stmt 0 view .LVU1042
 3158 0006 B0F820C0 		ldrh	ip, [r0, #32]
1821:./Library/stm32f4xx_tim.c **** 
 3159              		.loc 1 1821 17 view .LVU1043
 3160 000a DB43     		mvns	r3, r3
 3161              	.LVL333:
1821:./Library/stm32f4xx_tim.c **** 
 3162              		.loc 1 1821 17 view .LVU1044
 3163 000c 9BB2     		uxth	r3, r3
 3164              	.LVL334:
1821:./Library/stm32f4xx_tim.c **** 
 3165              		.loc 1 1821 14 view .LVU1045
 3166 000e 03EA0C03 		and	r3, r3, ip
 3167 0012 0384     		strh	r3, [r0, #32]	@ movhi
1824:./Library/stm32f4xx_tim.c **** }
 3168              		.loc 1 1824 3 is_stmt 1 view .LVU1046
1824:./Library/stm32f4xx_tim.c **** }
 3169              		.loc 1 1824 14 is_stmt 0 view .LVU1047
 3170 0014 038C     		ldrh	r3, [r0, #32]
 3171 0016 9BB2     		uxth	r3, r3
1824:./Library/stm32f4xx_tim.c **** }
 3172              		.loc 1 1824 38 view .LVU1048
 3173 0018 8A40     		lsls	r2, r2, r1
 3174              	.LVL335:
1824:./Library/stm32f4xx_tim.c **** }
 3175              		.loc 1 1824 18 view .LVU1049
 3176 001a 92B2     		uxth	r2, r2
1824:./Library/stm32f4xx_tim.c **** }
 3177              		.loc 1 1824 14 view .LVU1050
 3178 001c 1343     		orrs	r3, r3, r2
 3179 001e 0384     		strh	r3, [r0, #32]	@ movhi
1825:./Library/stm32f4xx_tim.c **** /**
 3180              		.loc 1 1825 1 view .LVU1051
 3181 0020 7047     		bx	lr
 3182              		.cfi_endproc
 3183              	.LFE172:
 3185              		.section	.text.TIM_ICStructInit,"ax",%progbits
 3186              		.align	1
 3187              		.global	TIM_ICStructInit
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 130


 3188              		.syntax unified
 3189              		.thumb
 3190              		.thumb_func
 3192              	TIM_ICStructInit:
 3193              	.LVL336:
 3194              	.LFB174:
1950:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 3195              		.loc 1 1950 1 is_stmt 1 view -0
 3196              		.cfi_startproc
 3197              		@ args = 0, pretend = 0, frame = 0
 3198              		@ frame_needed = 0, uses_anonymous_args = 0
 3199              		@ link register save eliminated.
1952:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 3200              		.loc 1 1952 3 view .LVU1053
1952:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 3201              		.loc 1 1952 33 is_stmt 0 view .LVU1054
 3202 0000 0023     		movs	r3, #0
 3203 0002 0380     		strh	r3, [r0]	@ movhi
1953:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 3204              		.loc 1 1953 3 is_stmt 1 view .LVU1055
1953:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 3205              		.loc 1 1953 36 is_stmt 0 view .LVU1056
 3206 0004 4380     		strh	r3, [r0, #2]	@ movhi
1954:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 3207              		.loc 1 1954 3 is_stmt 1 view .LVU1057
1954:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 3208              		.loc 1 1954 37 is_stmt 0 view .LVU1058
 3209 0006 0122     		movs	r2, #1
 3210 0008 8280     		strh	r2, [r0, #4]	@ movhi
1955:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 3211              		.loc 1 1955 3 is_stmt 1 view .LVU1059
1955:./Library/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 3212              		.loc 1 1955 37 is_stmt 0 view .LVU1060
 3213 000a C380     		strh	r3, [r0, #6]	@ movhi
1956:./Library/stm32f4xx_tim.c **** }
 3214              		.loc 1 1956 3 is_stmt 1 view .LVU1061
1956:./Library/stm32f4xx_tim.c **** }
 3215              		.loc 1 1956 34 is_stmt 0 view .LVU1062
 3216 000c 0381     		strh	r3, [r0, #8]	@ movhi
1957:./Library/stm32f4xx_tim.c **** 
 3217              		.loc 1 1957 1 view .LVU1063
 3218 000e 7047     		bx	lr
 3219              		.cfi_endproc
 3220              	.LFE174:
 3222              		.section	.text.TIM_GetCapture1,"ax",%progbits
 3223              		.align	1
 3224              		.global	TIM_GetCapture1
 3225              		.syntax unified
 3226              		.thumb
 3227              		.thumb_func
 3229              	TIM_GetCapture1:
 3230              	.LVL337:
 3231              	.LFB176:
2026:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3232              		.loc 1 2026 1 is_stmt 1 view -0
 3233              		.cfi_startproc
 3234              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 131


 3235              		@ frame_needed = 0, uses_anonymous_args = 0
 3236              		@ link register save eliminated.
2028:./Library/stm32f4xx_tim.c **** 
 3237              		.loc 1 2028 3 view .LVU1065
2031:./Library/stm32f4xx_tim.c **** }
 3238              		.loc 1 2031 3 view .LVU1066
2031:./Library/stm32f4xx_tim.c **** }
 3239              		.loc 1 2031 14 is_stmt 0 view .LVU1067
 3240 0000 406B     		ldr	r0, [r0, #52]
 3241              	.LVL338:
2032:./Library/stm32f4xx_tim.c **** 
 3242              		.loc 1 2032 1 view .LVU1068
 3243 0002 7047     		bx	lr
 3244              		.cfi_endproc
 3245              	.LFE176:
 3247              		.section	.text.TIM_GetCapture2,"ax",%progbits
 3248              		.align	1
 3249              		.global	TIM_GetCapture2
 3250              		.syntax unified
 3251              		.thumb
 3252              		.thumb_func
 3254              	TIM_GetCapture2:
 3255              	.LVL339:
 3256              	.LFB177:
2041:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3257              		.loc 1 2041 1 is_stmt 1 view -0
 3258              		.cfi_startproc
 3259              		@ args = 0, pretend = 0, frame = 0
 3260              		@ frame_needed = 0, uses_anonymous_args = 0
 3261              		@ link register save eliminated.
2043:./Library/stm32f4xx_tim.c **** 
 3262              		.loc 1 2043 3 view .LVU1070
2046:./Library/stm32f4xx_tim.c **** }
 3263              		.loc 1 2046 3 view .LVU1071
2046:./Library/stm32f4xx_tim.c **** }
 3264              		.loc 1 2046 14 is_stmt 0 view .LVU1072
 3265 0000 806B     		ldr	r0, [r0, #56]
 3266              	.LVL340:
2047:./Library/stm32f4xx_tim.c **** 
 3267              		.loc 1 2047 1 view .LVU1073
 3268 0002 7047     		bx	lr
 3269              		.cfi_endproc
 3270              	.LFE177:
 3272              		.section	.text.TIM_GetCapture3,"ax",%progbits
 3273              		.align	1
 3274              		.global	TIM_GetCapture3
 3275              		.syntax unified
 3276              		.thumb
 3277              		.thumb_func
 3279              	TIM_GetCapture3:
 3280              	.LVL341:
 3281              	.LFB178:
2055:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3282              		.loc 1 2055 1 is_stmt 1 view -0
 3283              		.cfi_startproc
 3284              		@ args = 0, pretend = 0, frame = 0
 3285              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 132


 3286              		@ link register save eliminated.
2057:./Library/stm32f4xx_tim.c **** 
 3287              		.loc 1 2057 3 view .LVU1075
2060:./Library/stm32f4xx_tim.c **** }
 3288              		.loc 1 2060 3 view .LVU1076
2060:./Library/stm32f4xx_tim.c **** }
 3289              		.loc 1 2060 14 is_stmt 0 view .LVU1077
 3290 0000 C06B     		ldr	r0, [r0, #60]
 3291              	.LVL342:
2061:./Library/stm32f4xx_tim.c **** 
 3292              		.loc 1 2061 1 view .LVU1078
 3293 0002 7047     		bx	lr
 3294              		.cfi_endproc
 3295              	.LFE178:
 3297              		.section	.text.TIM_GetCapture4,"ax",%progbits
 3298              		.align	1
 3299              		.global	TIM_GetCapture4
 3300              		.syntax unified
 3301              		.thumb
 3302              		.thumb_func
 3304              	TIM_GetCapture4:
 3305              	.LVL343:
 3306              	.LFB179:
2069:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3307              		.loc 1 2069 1 is_stmt 1 view -0
 3308              		.cfi_startproc
 3309              		@ args = 0, pretend = 0, frame = 0
 3310              		@ frame_needed = 0, uses_anonymous_args = 0
 3311              		@ link register save eliminated.
2071:./Library/stm32f4xx_tim.c **** 
 3312              		.loc 1 2071 3 view .LVU1080
2074:./Library/stm32f4xx_tim.c **** }
 3313              		.loc 1 2074 3 view .LVU1081
2074:./Library/stm32f4xx_tim.c **** }
 3314              		.loc 1 2074 14 is_stmt 0 view .LVU1082
 3315 0000 006C     		ldr	r0, [r0, #64]
 3316              	.LVL344:
2075:./Library/stm32f4xx_tim.c **** 
 3317              		.loc 1 2075 1 view .LVU1083
 3318 0002 7047     		bx	lr
 3319              		.cfi_endproc
 3320              	.LFE179:
 3322              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 3323              		.align	1
 3324              		.global	TIM_SetIC1Prescaler
 3325              		.syntax unified
 3326              		.thumb
 3327              		.thumb_func
 3329              	TIM_SetIC1Prescaler:
 3330              	.LVL345:
 3331              	.LFB180:
2089:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3332              		.loc 1 2089 1 is_stmt 1 view -0
 3333              		.cfi_startproc
 3334              		@ args = 0, pretend = 0, frame = 0
 3335              		@ frame_needed = 0, uses_anonymous_args = 0
 3336              		@ link register save eliminated.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 133


2091:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3337              		.loc 1 2091 3 view .LVU1085
2092:./Library/stm32f4xx_tim.c **** 
 3338              		.loc 1 2092 3 view .LVU1086
2095:./Library/stm32f4xx_tim.c **** 
 3339              		.loc 1 2095 3 view .LVU1087
2095:./Library/stm32f4xx_tim.c **** 
 3340              		.loc 1 2095 15 is_stmt 0 view .LVU1088
 3341 0000 038B     		ldrh	r3, [r0, #24]
 3342 0002 9BB2     		uxth	r3, r3
 3343 0004 23F00C03 		bic	r3, r3, #12
 3344 0008 9BB2     		uxth	r3, r3
 3345 000a 0383     		strh	r3, [r0, #24]	@ movhi
2098:./Library/stm32f4xx_tim.c **** }
 3346              		.loc 1 2098 3 is_stmt 1 view .LVU1089
2098:./Library/stm32f4xx_tim.c **** }
 3347              		.loc 1 2098 15 is_stmt 0 view .LVU1090
 3348 000c 038B     		ldrh	r3, [r0, #24]
 3349 000e 9BB2     		uxth	r3, r3
 3350 0010 0B43     		orrs	r3, r3, r1
 3351 0012 0383     		strh	r3, [r0, #24]	@ movhi
2099:./Library/stm32f4xx_tim.c **** 
 3352              		.loc 1 2099 1 view .LVU1091
 3353 0014 7047     		bx	lr
 3354              		.cfi_endproc
 3355              	.LFE180:
 3357              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 3358              		.align	1
 3359              		.global	TIM_SetIC2Prescaler
 3360              		.syntax unified
 3361              		.thumb
 3362              		.thumb_func
 3364              	TIM_SetIC2Prescaler:
 3365              	.LVL346:
 3366              	.LFB181:
2114:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3367              		.loc 1 2114 1 is_stmt 1 view -0
 3368              		.cfi_startproc
 3369              		@ args = 0, pretend = 0, frame = 0
 3370              		@ frame_needed = 0, uses_anonymous_args = 0
 3371              		@ link register save eliminated.
2116:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3372              		.loc 1 2116 3 view .LVU1093
2117:./Library/stm32f4xx_tim.c **** 
 3373              		.loc 1 2117 3 view .LVU1094
2120:./Library/stm32f4xx_tim.c **** 
 3374              		.loc 1 2120 3 view .LVU1095
2120:./Library/stm32f4xx_tim.c **** 
 3375              		.loc 1 2120 15 is_stmt 0 view .LVU1096
 3376 0000 038B     		ldrh	r3, [r0, #24]
 3377 0002 9BB2     		uxth	r3, r3
 3378 0004 23F44063 		bic	r3, r3, #3072
 3379 0008 9BB2     		uxth	r3, r3
 3380 000a 0383     		strh	r3, [r0, #24]	@ movhi
2123:./Library/stm32f4xx_tim.c **** }
 3381              		.loc 1 2123 3 is_stmt 1 view .LVU1097
2123:./Library/stm32f4xx_tim.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 134


 3382              		.loc 1 2123 15 is_stmt 0 view .LVU1098
 3383 000c 038B     		ldrh	r3, [r0, #24]
 3384 000e 9BB2     		uxth	r3, r3
2123:./Library/stm32f4xx_tim.c **** }
 3385              		.loc 1 2123 18 view .LVU1099
 3386 0010 0902     		lsls	r1, r1, #8
 3387              	.LVL347:
2123:./Library/stm32f4xx_tim.c **** }
 3388              		.loc 1 2123 18 view .LVU1100
 3389 0012 89B2     		uxth	r1, r1
2123:./Library/stm32f4xx_tim.c **** }
 3390              		.loc 1 2123 15 view .LVU1101
 3391 0014 0B43     		orrs	r3, r3, r1
 3392 0016 0383     		strh	r3, [r0, #24]	@ movhi
2124:./Library/stm32f4xx_tim.c **** 
 3393              		.loc 1 2124 1 view .LVU1102
 3394 0018 7047     		bx	lr
 3395              		.cfi_endproc
 3396              	.LFE181:
 3398              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 3399              		.align	1
 3400              		.global	TIM_PWMIConfig
 3401              		.syntax unified
 3402              		.thumb
 3403              		.thumb_func
 3405              	TIM_PWMIConfig:
 3406              	.LVL348:
 3407              	.LFB175:
1969:./Library/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3408              		.loc 1 1969 1 is_stmt 1 view -0
 3409              		.cfi_startproc
 3410              		@ args = 0, pretend = 0, frame = 0
 3411              		@ frame_needed = 0, uses_anonymous_args = 0
1969:./Library/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3412              		.loc 1 1969 1 is_stmt 0 view .LVU1104
 3413 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3414              	.LCFI10:
 3415              		.cfi_def_cfa_offset 24
 3416              		.cfi_offset 3, -24
 3417              		.cfi_offset 4, -20
 3418              		.cfi_offset 5, -16
 3419              		.cfi_offset 6, -12
 3420              		.cfi_offset 7, -8
 3421              		.cfi_offset 14, -4
 3422 0002 0546     		mov	r5, r0
 3423 0004 0C46     		mov	r4, r1
1970:./Library/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 3424              		.loc 1 1970 3 is_stmt 1 view .LVU1105
 3425              	.LVL349:
1971:./Library/stm32f4xx_tim.c **** 
 3426              		.loc 1 1971 3 view .LVU1106
1974:./Library/stm32f4xx_tim.c **** 
 3427              		.loc 1 1974 3 view .LVU1107
1977:./Library/stm32f4xx_tim.c ****   {
 3428              		.loc 1 1977 3 view .LVU1108
1977:./Library/stm32f4xx_tim.c ****   {
 3429              		.loc 1 1977 23 is_stmt 0 view .LVU1109
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 135


 3430 0006 4988     		ldrh	r1, [r1, #2]
 3431              	.LVL350:
1977:./Library/stm32f4xx_tim.c ****   {
 3432              		.loc 1 1977 6 view .LVU1110
 3433 0008 C9B9     		cbnz	r1, .L140
1979:./Library/stm32f4xx_tim.c ****   }
 3434              		.loc 1 1979 24 view .LVU1111
 3435 000a 0226     		movs	r6, #2
 3436              	.L136:
 3437              	.LVL351:
1986:./Library/stm32f4xx_tim.c ****   {
 3438              		.loc 1 1986 3 is_stmt 1 view .LVU1112
1986:./Library/stm32f4xx_tim.c ****   {
 3439              		.loc 1 1986 23 is_stmt 0 view .LVU1113
 3440 000c A288     		ldrh	r2, [r4, #4]
1986:./Library/stm32f4xx_tim.c ****   {
 3441              		.loc 1 1986 6 view .LVU1114
 3442 000e 012A     		cmp	r2, #1
 3443 0010 17D0     		beq	.L143
1992:./Library/stm32f4xx_tim.c ****   }
 3444              		.loc 1 1992 25 view .LVU1115
 3445 0012 0127     		movs	r7, #1
 3446              	.L137:
 3447              	.LVL352:
1994:./Library/stm32f4xx_tim.c ****   {
 3448              		.loc 1 1994 3 is_stmt 1 view .LVU1116
1994:./Library/stm32f4xx_tim.c ****   {
 3449              		.loc 1 1994 23 is_stmt 0 view .LVU1117
 3450 0014 2388     		ldrh	r3, [r4]
1994:./Library/stm32f4xx_tim.c ****   {
 3451              		.loc 1 1994 6 view .LVU1118
 3452 0016 B3B9     		cbnz	r3, .L138
1997:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3453              		.loc 1 1997 5 is_stmt 1 view .LVU1119
 3454 0018 2389     		ldrh	r3, [r4, #8]
 3455 001a 2846     		mov	r0, r5
 3456              	.LVL353:
1997:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3457              		.loc 1 1997 5 is_stmt 0 view .LVU1120
 3458 001c FFF7FEFF 		bl	TI1_Config
 3459              	.LVL354:
2000:./Library/stm32f4xx_tim.c ****     /* TI2 Configuration */
 3460              		.loc 1 2000 5 is_stmt 1 view .LVU1121
 3461 0020 E188     		ldrh	r1, [r4, #6]
 3462 0022 2846     		mov	r0, r5
 3463 0024 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3464              	.LVL355:
2002:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 3465              		.loc 1 2002 5 view .LVU1122
 3466 0028 2389     		ldrh	r3, [r4, #8]
 3467 002a 3A46     		mov	r2, r7
 3468 002c 3146     		mov	r1, r6
 3469 002e 2846     		mov	r0, r5
 3470 0030 FFF7FEFF 		bl	TI2_Config
 3471              	.LVL356:
2004:./Library/stm32f4xx_tim.c ****   }
 3472              		.loc 1 2004 5 view .LVU1123
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 136


 3473 0034 E188     		ldrh	r1, [r4, #6]
 3474 0036 2846     		mov	r0, r5
 3475 0038 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3476              	.LVL357:
 3477              	.L135:
2018:./Library/stm32f4xx_tim.c **** 
 3478              		.loc 1 2018 1 is_stmt 0 view .LVU1124
 3479 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3480              	.LVL358:
 3481              	.L140:
1983:./Library/stm32f4xx_tim.c ****   }
 3482              		.loc 1 1983 24 view .LVU1125
 3483 003e 0026     		movs	r6, #0
 3484 0040 E4E7     		b	.L136
 3485              	.LVL359:
 3486              	.L143:
1988:./Library/stm32f4xx_tim.c ****   }
 3487              		.loc 1 1988 25 view .LVU1126
 3488 0042 0227     		movs	r7, #2
 3489 0044 E6E7     		b	.L137
 3490              	.LVL360:
 3491              	.L138:
2009:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3492              		.loc 1 2009 5 is_stmt 1 view .LVU1127
 3493 0046 2389     		ldrh	r3, [r4, #8]
 3494 0048 2846     		mov	r0, r5
 3495              	.LVL361:
2009:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3496              		.loc 1 2009 5 is_stmt 0 view .LVU1128
 3497 004a FFF7FEFF 		bl	TI2_Config
 3498              	.LVL362:
2012:./Library/stm32f4xx_tim.c ****     /* TI1 Configuration */
 3499              		.loc 1 2012 5 is_stmt 1 view .LVU1129
 3500 004e E188     		ldrh	r1, [r4, #6]
 3501 0050 2846     		mov	r0, r5
 3502 0052 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3503              	.LVL363:
2014:./Library/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 3504              		.loc 1 2014 5 view .LVU1130
 3505 0056 2389     		ldrh	r3, [r4, #8]
 3506 0058 3A46     		mov	r2, r7
 3507 005a 3146     		mov	r1, r6
 3508 005c 2846     		mov	r0, r5
 3509 005e FFF7FEFF 		bl	TI1_Config
 3510              	.LVL364:
2016:./Library/stm32f4xx_tim.c ****   }
 3511              		.loc 1 2016 5 view .LVU1131
 3512 0062 E188     		ldrh	r1, [r4, #6]
 3513 0064 2846     		mov	r0, r5
 3514 0066 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3515              	.LVL365:
2018:./Library/stm32f4xx_tim.c **** 
 3516              		.loc 1 2018 1 is_stmt 0 view .LVU1132
 3517 006a E7E7     		b	.L135
 3518              		.cfi_endproc
 3519              	.LFE175:
 3521              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 137


 3522              		.align	1
 3523              		.global	TIM_SetIC3Prescaler
 3524              		.syntax unified
 3525              		.thumb
 3526              		.thumb_func
 3528              	TIM_SetIC3Prescaler:
 3529              	.LVL366:
 3530              	.LFB182:
2138:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3531              		.loc 1 2138 1 is_stmt 1 view -0
 3532              		.cfi_startproc
 3533              		@ args = 0, pretend = 0, frame = 0
 3534              		@ frame_needed = 0, uses_anonymous_args = 0
 3535              		@ link register save eliminated.
2140:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3536              		.loc 1 2140 3 view .LVU1134
2141:./Library/stm32f4xx_tim.c **** 
 3537              		.loc 1 2141 3 view .LVU1135
2144:./Library/stm32f4xx_tim.c **** 
 3538              		.loc 1 2144 3 view .LVU1136
2144:./Library/stm32f4xx_tim.c **** 
 3539              		.loc 1 2144 15 is_stmt 0 view .LVU1137
 3540 0000 838B     		ldrh	r3, [r0, #28]
 3541 0002 9BB2     		uxth	r3, r3
 3542 0004 23F00C03 		bic	r3, r3, #12
 3543 0008 9BB2     		uxth	r3, r3
 3544 000a 8383     		strh	r3, [r0, #28]	@ movhi
2147:./Library/stm32f4xx_tim.c **** }
 3545              		.loc 1 2147 3 is_stmt 1 view .LVU1138
2147:./Library/stm32f4xx_tim.c **** }
 3546              		.loc 1 2147 15 is_stmt 0 view .LVU1139
 3547 000c 838B     		ldrh	r3, [r0, #28]
 3548 000e 9BB2     		uxth	r3, r3
 3549 0010 0B43     		orrs	r3, r3, r1
 3550 0012 8383     		strh	r3, [r0, #28]	@ movhi
2148:./Library/stm32f4xx_tim.c **** 
 3551              		.loc 1 2148 1 view .LVU1140
 3552 0014 7047     		bx	lr
 3553              		.cfi_endproc
 3554              	.LFE182:
 3556              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 3557              		.align	1
 3558              		.global	TIM_SetIC4Prescaler
 3559              		.syntax unified
 3560              		.thumb
 3561              		.thumb_func
 3563              	TIM_SetIC4Prescaler:
 3564              	.LVL367:
 3565              	.LFB183:
2162:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3566              		.loc 1 2162 1 is_stmt 1 view -0
 3567              		.cfi_startproc
 3568              		@ args = 0, pretend = 0, frame = 0
 3569              		@ frame_needed = 0, uses_anonymous_args = 0
 3570              		@ link register save eliminated.
2164:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3571              		.loc 1 2164 3 view .LVU1142
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 138


2165:./Library/stm32f4xx_tim.c **** 
 3572              		.loc 1 2165 3 view .LVU1143
2168:./Library/stm32f4xx_tim.c **** 
 3573              		.loc 1 2168 3 view .LVU1144
2168:./Library/stm32f4xx_tim.c **** 
 3574              		.loc 1 2168 15 is_stmt 0 view .LVU1145
 3575 0000 838B     		ldrh	r3, [r0, #28]
 3576 0002 9BB2     		uxth	r3, r3
 3577 0004 23F44063 		bic	r3, r3, #3072
 3578 0008 9BB2     		uxth	r3, r3
 3579 000a 8383     		strh	r3, [r0, #28]	@ movhi
2171:./Library/stm32f4xx_tim.c **** }
 3580              		.loc 1 2171 3 is_stmt 1 view .LVU1146
2171:./Library/stm32f4xx_tim.c **** }
 3581              		.loc 1 2171 15 is_stmt 0 view .LVU1147
 3582 000c 838B     		ldrh	r3, [r0, #28]
 3583 000e 9BB2     		uxth	r3, r3
2171:./Library/stm32f4xx_tim.c **** }
 3584              		.loc 1 2171 18 view .LVU1148
 3585 0010 0902     		lsls	r1, r1, #8
 3586              	.LVL368:
2171:./Library/stm32f4xx_tim.c **** }
 3587              		.loc 1 2171 18 view .LVU1149
 3588 0012 89B2     		uxth	r1, r1
2171:./Library/stm32f4xx_tim.c **** }
 3589              		.loc 1 2171 15 view .LVU1150
 3590 0014 0B43     		orrs	r3, r3, r1
 3591 0016 8383     		strh	r3, [r0, #28]	@ movhi
2172:./Library/stm32f4xx_tim.c **** /**
 3592              		.loc 1 2172 1 view .LVU1151
 3593 0018 7047     		bx	lr
 3594              		.cfi_endproc
 3595              	.LFE183:
 3597              		.section	.text.TIM_ICInit,"ax",%progbits
 3598              		.align	1
 3599              		.global	TIM_ICInit
 3600              		.syntax unified
 3601              		.thumb
 3602              		.thumb_func
 3604              	TIM_ICInit:
 3605              	.LVL369:
 3606              	.LFB173:
1894:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3607              		.loc 1 1894 1 is_stmt 1 view -0
 3608              		.cfi_startproc
 3609              		@ args = 0, pretend = 0, frame = 0
 3610              		@ frame_needed = 0, uses_anonymous_args = 0
1894:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3611              		.loc 1 1894 1 is_stmt 0 view .LVU1153
 3612 0000 38B5     		push	{r3, r4, r5, lr}
 3613              	.LCFI11:
 3614              		.cfi_def_cfa_offset 16
 3615              		.cfi_offset 3, -16
 3616              		.cfi_offset 4, -12
 3617              		.cfi_offset 5, -8
 3618              		.cfi_offset 14, -4
 3619 0002 0546     		mov	r5, r0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 139


 3620 0004 0C46     		mov	r4, r1
1896:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 3621              		.loc 1 1896 3 is_stmt 1 view .LVU1154
1897:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 3622              		.loc 1 1897 3 view .LVU1155
1898:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 3623              		.loc 1 1898 3 view .LVU1156
1899:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 3624              		.loc 1 1899 3 view .LVU1157
1900:./Library/stm32f4xx_tim.c ****   
 3625              		.loc 1 1900 3 view .LVU1158
1902:./Library/stm32f4xx_tim.c ****   {
 3626              		.loc 1 1902 3 view .LVU1159
1902:./Library/stm32f4xx_tim.c ****   {
 3627              		.loc 1 1902 23 is_stmt 0 view .LVU1160
 3628 0006 0B88     		ldrh	r3, [r1]
1902:./Library/stm32f4xx_tim.c ****   {
 3629              		.loc 1 1902 6 view .LVU1161
 3630 0008 6BB1     		cbz	r3, .L152
1911:./Library/stm32f4xx_tim.c ****   {
 3631              		.loc 1 1911 8 is_stmt 1 view .LVU1162
1911:./Library/stm32f4xx_tim.c ****   {
 3632              		.loc 1 1911 11 is_stmt 0 view .LVU1163
 3633 000a 042B     		cmp	r3, #4
 3634 000c 15D0     		beq	.L153
1921:./Library/stm32f4xx_tim.c ****   {
 3635              		.loc 1 1921 8 is_stmt 1 view .LVU1164
1921:./Library/stm32f4xx_tim.c ****   {
 3636              		.loc 1 1921 11 is_stmt 0 view .LVU1165
 3637 000e 082B     		cmp	r3, #8
 3638 0010 1DD0     		beq	.L154
1934:./Library/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3639              		.loc 1 1934 5 is_stmt 1 view .LVU1166
1935:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3640              		.loc 1 1935 5 view .LVU1167
 3641 0012 0B89     		ldrh	r3, [r1, #8]
 3642 0014 8A88     		ldrh	r2, [r1, #4]
 3643 0016 4988     		ldrh	r1, [r1, #2]
 3644              	.LVL370:
1935:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3645              		.loc 1 1935 5 is_stmt 0 view .LVU1168
 3646 0018 FFF7FEFF 		bl	TI4_Config
 3647              	.LVL371:
1939:./Library/stm32f4xx_tim.c ****   }
 3648              		.loc 1 1939 5 is_stmt 1 view .LVU1169
 3649 001c E188     		ldrh	r1, [r4, #6]
 3650 001e 2846     		mov	r0, r5
 3651 0020 FFF7FEFF 		bl	TIM_SetIC4Prescaler
 3652              	.LVL372:
 3653              	.L146:
1941:./Library/stm32f4xx_tim.c **** 
 3654              		.loc 1 1941 1 is_stmt 0 view .LVU1170
 3655 0024 38BD     		pop	{r3, r4, r5, pc}
 3656              	.LVL373:
 3657              	.L152:
1905:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3658              		.loc 1 1905 5 is_stmt 1 view .LVU1171
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 140


 3659 0026 0B89     		ldrh	r3, [r1, #8]
 3660 0028 8A88     		ldrh	r2, [r1, #4]
 3661 002a 4988     		ldrh	r1, [r1, #2]
 3662              	.LVL374:
1905:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3663              		.loc 1 1905 5 is_stmt 0 view .LVU1172
 3664 002c FFF7FEFF 		bl	TI1_Config
 3665              	.LVL375:
1909:./Library/stm32f4xx_tim.c ****   }
 3666              		.loc 1 1909 5 is_stmt 1 view .LVU1173
 3667 0030 E188     		ldrh	r1, [r4, #6]
 3668 0032 2846     		mov	r0, r5
 3669 0034 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3670              	.LVL376:
 3671 0038 F4E7     		b	.L146
 3672              	.LVL377:
 3673              	.L153:
1914:./Library/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3674              		.loc 1 1914 5 view .LVU1174
1915:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3675              		.loc 1 1915 5 view .LVU1175
 3676 003a 0B89     		ldrh	r3, [r1, #8]
 3677 003c 8A88     		ldrh	r2, [r1, #4]
 3678 003e 4988     		ldrh	r1, [r1, #2]
 3679              	.LVL378:
1915:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3680              		.loc 1 1915 5 is_stmt 0 view .LVU1176
 3681 0040 FFF7FEFF 		bl	TI2_Config
 3682              	.LVL379:
1919:./Library/stm32f4xx_tim.c ****   }
 3683              		.loc 1 1919 5 is_stmt 1 view .LVU1177
 3684 0044 E188     		ldrh	r1, [r4, #6]
 3685 0046 2846     		mov	r0, r5
 3686 0048 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3687              	.LVL380:
 3688 004c EAE7     		b	.L146
 3689              	.LVL381:
 3690              	.L154:
1924:./Library/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 3691              		.loc 1 1924 5 view .LVU1178
1925:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3692              		.loc 1 1925 5 view .LVU1179
 3693 004e 0B89     		ldrh	r3, [r1, #8]
 3694 0050 8A88     		ldrh	r2, [r1, #4]
 3695 0052 4988     		ldrh	r1, [r1, #2]
 3696              	.LVL382:
1925:./Library/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3697              		.loc 1 1925 5 is_stmt 0 view .LVU1180
 3698 0054 FFF7FEFF 		bl	TI3_Config
 3699              	.LVL383:
1929:./Library/stm32f4xx_tim.c ****   }
 3700              		.loc 1 1929 5 is_stmt 1 view .LVU1181
 3701 0058 E188     		ldrh	r1, [r4, #6]
 3702 005a 2846     		mov	r0, r5
 3703 005c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 3704              	.LVL384:
 3705 0060 E0E7     		b	.L146
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 141


 3706              		.cfi_endproc
 3707              	.LFE173:
 3709              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 3710              		.align	1
 3711              		.global	TIM_BDTRConfig
 3712              		.syntax unified
 3713              		.thumb
 3714              		.thumb_func
 3716              	TIM_BDTRConfig:
 3717              	.LVL385:
 3718              	.LFB184:
2215:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3719              		.loc 1 2215 1 view -0
 3720              		.cfi_startproc
 3721              		@ args = 0, pretend = 0, frame = 0
 3722              		@ frame_needed = 0, uses_anonymous_args = 0
2215:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3723              		.loc 1 2215 1 is_stmt 0 view .LVU1183
 3724 0000 70B5     		push	{r4, r5, r6, lr}
 3725              	.LCFI12:
 3726              		.cfi_def_cfa_offset 16
 3727              		.cfi_offset 4, -16
 3728              		.cfi_offset 5, -12
 3729              		.cfi_offset 6, -8
 3730              		.cfi_offset 14, -4
2217:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 3731              		.loc 1 2217 3 is_stmt 1 view .LVU1184
2218:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 3732              		.loc 1 2218 3 view .LVU1185
2219:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 3733              		.loc 1 2219 3 view .LVU1186
2220:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 3734              		.loc 1 2220 3 view .LVU1187
2221:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 3735              		.loc 1 2221 3 view .LVU1188
2222:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 3736              		.loc 1 2222 3 view .LVU1189
2223:./Library/stm32f4xx_tim.c **** 
 3737              		.loc 1 2223 3 view .LVU1190
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3738              		.loc 1 2227 3 view .LVU1191
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3739              		.loc 1 2227 44 is_stmt 0 view .LVU1192
 3740 0002 0D88     		ldrh	r5, [r1]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3741              		.loc 1 2227 80 view .LVU1193
 3742 0004 4E88     		ldrh	r6, [r1, #2]
2228:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 3743              		.loc 1 2228 32 view .LVU1194
 3744 0006 8C88     		ldrh	r4, [r1, #4]
2228:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 3745              		.loc 1 2228 68 view .LVU1195
 3746 0008 B1F806E0 		ldrh	lr, [r1, #6]
2229:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 3747              		.loc 1 2229 32 view .LVU1196
 3748 000c B1F808C0 		ldrh	ip, [r1, #8]
2229:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 142


 3749              		.loc 1 2229 64 view .LVU1197
 3750 0010 4A89     		ldrh	r2, [r1, #10]
2230:./Library/stm32f4xx_tim.c **** }
 3751              		.loc 1 2230 32 view .LVU1198
 3752 0012 8B89     		ldrh	r3, [r1, #12]
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3753              		.loc 1 2227 14 view .LVU1199
 3754 0014 45EA0601 		orr	r1, r5, r6
 3755              	.LVL386:
2227:./Library/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3756              		.loc 1 2227 14 view .LVU1200
 3757 0018 2143     		orrs	r1, r1, r4
 3758 001a 4EEA0101 		orr	r1, lr, r1
 3759 001e 4CEA0101 		orr	r1, ip, r1
 3760 0022 0A43     		orrs	r2, r2, r1
 3761 0024 1343     		orrs	r3, r3, r2
 3762 0026 A0F84430 		strh	r3, [r0, #68]	@ movhi
2231:./Library/stm32f4xx_tim.c **** 
 3763              		.loc 1 2231 1 view .LVU1201
 3764 002a 70BD     		pop	{r4, r5, r6, pc}
 3765              		.cfi_endproc
 3766              	.LFE184:
 3768              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 3769              		.align	1
 3770              		.global	TIM_BDTRStructInit
 3771              		.syntax unified
 3772              		.thumb
 3773              		.thumb_func
 3775              	TIM_BDTRStructInit:
 3776              	.LVL387:
 3777              	.LFB185:
2240:./Library/stm32f4xx_tim.c ****   /* Set the default configuration */
 3778              		.loc 1 2240 1 is_stmt 1 view -0
 3779              		.cfi_startproc
 3780              		@ args = 0, pretend = 0, frame = 0
 3781              		@ frame_needed = 0, uses_anonymous_args = 0
 3782              		@ link register save eliminated.
2242:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 3783              		.loc 1 2242 3 view .LVU1203
2242:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 3784              		.loc 1 2242 37 is_stmt 0 view .LVU1204
 3785 0000 0023     		movs	r3, #0
 3786 0002 0380     		strh	r3, [r0]	@ movhi
2243:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 3787              		.loc 1 2243 3 is_stmt 1 view .LVU1205
2243:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 3788              		.loc 1 2243 37 is_stmt 0 view .LVU1206
 3789 0004 4380     		strh	r3, [r0, #2]	@ movhi
2244:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 3790              		.loc 1 2244 3 is_stmt 1 view .LVU1207
2244:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 3791              		.loc 1 2244 37 is_stmt 0 view .LVU1208
 3792 0006 8380     		strh	r3, [r0, #4]	@ movhi
2245:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 3793              		.loc 1 2245 3 is_stmt 1 view .LVU1209
2245:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 3794              		.loc 1 2245 36 is_stmt 0 view .LVU1210
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 143


 3795 0008 C380     		strh	r3, [r0, #6]	@ movhi
2246:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 3796              		.loc 1 2246 3 is_stmt 1 view .LVU1211
2246:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 3797              		.loc 1 2246 33 is_stmt 0 view .LVU1212
 3798 000a 0381     		strh	r3, [r0, #8]	@ movhi
2247:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 3799              		.loc 1 2247 3 is_stmt 1 view .LVU1213
2247:./Library/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 3800              		.loc 1 2247 41 is_stmt 0 view .LVU1214
 3801 000c 4381     		strh	r3, [r0, #10]	@ movhi
2248:./Library/stm32f4xx_tim.c **** }
 3802              		.loc 1 2248 3 is_stmt 1 view .LVU1215
2248:./Library/stm32f4xx_tim.c **** }
 3803              		.loc 1 2248 43 is_stmt 0 view .LVU1216
 3804 000e 8381     		strh	r3, [r0, #12]	@ movhi
2249:./Library/stm32f4xx_tim.c **** 
 3805              		.loc 1 2249 1 view .LVU1217
 3806 0010 7047     		bx	lr
 3807              		.cfi_endproc
 3808              	.LFE185:
 3810              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 3811              		.align	1
 3812              		.global	TIM_CtrlPWMOutputs
 3813              		.syntax unified
 3814              		.thumb
 3815              		.thumb_func
 3817              	TIM_CtrlPWMOutputs:
 3818              	.LVL388:
 3819              	.LFB186:
2259:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3820              		.loc 1 2259 1 is_stmt 1 view -0
 3821              		.cfi_startproc
 3822              		@ args = 0, pretend = 0, frame = 0
 3823              		@ frame_needed = 0, uses_anonymous_args = 0
 3824              		@ link register save eliminated.
2261:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3825              		.loc 1 2261 3 view .LVU1219
2262:./Library/stm32f4xx_tim.c **** 
 3826              		.loc 1 2262 3 view .LVU1220
2264:./Library/stm32f4xx_tim.c ****   {
 3827              		.loc 1 2264 3 view .LVU1221
2264:./Library/stm32f4xx_tim.c ****   {
 3828              		.loc 1 2264 6 is_stmt 0 view .LVU1222
 3829 0000 49B1     		cbz	r1, .L159
2267:./Library/stm32f4xx_tim.c ****   }
 3830              		.loc 1 2267 5 is_stmt 1 view .LVU1223
2267:./Library/stm32f4xx_tim.c ****   }
 3831              		.loc 1 2267 16 is_stmt 0 view .LVU1224
 3832 0002 B0F84430 		ldrh	r3, [r0, #68]
 3833 0006 6FEA4343 		mvn	r3, r3, lsl #17
 3834 000a 6FEA5343 		mvn	r3, r3, lsr #17
 3835 000e 9BB2     		uxth	r3, r3
 3836 0010 A0F84430 		strh	r3, [r0, #68]	@ movhi
 3837 0014 7047     		bx	lr
 3838              	.L159:
2272:./Library/stm32f4xx_tim.c ****   }  
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 144


 3839              		.loc 1 2272 5 is_stmt 1 view .LVU1225
2272:./Library/stm32f4xx_tim.c ****   }  
 3840              		.loc 1 2272 16 is_stmt 0 view .LVU1226
 3841 0016 B0F84430 		ldrh	r3, [r0, #68]
 3842 001a C3F30E03 		ubfx	r3, r3, #0, #15
 3843 001e A0F84430 		strh	r3, [r0, #68]	@ movhi
2274:./Library/stm32f4xx_tim.c **** 
 3844              		.loc 1 2274 1 view .LVU1227
 3845 0022 7047     		bx	lr
 3846              		.cfi_endproc
 3847              	.LFE186:
 3849              		.section	.text.TIM_SelectCOM,"ax",%progbits
 3850              		.align	1
 3851              		.global	TIM_SelectCOM
 3852              		.syntax unified
 3853              		.thumb
 3854              		.thumb_func
 3856              	TIM_SelectCOM:
 3857              	.LVL389:
 3858              	.LFB187:
2284:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3859              		.loc 1 2284 1 is_stmt 1 view -0
 3860              		.cfi_startproc
 3861              		@ args = 0, pretend = 0, frame = 0
 3862              		@ frame_needed = 0, uses_anonymous_args = 0
 3863              		@ link register save eliminated.
2286:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3864              		.loc 1 2286 3 view .LVU1229
2287:./Library/stm32f4xx_tim.c **** 
 3865              		.loc 1 2287 3 view .LVU1230
2289:./Library/stm32f4xx_tim.c ****   {
 3866              		.loc 1 2289 3 view .LVU1231
2289:./Library/stm32f4xx_tim.c ****   {
 3867              		.loc 1 2289 6 is_stmt 0 view .LVU1232
 3868 0000 29B1     		cbz	r1, .L162
2292:./Library/stm32f4xx_tim.c ****   }
 3869              		.loc 1 2292 5 is_stmt 1 view .LVU1233
2292:./Library/stm32f4xx_tim.c ****   }
 3870              		.loc 1 2292 15 is_stmt 0 view .LVU1234
 3871 0002 8388     		ldrh	r3, [r0, #4]
 3872 0004 9BB2     		uxth	r3, r3
 3873 0006 43F00403 		orr	r3, r3, #4
 3874 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3875 000c 7047     		bx	lr
 3876              	.L162:
2297:./Library/stm32f4xx_tim.c ****   }
 3877              		.loc 1 2297 5 is_stmt 1 view .LVU1235
2297:./Library/stm32f4xx_tim.c ****   }
 3878              		.loc 1 2297 15 is_stmt 0 view .LVU1236
 3879 000e 8388     		ldrh	r3, [r0, #4]
 3880 0010 9BB2     		uxth	r3, r3
 3881 0012 23F00403 		bic	r3, r3, #4
 3882 0016 9BB2     		uxth	r3, r3
 3883 0018 8380     		strh	r3, [r0, #4]	@ movhi
2299:./Library/stm32f4xx_tim.c **** 
 3884              		.loc 1 2299 1 view .LVU1237
 3885 001a 7047     		bx	lr
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 145


 3886              		.cfi_endproc
 3887              	.LFE187:
 3889              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 3890              		.align	1
 3891              		.global	TIM_CCPreloadControl
 3892              		.syntax unified
 3893              		.thumb
 3894              		.thumb_func
 3896              	TIM_CCPreloadControl:
 3897              	.LVL390:
 3898              	.LFB188:
2309:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3899              		.loc 1 2309 1 is_stmt 1 view -0
 3900              		.cfi_startproc
 3901              		@ args = 0, pretend = 0, frame = 0
 3902              		@ frame_needed = 0, uses_anonymous_args = 0
 3903              		@ link register save eliminated.
2311:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3904              		.loc 1 2311 3 view .LVU1239
2312:./Library/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 3905              		.loc 1 2312 3 view .LVU1240
2313:./Library/stm32f4xx_tim.c ****   {
 3906              		.loc 1 2313 3 view .LVU1241
2313:./Library/stm32f4xx_tim.c ****   {
 3907              		.loc 1 2313 6 is_stmt 0 view .LVU1242
 3908 0000 29B1     		cbz	r1, .L165
2316:./Library/stm32f4xx_tim.c ****   }
 3909              		.loc 1 2316 5 is_stmt 1 view .LVU1243
2316:./Library/stm32f4xx_tim.c ****   }
 3910              		.loc 1 2316 15 is_stmt 0 view .LVU1244
 3911 0002 8388     		ldrh	r3, [r0, #4]
 3912 0004 9BB2     		uxth	r3, r3
 3913 0006 43F00103 		orr	r3, r3, #1
 3914 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3915 000c 7047     		bx	lr
 3916              	.L165:
2321:./Library/stm32f4xx_tim.c ****   }
 3917              		.loc 1 2321 5 is_stmt 1 view .LVU1245
2321:./Library/stm32f4xx_tim.c ****   }
 3918              		.loc 1 2321 15 is_stmt 0 view .LVU1246
 3919 000e 8388     		ldrh	r3, [r0, #4]
 3920 0010 9BB2     		uxth	r3, r3
 3921 0012 23F00103 		bic	r3, r3, #1
 3922 0016 9BB2     		uxth	r3, r3
 3923 0018 8380     		strh	r3, [r0, #4]	@ movhi
2323:./Library/stm32f4xx_tim.c **** /**
 3924              		.loc 1 2323 1 view .LVU1247
 3925 001a 7047     		bx	lr
 3926              		.cfi_endproc
 3927              	.LFE188:
 3929              		.section	.text.TIM_ITConfig,"ax",%progbits
 3930              		.align	1
 3931              		.global	TIM_ITConfig
 3932              		.syntax unified
 3933              		.thumb
 3934              		.thumb_func
 3936              	TIM_ITConfig:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 146


 3937              	.LVL391:
 3938              	.LFB189:
2366:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3939              		.loc 1 2366 1 is_stmt 1 view -0
 3940              		.cfi_startproc
 3941              		@ args = 0, pretend = 0, frame = 0
 3942              		@ frame_needed = 0, uses_anonymous_args = 0
 3943              		@ link register save eliminated.
2368:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 3944              		.loc 1 2368 3 view .LVU1249
2369:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3945              		.loc 1 2369 3 view .LVU1250
2370:./Library/stm32f4xx_tim.c ****   
 3946              		.loc 1 2370 3 view .LVU1251
2372:./Library/stm32f4xx_tim.c ****   {
 3947              		.loc 1 2372 3 view .LVU1252
2372:./Library/stm32f4xx_tim.c ****   {
 3948              		.loc 1 2372 6 is_stmt 0 view .LVU1253
 3949 0000 22B1     		cbz	r2, .L168
2375:./Library/stm32f4xx_tim.c ****   }
 3950              		.loc 1 2375 5 is_stmt 1 view .LVU1254
2375:./Library/stm32f4xx_tim.c ****   }
 3951              		.loc 1 2375 16 is_stmt 0 view .LVU1255
 3952 0002 8389     		ldrh	r3, [r0, #12]
 3953 0004 9BB2     		uxth	r3, r3
 3954 0006 1943     		orrs	r1, r1, r3
 3955              	.LVL392:
2375:./Library/stm32f4xx_tim.c ****   }
 3956              		.loc 1 2375 16 view .LVU1256
 3957 0008 8181     		strh	r1, [r0, #12]	@ movhi
 3958 000a 7047     		bx	lr
 3959              	.LVL393:
 3960              	.L168:
2380:./Library/stm32f4xx_tim.c ****   }
 3961              		.loc 1 2380 5 is_stmt 1 view .LVU1257
2380:./Library/stm32f4xx_tim.c ****   }
 3962              		.loc 1 2380 16 is_stmt 0 view .LVU1258
 3963 000c 8389     		ldrh	r3, [r0, #12]
2380:./Library/stm32f4xx_tim.c ****   }
 3964              		.loc 1 2380 19 view .LVU1259
 3965 000e C943     		mvns	r1, r1
 3966              	.LVL394:
2380:./Library/stm32f4xx_tim.c ****   }
 3967              		.loc 1 2380 19 view .LVU1260
 3968 0010 89B2     		uxth	r1, r1
2380:./Library/stm32f4xx_tim.c ****   }
 3969              		.loc 1 2380 16 view .LVU1261
 3970 0012 1940     		ands	r1, r1, r3
 3971 0014 8181     		strh	r1, [r0, #12]	@ movhi
2382:./Library/stm32f4xx_tim.c **** 
 3972              		.loc 1 2382 1 view .LVU1262
 3973 0016 7047     		bx	lr
 3974              		.cfi_endproc
 3975              	.LFE189:
 3977              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 3978              		.align	1
 3979              		.global	TIM_GenerateEvent
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 147


 3980              		.syntax unified
 3981              		.thumb
 3982              		.thumb_func
 3984              	TIM_GenerateEvent:
 3985              	.LVL395:
 3986              	.LFB190:
2404:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 3987              		.loc 1 2404 1 is_stmt 1 view -0
 3988              		.cfi_startproc
 3989              		@ args = 0, pretend = 0, frame = 0
 3990              		@ frame_needed = 0, uses_anonymous_args = 0
 3991              		@ link register save eliminated.
2406:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 3992              		.loc 1 2406 3 view .LVU1264
2407:./Library/stm32f4xx_tim.c ****  
 3993              		.loc 1 2407 3 view .LVU1265
2410:./Library/stm32f4xx_tim.c **** }
 3994              		.loc 1 2410 3 view .LVU1266
2410:./Library/stm32f4xx_tim.c **** }
 3995              		.loc 1 2410 13 is_stmt 0 view .LVU1267
 3996 0000 8182     		strh	r1, [r0, #20]	@ movhi
2411:./Library/stm32f4xx_tim.c **** 
 3997              		.loc 1 2411 1 view .LVU1268
 3998 0002 7047     		bx	lr
 3999              		.cfi_endproc
 4000              	.LFE190:
 4002              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 4003              		.align	1
 4004              		.global	TIM_GetFlagStatus
 4005              		.syntax unified
 4006              		.thumb
 4007              		.thumb_func
 4009              	TIM_GetFlagStatus:
 4010              	.LVL396:
 4011              	.LFB191:
2437:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 4012              		.loc 1 2437 1 is_stmt 1 view -0
 4013              		.cfi_startproc
 4014              		@ args = 0, pretend = 0, frame = 0
 4015              		@ frame_needed = 0, uses_anonymous_args = 0
 4016              		@ link register save eliminated.
2438:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4017              		.loc 1 2438 3 view .LVU1270
2440:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
 4018              		.loc 1 2440 3 view .LVU1271
2441:./Library/stm32f4xx_tim.c **** 
 4019              		.loc 1 2441 3 view .LVU1272
2444:./Library/stm32f4xx_tim.c ****   {
 4020              		.loc 1 2444 3 view .LVU1273
2444:./Library/stm32f4xx_tim.c ****   {
 4021              		.loc 1 2444 12 is_stmt 0 view .LVU1274
 4022 0000 038A     		ldrh	r3, [r0, #16]
2444:./Library/stm32f4xx_tim.c ****   {
 4023              		.loc 1 2444 6 view .LVU1275
 4024 0002 1942     		tst	r1, r3
 4025 0004 01D0     		beq	.L173
2446:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 148


 4026              		.loc 1 2446 15 view .LVU1276
 4027 0006 0120     		movs	r0, #1
 4028              	.LVL397:
2446:./Library/stm32f4xx_tim.c ****   }
 4029              		.loc 1 2446 15 view .LVU1277
 4030 0008 7047     		bx	lr
 4031              	.LVL398:
 4032              	.L173:
2450:./Library/stm32f4xx_tim.c ****   }
 4033              		.loc 1 2450 15 view .LVU1278
 4034 000a 0020     		movs	r0, #0
 4035              	.LVL399:
2452:./Library/stm32f4xx_tim.c **** }
 4036              		.loc 1 2452 3 is_stmt 1 view .LVU1279
2453:./Library/stm32f4xx_tim.c **** 
 4037              		.loc 1 2453 1 is_stmt 0 view .LVU1280
 4038 000c 7047     		bx	lr
 4039              		.cfi_endproc
 4040              	.LFE191:
 4042              		.section	.text.TIM_ClearFlag,"ax",%progbits
 4043              		.align	1
 4044              		.global	TIM_ClearFlag
 4045              		.syntax unified
 4046              		.thumb
 4047              		.thumb_func
 4049              	TIM_ClearFlag:
 4050              	.LVL400:
 4051              	.LFB192:
2479:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4052              		.loc 1 2479 1 is_stmt 1 view -0
 4053              		.cfi_startproc
 4054              		@ args = 0, pretend = 0, frame = 0
 4055              		@ frame_needed = 0, uses_anonymous_args = 0
 4056              		@ link register save eliminated.
2481:./Library/stm32f4xx_tim.c ****    
 4057              		.loc 1 2481 3 view .LVU1282
2484:./Library/stm32f4xx_tim.c **** }
 4058              		.loc 1 2484 3 view .LVU1283
2484:./Library/stm32f4xx_tim.c **** }
 4059              		.loc 1 2484 14 is_stmt 0 view .LVU1284
 4060 0000 C943     		mvns	r1, r1
 4061              	.LVL401:
2484:./Library/stm32f4xx_tim.c **** }
 4062              		.loc 1 2484 14 view .LVU1285
 4063 0002 89B2     		uxth	r1, r1
2484:./Library/stm32f4xx_tim.c **** }
 4064              		.loc 1 2484 12 view .LVU1286
 4065 0004 0182     		strh	r1, [r0, #16]	@ movhi
2485:./Library/stm32f4xx_tim.c **** 
 4066              		.loc 1 2485 1 view .LVU1287
 4067 0006 7047     		bx	lr
 4068              		.cfi_endproc
 4069              	.LFE192:
 4071              		.section	.text.TIM_GetITStatus,"ax",%progbits
 4072              		.align	1
 4073              		.global	TIM_GetITStatus
 4074              		.syntax unified
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 149


 4075              		.thumb
 4076              		.thumb_func
 4078              	TIM_GetITStatus:
 4079              	.LVL402:
 4080              	.LFB193:
2507:./Library/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 4081              		.loc 1 2507 1 is_stmt 1 view -0
 4082              		.cfi_startproc
 4083              		@ args = 0, pretend = 0, frame = 0
 4084              		@ frame_needed = 0, uses_anonymous_args = 0
 4085              		@ link register save eliminated.
2508:./Library/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 4086              		.loc 1 2508 3 view .LVU1289
2509:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4087              		.loc 1 2509 3 view .LVU1290
2511:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
 4088              		.loc 1 2511 3 view .LVU1291
2512:./Library/stm32f4xx_tim.c ****    
 4089              		.loc 1 2512 3 view .LVU1292
2514:./Library/stm32f4xx_tim.c ****   
 4090              		.loc 1 2514 3 view .LVU1293
2514:./Library/stm32f4xx_tim.c ****   
 4091              		.loc 1 2514 18 is_stmt 0 view .LVU1294
 4092 0000 028A     		ldrh	r2, [r0, #16]
 4093              	.LVL403:
2516:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4094              		.loc 1 2516 3 is_stmt 1 view .LVU1295
2516:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4095              		.loc 1 2516 18 is_stmt 0 view .LVU1296
 4096 0002 8389     		ldrh	r3, [r0, #12]
2516:./Library/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4097              		.loc 1 2516 12 view .LVU1297
 4098 0004 0B40     		ands	r3, r3, r1
 4099              	.LVL404:
2517:./Library/stm32f4xx_tim.c ****   {
 4100              		.loc 1 2517 3 is_stmt 1 view .LVU1298
2517:./Library/stm32f4xx_tim.c ****   {
 4101              		.loc 1 2517 6 is_stmt 0 view .LVU1299
 4102 0006 1142     		tst	r1, r2
 4103 0008 02D0     		beq	.L177
2517:./Library/stm32f4xx_tim.c ****   {
 4104              		.loc 1 2517 37 discriminator 1 view .LVU1300
 4105 000a 1BB9     		cbnz	r3, .L178
2523:./Library/stm32f4xx_tim.c ****   }
 4106              		.loc 1 2523 15 view .LVU1301
 4107 000c 0020     		movs	r0, #0
 4108              	.LVL405:
2523:./Library/stm32f4xx_tim.c ****   }
 4109              		.loc 1 2523 15 view .LVU1302
 4110 000e 7047     		bx	lr
 4111              	.LVL406:
 4112              	.L177:
2523:./Library/stm32f4xx_tim.c ****   }
 4113              		.loc 1 2523 15 view .LVU1303
 4114 0010 0020     		movs	r0, #0
 4115              	.LVL407:
2523:./Library/stm32f4xx_tim.c ****   }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 150


 4116              		.loc 1 2523 15 view .LVU1304
 4117 0012 7047     		bx	lr
 4118              	.LVL408:
 4119              	.L178:
2519:./Library/stm32f4xx_tim.c ****   }
 4120              		.loc 1 2519 15 view .LVU1305
 4121 0014 0120     		movs	r0, #1
 4122              	.LVL409:
2525:./Library/stm32f4xx_tim.c **** }
 4123              		.loc 1 2525 3 is_stmt 1 view .LVU1306
2526:./Library/stm32f4xx_tim.c **** 
 4124              		.loc 1 2526 1 is_stmt 0 view .LVU1307
 4125 0016 7047     		bx	lr
 4126              		.cfi_endproc
 4127              	.LFE193:
 4129              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 4130              		.align	1
 4131              		.global	TIM_ClearITPendingBit
 4132              		.syntax unified
 4133              		.thumb
 4134              		.thumb_func
 4136              	TIM_ClearITPendingBit:
 4137              	.LVL410:
 4138              	.LFB194:
2548:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4139              		.loc 1 2548 1 is_stmt 1 view -0
 4140              		.cfi_startproc
 4141              		@ args = 0, pretend = 0, frame = 0
 4142              		@ frame_needed = 0, uses_anonymous_args = 0
 4143              		@ link register save eliminated.
2550:./Library/stm32f4xx_tim.c **** 
 4144              		.loc 1 2550 3 view .LVU1309
2553:./Library/stm32f4xx_tim.c **** }
 4145              		.loc 1 2553 3 view .LVU1310
2553:./Library/stm32f4xx_tim.c **** }
 4146              		.loc 1 2553 14 is_stmt 0 view .LVU1311
 4147 0000 C943     		mvns	r1, r1
 4148              	.LVL411:
2553:./Library/stm32f4xx_tim.c **** }
 4149              		.loc 1 2553 14 view .LVU1312
 4150 0002 89B2     		uxth	r1, r1
2553:./Library/stm32f4xx_tim.c **** }
 4151              		.loc 1 2553 12 view .LVU1313
 4152 0004 0182     		strh	r1, [r0, #16]	@ movhi
2554:./Library/stm32f4xx_tim.c **** 
 4153              		.loc 1 2554 1 view .LVU1314
 4154 0006 7047     		bx	lr
 4155              		.cfi_endproc
 4156              	.LFE194:
 4158              		.section	.text.TIM_DMAConfig,"ax",%progbits
 4159              		.align	1
 4160              		.global	TIM_DMAConfig
 4161              		.syntax unified
 4162              		.thumb
 4163              		.thumb_func
 4165              	TIM_DMAConfig:
 4166              	.LVL412:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 151


 4167              	.LFB195:
2585:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4168              		.loc 1 2585 1 is_stmt 1 view -0
 4169              		.cfi_startproc
 4170              		@ args = 0, pretend = 0, frame = 0
 4171              		@ frame_needed = 0, uses_anonymous_args = 0
 4172              		@ link register save eliminated.
2587:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
 4173              		.loc 1 2587 3 view .LVU1316
2588:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 4174              		.loc 1 2588 3 view .LVU1317
2589:./Library/stm32f4xx_tim.c **** 
 4175              		.loc 1 2589 3 view .LVU1318
2592:./Library/stm32f4xx_tim.c **** }
 4176              		.loc 1 2592 3 view .LVU1319
2592:./Library/stm32f4xx_tim.c **** }
 4177              		.loc 1 2592 13 is_stmt 0 view .LVU1320
 4178 0000 1143     		orrs	r1, r1, r2
 4179              	.LVL413:
2592:./Library/stm32f4xx_tim.c **** }
 4180              		.loc 1 2592 13 view .LVU1321
 4181 0002 A0F84810 		strh	r1, [r0, #72]	@ movhi
2593:./Library/stm32f4xx_tim.c **** 
 4182              		.loc 1 2593 1 view .LVU1322
 4183 0006 7047     		bx	lr
 4184              		.cfi_endproc
 4185              	.LFE195:
 4187              		.section	.text.TIM_DMACmd,"ax",%progbits
 4188              		.align	1
 4189              		.global	TIM_DMACmd
 4190              		.syntax unified
 4191              		.thumb
 4192              		.thumb_func
 4194              	TIM_DMACmd:
 4195              	.LVL414:
 4196              	.LFB196:
2612:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4197              		.loc 1 2612 1 is_stmt 1 view -0
 4198              		.cfi_startproc
 4199              		@ args = 0, pretend = 0, frame = 0
 4200              		@ frame_needed = 0, uses_anonymous_args = 0
 4201              		@ link register save eliminated.
2614:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 4202              		.loc 1 2614 3 view .LVU1324
2615:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4203              		.loc 1 2615 3 view .LVU1325
2616:./Library/stm32f4xx_tim.c ****   
 4204              		.loc 1 2616 3 view .LVU1326
2618:./Library/stm32f4xx_tim.c ****   {
 4205              		.loc 1 2618 3 view .LVU1327
2618:./Library/stm32f4xx_tim.c ****   {
 4206              		.loc 1 2618 6 is_stmt 0 view .LVU1328
 4207 0000 22B1     		cbz	r2, .L182
2621:./Library/stm32f4xx_tim.c ****   }
 4208              		.loc 1 2621 5 is_stmt 1 view .LVU1329
2621:./Library/stm32f4xx_tim.c ****   }
 4209              		.loc 1 2621 16 is_stmt 0 view .LVU1330
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 152


 4210 0002 8389     		ldrh	r3, [r0, #12]
 4211 0004 9BB2     		uxth	r3, r3
 4212 0006 1943     		orrs	r1, r1, r3
 4213              	.LVL415:
2621:./Library/stm32f4xx_tim.c ****   }
 4214              		.loc 1 2621 16 view .LVU1331
 4215 0008 8181     		strh	r1, [r0, #12]	@ movhi
 4216 000a 7047     		bx	lr
 4217              	.LVL416:
 4218              	.L182:
2626:./Library/stm32f4xx_tim.c ****   }
 4219              		.loc 1 2626 5 is_stmt 1 view .LVU1332
2626:./Library/stm32f4xx_tim.c ****   }
 4220              		.loc 1 2626 16 is_stmt 0 view .LVU1333
 4221 000c 8389     		ldrh	r3, [r0, #12]
2626:./Library/stm32f4xx_tim.c ****   }
 4222              		.loc 1 2626 19 view .LVU1334
 4223 000e C943     		mvns	r1, r1
 4224              	.LVL417:
2626:./Library/stm32f4xx_tim.c ****   }
 4225              		.loc 1 2626 19 view .LVU1335
 4226 0010 89B2     		uxth	r1, r1
2626:./Library/stm32f4xx_tim.c ****   }
 4227              		.loc 1 2626 16 view .LVU1336
 4228 0012 1940     		ands	r1, r1, r3
 4229 0014 8181     		strh	r1, [r0, #12]	@ movhi
2628:./Library/stm32f4xx_tim.c **** 
 4230              		.loc 1 2628 1 view .LVU1337
 4231 0016 7047     		bx	lr
 4232              		.cfi_endproc
 4233              	.LFE196:
 4235              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 4236              		.align	1
 4237              		.global	TIM_SelectCCDMA
 4238              		.syntax unified
 4239              		.thumb
 4240              		.thumb_func
 4242              	TIM_SelectCCDMA:
 4243              	.LVL418:
 4244              	.LFB197:
2638:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4245              		.loc 1 2638 1 is_stmt 1 view -0
 4246              		.cfi_startproc
 4247              		@ args = 0, pretend = 0, frame = 0
 4248              		@ frame_needed = 0, uses_anonymous_args = 0
 4249              		@ link register save eliminated.
2640:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4250              		.loc 1 2640 3 view .LVU1339
2641:./Library/stm32f4xx_tim.c **** 
 4251              		.loc 1 2641 3 view .LVU1340
2643:./Library/stm32f4xx_tim.c ****   {
 4252              		.loc 1 2643 3 view .LVU1341
2643:./Library/stm32f4xx_tim.c ****   {
 4253              		.loc 1 2643 6 is_stmt 0 view .LVU1342
 4254 0000 29B1     		cbz	r1, .L185
2646:./Library/stm32f4xx_tim.c ****   }
 4255              		.loc 1 2646 5 is_stmt 1 view .LVU1343
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 153


2646:./Library/stm32f4xx_tim.c ****   }
 4256              		.loc 1 2646 15 is_stmt 0 view .LVU1344
 4257 0002 8388     		ldrh	r3, [r0, #4]
 4258 0004 9BB2     		uxth	r3, r3
 4259 0006 43F00803 		orr	r3, r3, #8
 4260 000a 8380     		strh	r3, [r0, #4]	@ movhi
 4261 000c 7047     		bx	lr
 4262              	.L185:
2651:./Library/stm32f4xx_tim.c ****   }
 4263              		.loc 1 2651 5 is_stmt 1 view .LVU1345
2651:./Library/stm32f4xx_tim.c ****   }
 4264              		.loc 1 2651 15 is_stmt 0 view .LVU1346
 4265 000e 8388     		ldrh	r3, [r0, #4]
 4266 0010 9BB2     		uxth	r3, r3
 4267 0012 23F00803 		bic	r3, r3, #8
 4268 0016 9BB2     		uxth	r3, r3
 4269 0018 8380     		strh	r3, [r0, #4]	@ movhi
2653:./Library/stm32f4xx_tim.c **** /**
 4270              		.loc 1 2653 1 view .LVU1347
 4271 001a 7047     		bx	lr
 4272              		.cfi_endproc
 4273              	.LFE197:
 4275              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 4276              		.align	1
 4277              		.global	TIM_InternalClockConfig
 4278              		.syntax unified
 4279              		.thumb
 4280              		.thumb_func
 4282              	TIM_InternalClockConfig:
 4283              	.LVL419:
 4284              	.LFB198:
2677:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4285              		.loc 1 2677 1 is_stmt 1 view -0
 4286              		.cfi_startproc
 4287              		@ args = 0, pretend = 0, frame = 0
 4288              		@ frame_needed = 0, uses_anonymous_args = 0
 4289              		@ link register save eliminated.
2679:./Library/stm32f4xx_tim.c **** 
 4290              		.loc 1 2679 3 view .LVU1349
2682:./Library/stm32f4xx_tim.c **** }
 4291              		.loc 1 2682 3 view .LVU1350
2682:./Library/stm32f4xx_tim.c **** }
 4292              		.loc 1 2682 14 is_stmt 0 view .LVU1351
 4293 0000 0389     		ldrh	r3, [r0, #8]
 4294 0002 9BB2     		uxth	r3, r3
 4295 0004 23F00703 		bic	r3, r3, #7
 4296 0008 9BB2     		uxth	r3, r3
 4297 000a 0381     		strh	r3, [r0, #8]	@ movhi
2683:./Library/stm32f4xx_tim.c **** 
 4298              		.loc 1 2683 1 view .LVU1352
 4299 000c 7047     		bx	lr
 4300              		.cfi_endproc
 4301              	.LFE198:
 4303              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 4304              		.align	1
 4305              		.global	TIM_SelectInputTrigger
 4306              		.syntax unified
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 154


 4307              		.thumb
 4308              		.thumb_func
 4310              	TIM_SelectInputTrigger:
 4311              	.LVL420:
 4312              	.LFB203:
2886:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4313              		.loc 1 2886 1 is_stmt 1 view -0
 4314              		.cfi_startproc
 4315              		@ args = 0, pretend = 0, frame = 0
 4316              		@ frame_needed = 0, uses_anonymous_args = 0
 4317              		@ link register save eliminated.
2887:./Library/stm32f4xx_tim.c **** 
 4318              		.loc 1 2887 3 view .LVU1354
2890:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
 4319              		.loc 1 2890 3 view .LVU1355
2891:./Library/stm32f4xx_tim.c **** 
 4320              		.loc 1 2891 3 view .LVU1356
2894:./Library/stm32f4xx_tim.c **** 
 4321              		.loc 1 2894 3 view .LVU1357
2894:./Library/stm32f4xx_tim.c **** 
 4322              		.loc 1 2894 11 is_stmt 0 view .LVU1358
 4323 0000 0389     		ldrh	r3, [r0, #8]
 4324 0002 9BB2     		uxth	r3, r3
 4325              	.LVL421:
2897:./Library/stm32f4xx_tim.c **** 
 4326              		.loc 1 2897 3 is_stmt 1 view .LVU1359
2897:./Library/stm32f4xx_tim.c **** 
 4327              		.loc 1 2897 11 is_stmt 0 view .LVU1360
 4328 0004 23F07003 		bic	r3, r3, #112
 4329              	.LVL422:
2900:./Library/stm32f4xx_tim.c **** 
 4330              		.loc 1 2900 3 is_stmt 1 view .LVU1361
2900:./Library/stm32f4xx_tim.c **** 
 4331              		.loc 1 2900 11 is_stmt 0 view .LVU1362
 4332 0008 0B43     		orrs	r3, r3, r1
 4333              	.LVL423:
2903:./Library/stm32f4xx_tim.c **** }
 4334              		.loc 1 2903 3 is_stmt 1 view .LVU1363
2903:./Library/stm32f4xx_tim.c **** }
 4335              		.loc 1 2903 14 is_stmt 0 view .LVU1364
 4336 000a 0381     		strh	r3, [r0, #8]	@ movhi
2904:./Library/stm32f4xx_tim.c **** 
 4337              		.loc 1 2904 1 view .LVU1365
 4338 000c 7047     		bx	lr
 4339              		.cfi_endproc
 4340              	.LFE203:
 4342              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 4343              		.align	1
 4344              		.global	TIM_ITRxExternalClockConfig
 4345              		.syntax unified
 4346              		.thumb
 4347              		.thumb_func
 4349              	TIM_ITRxExternalClockConfig:
 4350              	.LVL424:
 4351              	.LFB199:
2698:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4352              		.loc 1 2698 1 is_stmt 1 view -0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 155


 4353              		.cfi_startproc
 4354              		@ args = 0, pretend = 0, frame = 0
 4355              		@ frame_needed = 0, uses_anonymous_args = 0
2698:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4356              		.loc 1 2698 1 is_stmt 0 view .LVU1367
 4357 0000 10B5     		push	{r4, lr}
 4358              	.LCFI13:
 4359              		.cfi_def_cfa_offset 8
 4360              		.cfi_offset 4, -8
 4361              		.cfi_offset 14, -4
 4362 0002 0446     		mov	r4, r0
2700:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
 4363              		.loc 1 2700 3 is_stmt 1 view .LVU1368
2701:./Library/stm32f4xx_tim.c **** 
 4364              		.loc 1 2701 3 view .LVU1369
2704:./Library/stm32f4xx_tim.c **** 
 4365              		.loc 1 2704 3 view .LVU1370
 4366 0004 FFF7FEFF 		bl	TIM_SelectInputTrigger
 4367              	.LVL425:
2707:./Library/stm32f4xx_tim.c **** }
 4368              		.loc 1 2707 3 view .LVU1371
2707:./Library/stm32f4xx_tim.c **** }
 4369              		.loc 1 2707 14 is_stmt 0 view .LVU1372
 4370 0008 2389     		ldrh	r3, [r4, #8]
 4371 000a 9BB2     		uxth	r3, r3
 4372 000c 43F00703 		orr	r3, r3, #7
 4373 0010 2381     		strh	r3, [r4, #8]	@ movhi
2708:./Library/stm32f4xx_tim.c **** 
 4374              		.loc 1 2708 1 view .LVU1373
 4375 0012 10BD     		pop	{r4, pc}
2708:./Library/stm32f4xx_tim.c **** 
 4376              		.loc 1 2708 1 view .LVU1374
 4377              		.cfi_endproc
 4378              	.LFE199:
 4380              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 4381              		.align	1
 4382              		.global	TIM_TIxExternalClockConfig
 4383              		.syntax unified
 4384              		.thumb
 4385              		.thumb_func
 4387              	TIM_TIxExternalClockConfig:
 4388              	.LVL426:
 4389              	.LFB200:
2729:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4390              		.loc 1 2729 1 is_stmt 1 view -0
 4391              		.cfi_startproc
 4392              		@ args = 0, pretend = 0, frame = 0
 4393              		@ frame_needed = 0, uses_anonymous_args = 0
2729:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4394              		.loc 1 2729 1 is_stmt 0 view .LVU1376
 4395 0000 38B5     		push	{r3, r4, r5, lr}
 4396              	.LCFI14:
 4397              		.cfi_def_cfa_offset 16
 4398              		.cfi_offset 3, -16
 4399              		.cfi_offset 4, -12
 4400              		.cfi_offset 5, -8
 4401              		.cfi_offset 14, -4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 156


 4402 0002 0446     		mov	r4, r0
 4403 0004 0D46     		mov	r5, r1
 4404 0006 1146     		mov	r1, r2
 4405              	.LVL427:
2731:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
 4406              		.loc 1 2731 3 is_stmt 1 view .LVU1377
2732:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
 4407              		.loc 1 2732 3 view .LVU1378
2733:./Library/stm32f4xx_tim.c **** 
 4408              		.loc 1 2733 3 view .LVU1379
2736:./Library/stm32f4xx_tim.c ****   {
 4409              		.loc 1 2736 3 view .LVU1380
2736:./Library/stm32f4xx_tim.c ****   {
 4410              		.loc 1 2736 6 is_stmt 0 view .LVU1381
 4411 0008 602D     		cmp	r5, #96
 4412 000a 0CD0     		beq	.L195
2742:./Library/stm32f4xx_tim.c ****   }
 4413              		.loc 1 2742 5 is_stmt 1 view .LVU1382
 4414 000c 0122     		movs	r2, #1
 4415              	.LVL428:
2742:./Library/stm32f4xx_tim.c ****   }
 4416              		.loc 1 2742 5 is_stmt 0 view .LVU1383
 4417 000e FFF7FEFF 		bl	TI1_Config
 4418              	.LVL429:
 4419              	.L193:
2745:./Library/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
 4420              		.loc 1 2745 3 is_stmt 1 view .LVU1384
 4421 0012 2946     		mov	r1, r5
 4422 0014 2046     		mov	r0, r4
 4423 0016 FFF7FEFF 		bl	TIM_SelectInputTrigger
 4424              	.LVL430:
2747:./Library/stm32f4xx_tim.c **** }
 4425              		.loc 1 2747 3 view .LVU1385
2747:./Library/stm32f4xx_tim.c **** }
 4426              		.loc 1 2747 14 is_stmt 0 view .LVU1386
 4427 001a 2389     		ldrh	r3, [r4, #8]
 4428 001c 9BB2     		uxth	r3, r3
 4429 001e 43F00703 		orr	r3, r3, #7
 4430 0022 2381     		strh	r3, [r4, #8]	@ movhi
2748:./Library/stm32f4xx_tim.c **** 
 4431              		.loc 1 2748 1 view .LVU1387
 4432 0024 38BD     		pop	{r3, r4, r5, pc}
 4433              	.LVL431:
 4434              	.L195:
2738:./Library/stm32f4xx_tim.c ****   }
 4435              		.loc 1 2738 5 is_stmt 1 view .LVU1388
 4436 0026 0122     		movs	r2, #1
 4437              	.LVL432:
2738:./Library/stm32f4xx_tim.c ****   }
 4438              		.loc 1 2738 5 is_stmt 0 view .LVU1389
 4439 0028 FFF7FEFF 		bl	TI2_Config
 4440              	.LVL433:
2738:./Library/stm32f4xx_tim.c ****   }
 4441              		.loc 1 2738 5 view .LVU1390
 4442 002c F1E7     		b	.L193
 4443              		.cfi_endproc
 4444              	.LFE200:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 157


 4446              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 4447              		.align	1
 4448              		.global	TIM_SelectOutputTrigger
 4449              		.syntax unified
 4450              		.thumb
 4451              		.thumb_func
 4453              	TIM_SelectOutputTrigger:
 4454              	.LVL434:
 4455              	.LFB204:
2929:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4456              		.loc 1 2929 1 is_stmt 1 view -0
 4457              		.cfi_startproc
 4458              		@ args = 0, pretend = 0, frame = 0
 4459              		@ frame_needed = 0, uses_anonymous_args = 0
 4460              		@ link register save eliminated.
2931:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
 4461              		.loc 1 2931 3 view .LVU1392
2932:./Library/stm32f4xx_tim.c **** 
 4462              		.loc 1 2932 3 view .LVU1393
2935:./Library/stm32f4xx_tim.c ****   /* Select the TRGO source */
 4463              		.loc 1 2935 3 view .LVU1394
2935:./Library/stm32f4xx_tim.c ****   /* Select the TRGO source */
 4464              		.loc 1 2935 13 is_stmt 0 view .LVU1395
 4465 0000 8388     		ldrh	r3, [r0, #4]
 4466 0002 9BB2     		uxth	r3, r3
 4467 0004 23F07003 		bic	r3, r3, #112
 4468 0008 9BB2     		uxth	r3, r3
 4469 000a 8380     		strh	r3, [r0, #4]	@ movhi
2937:./Library/stm32f4xx_tim.c **** }
 4470              		.loc 1 2937 3 is_stmt 1 view .LVU1396
2937:./Library/stm32f4xx_tim.c **** }
 4471              		.loc 1 2937 13 is_stmt 0 view .LVU1397
 4472 000c 8388     		ldrh	r3, [r0, #4]
 4473 000e 9BB2     		uxth	r3, r3
 4474 0010 0B43     		orrs	r3, r3, r1
 4475 0012 8380     		strh	r3, [r0, #4]	@ movhi
2938:./Library/stm32f4xx_tim.c **** 
 4476              		.loc 1 2938 1 view .LVU1398
 4477 0014 7047     		bx	lr
 4478              		.cfi_endproc
 4479              	.LFE204:
 4481              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 4482              		.align	1
 4483              		.global	TIM_SelectSlaveMode
 4484              		.syntax unified
 4485              		.thumb
 4486              		.thumb_func
 4488              	TIM_SelectSlaveMode:
 4489              	.LVL435:
 4490              	.LFB205:
2953:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4491              		.loc 1 2953 1 is_stmt 1 view -0
 4492              		.cfi_startproc
 4493              		@ args = 0, pretend = 0, frame = 0
 4494              		@ frame_needed = 0, uses_anonymous_args = 0
 4495              		@ link register save eliminated.
2955:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 158


 4496              		.loc 1 2955 3 view .LVU1400
2956:./Library/stm32f4xx_tim.c **** 
 4497              		.loc 1 2956 3 view .LVU1401
2959:./Library/stm32f4xx_tim.c **** 
 4498              		.loc 1 2959 3 view .LVU1402
2959:./Library/stm32f4xx_tim.c **** 
 4499              		.loc 1 2959 14 is_stmt 0 view .LVU1403
 4500 0000 0389     		ldrh	r3, [r0, #8]
 4501 0002 9BB2     		uxth	r3, r3
 4502 0004 23F00703 		bic	r3, r3, #7
 4503 0008 9BB2     		uxth	r3, r3
 4504 000a 0381     		strh	r3, [r0, #8]	@ movhi
2962:./Library/stm32f4xx_tim.c **** }
 4505              		.loc 1 2962 3 is_stmt 1 view .LVU1404
2962:./Library/stm32f4xx_tim.c **** }
 4506              		.loc 1 2962 14 is_stmt 0 view .LVU1405
 4507 000c 0389     		ldrh	r3, [r0, #8]
 4508 000e 9BB2     		uxth	r3, r3
 4509 0010 0B43     		orrs	r3, r3, r1
 4510 0012 0381     		strh	r3, [r0, #8]	@ movhi
2963:./Library/stm32f4xx_tim.c **** 
 4511              		.loc 1 2963 1 view .LVU1406
 4512 0014 7047     		bx	lr
 4513              		.cfi_endproc
 4514              	.LFE205:
 4516              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 4517              		.align	1
 4518              		.global	TIM_SelectMasterSlaveMode
 4519              		.syntax unified
 4520              		.thumb
 4521              		.thumb_func
 4523              	TIM_SelectMasterSlaveMode:
 4524              	.LVL436:
 4525              	.LFB206:
2976:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4526              		.loc 1 2976 1 is_stmt 1 view -0
 4527              		.cfi_startproc
 4528              		@ args = 0, pretend = 0, frame = 0
 4529              		@ frame_needed = 0, uses_anonymous_args = 0
 4530              		@ link register save eliminated.
2978:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
 4531              		.loc 1 2978 3 view .LVU1408
2979:./Library/stm32f4xx_tim.c **** 
 4532              		.loc 1 2979 3 view .LVU1409
2982:./Library/stm32f4xx_tim.c ****   
 4533              		.loc 1 2982 3 view .LVU1410
2982:./Library/stm32f4xx_tim.c ****   
 4534              		.loc 1 2982 14 is_stmt 0 view .LVU1411
 4535 0000 0389     		ldrh	r3, [r0, #8]
 4536 0002 9BB2     		uxth	r3, r3
 4537 0004 23F08003 		bic	r3, r3, #128
 4538 0008 9BB2     		uxth	r3, r3
 4539 000a 0381     		strh	r3, [r0, #8]	@ movhi
2985:./Library/stm32f4xx_tim.c **** }
 4540              		.loc 1 2985 3 is_stmt 1 view .LVU1412
2985:./Library/stm32f4xx_tim.c **** }
 4541              		.loc 1 2985 14 is_stmt 0 view .LVU1413
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 159


 4542 000c 0389     		ldrh	r3, [r0, #8]
 4543 000e 9BB2     		uxth	r3, r3
 4544 0010 0B43     		orrs	r3, r3, r1
 4545 0012 0381     		strh	r3, [r0, #8]	@ movhi
2986:./Library/stm32f4xx_tim.c **** 
 4546              		.loc 1 2986 1 view .LVU1414
 4547 0014 7047     		bx	lr
 4548              		.cfi_endproc
 4549              	.LFE206:
 4551              		.section	.text.TIM_ETRConfig,"ax",%progbits
 4552              		.align	1
 4553              		.global	TIM_ETRConfig
 4554              		.syntax unified
 4555              		.thumb
 4556              		.thumb_func
 4558              	TIM_ETRConfig:
 4559              	.LVL437:
 4560              	.LFB207:
3007:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4561              		.loc 1 3007 1 is_stmt 1 view -0
 4562              		.cfi_startproc
 4563              		@ args = 0, pretend = 0, frame = 0
 4564              		@ frame_needed = 0, uses_anonymous_args = 0
 4565              		@ link register save eliminated.
3008:./Library/stm32f4xx_tim.c **** 
 4566              		.loc 1 3008 3 view .LVU1416
3011:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4567              		.loc 1 3011 3 view .LVU1417
3012:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4568              		.loc 1 3012 3 view .LVU1418
3013:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4569              		.loc 1 3013 3 view .LVU1419
3014:./Library/stm32f4xx_tim.c **** 
 4570              		.loc 1 3014 3 view .LVU1420
3016:./Library/stm32f4xx_tim.c **** 
 4571              		.loc 1 3016 3 view .LVU1421
3016:./Library/stm32f4xx_tim.c **** 
 4572              		.loc 1 3016 11 is_stmt 0 view .LVU1422
 4573 0000 B0F808C0 		ldrh	ip, [r0, #8]
 4574              	.LVL438:
3019:./Library/stm32f4xx_tim.c **** 
 4575              		.loc 1 3019 3 is_stmt 1 view .LVU1423
3019:./Library/stm32f4xx_tim.c **** 
 4576              		.loc 1 3019 11 is_stmt 0 view .LVU1424
 4577 0004 5FFA8CFC 		uxtb	ip, ip
 4578              	.LVL439:
3022:./Library/stm32f4xx_tim.c **** 
 4579              		.loc 1 3022 3 is_stmt 1 view .LVU1425
3022:./Library/stm32f4xx_tim.c **** 
 4580              		.loc 1 3022 79 is_stmt 0 view .LVU1426
 4581 0008 1B02     		lsls	r3, r3, #8
 4582              	.LVL440:
3022:./Library/stm32f4xx_tim.c **** 
 4583              		.loc 1 3022 79 view .LVU1427
 4584 000a 9BB2     		uxth	r3, r3
3022:./Library/stm32f4xx_tim.c **** 
 4585              		.loc 1 3022 47 view .LVU1428
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 160


 4586 000c 1343     		orrs	r3, r3, r2
3022:./Library/stm32f4xx_tim.c **** 
 4587              		.loc 1 3022 14 view .LVU1429
 4588 000e 0B43     		orrs	r3, r3, r1
3022:./Library/stm32f4xx_tim.c **** 
 4589              		.loc 1 3022 11 view .LVU1430
 4590 0010 43EA0C03 		orr	r3, r3, ip
 4591              	.LVL441:
3025:./Library/stm32f4xx_tim.c **** }
 4592              		.loc 1 3025 3 is_stmt 1 view .LVU1431
3025:./Library/stm32f4xx_tim.c **** }
 4593              		.loc 1 3025 14 is_stmt 0 view .LVU1432
 4594 0014 0381     		strh	r3, [r0, #8]	@ movhi
3026:./Library/stm32f4xx_tim.c **** /**
 4595              		.loc 1 3026 1 view .LVU1433
 4596 0016 7047     		bx	lr
 4597              		.cfi_endproc
 4598              	.LFE207:
 4600              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 4601              		.align	1
 4602              		.global	TIM_ETRClockMode1Config
 4603              		.syntax unified
 4604              		.thumb
 4605              		.thumb_func
 4607              	TIM_ETRClockMode1Config:
 4608              	.LVL442:
 4609              	.LFB201:
2769:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4610              		.loc 1 2769 1 is_stmt 1 view -0
 4611              		.cfi_startproc
 4612              		@ args = 0, pretend = 0, frame = 0
 4613              		@ frame_needed = 0, uses_anonymous_args = 0
2769:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4614              		.loc 1 2769 1 is_stmt 0 view .LVU1435
 4615 0000 10B5     		push	{r4, lr}
 4616              	.LCFI15:
 4617              		.cfi_def_cfa_offset 8
 4618              		.cfi_offset 4, -8
 4619              		.cfi_offset 14, -4
 4620 0002 0446     		mov	r4, r0
2770:./Library/stm32f4xx_tim.c **** 
 4621              		.loc 1 2770 3 is_stmt 1 view .LVU1436
 4622              	.LVL443:
2773:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4623              		.loc 1 2773 3 view .LVU1437
2774:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4624              		.loc 1 2774 3 view .LVU1438
2775:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4625              		.loc 1 2775 3 view .LVU1439
2776:./Library/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
 4626              		.loc 1 2776 3 view .LVU1440
2778:./Library/stm32f4xx_tim.c ****   
 4627              		.loc 1 2778 3 view .LVU1441
 4628 0004 FFF7FEFF 		bl	TIM_ETRConfig
 4629              	.LVL444:
2781:./Library/stm32f4xx_tim.c **** 
 4630              		.loc 1 2781 3 view .LVU1442
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 161


2781:./Library/stm32f4xx_tim.c **** 
 4631              		.loc 1 2781 11 is_stmt 0 view .LVU1443
 4632 0008 2389     		ldrh	r3, [r4, #8]
 4633 000a 9BB2     		uxth	r3, r3
 4634              	.LVL445:
2784:./Library/stm32f4xx_tim.c **** 
 4635              		.loc 1 2784 3 is_stmt 1 view .LVU1444
2787:./Library/stm32f4xx_tim.c **** 
 4636              		.loc 1 2787 3 view .LVU1445
2790:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 4637              		.loc 1 2790 3 view .LVU1446
2791:./Library/stm32f4xx_tim.c **** 
 4638              		.loc 1 2791 3 view .LVU1447
2791:./Library/stm32f4xx_tim.c **** 
 4639              		.loc 1 2791 11 is_stmt 0 view .LVU1448
 4640 000c 43F07703 		orr	r3, r3, #119
 4641              	.LVL446:
2794:./Library/stm32f4xx_tim.c **** }
 4642              		.loc 1 2794 3 is_stmt 1 view .LVU1449
2794:./Library/stm32f4xx_tim.c **** }
 4643              		.loc 1 2794 14 is_stmt 0 view .LVU1450
 4644 0010 2381     		strh	r3, [r4, #8]	@ movhi
2795:./Library/stm32f4xx_tim.c **** 
 4645              		.loc 1 2795 1 view .LVU1451
 4646 0012 10BD     		pop	{r4, pc}
2795:./Library/stm32f4xx_tim.c **** 
 4647              		.loc 1 2795 1 view .LVU1452
 4648              		.cfi_endproc
 4649              	.LFE201:
 4651              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 4652              		.align	1
 4653              		.global	TIM_ETRClockMode2Config
 4654              		.syntax unified
 4655              		.thumb
 4656              		.thumb_func
 4658              	TIM_ETRClockMode2Config:
 4659              	.LVL447:
 4660              	.LFB202:
2816:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4661              		.loc 1 2816 1 is_stmt 1 view -0
 4662              		.cfi_startproc
 4663              		@ args = 0, pretend = 0, frame = 0
 4664              		@ frame_needed = 0, uses_anonymous_args = 0
2816:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4665              		.loc 1 2816 1 is_stmt 0 view .LVU1454
 4666 0000 10B5     		push	{r4, lr}
 4667              	.LCFI16:
 4668              		.cfi_def_cfa_offset 8
 4669              		.cfi_offset 4, -8
 4670              		.cfi_offset 14, -4
 4671 0002 0446     		mov	r4, r0
2818:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4672              		.loc 1 2818 3 is_stmt 1 view .LVU1455
2819:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4673              		.loc 1 2819 3 view .LVU1456
2820:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4674              		.loc 1 2820 3 view .LVU1457
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 162


2821:./Library/stm32f4xx_tim.c **** 
 4675              		.loc 1 2821 3 view .LVU1458
2824:./Library/stm32f4xx_tim.c **** 
 4676              		.loc 1 2824 3 view .LVU1459
 4677 0004 FFF7FEFF 		bl	TIM_ETRConfig
 4678              	.LVL448:
2827:./Library/stm32f4xx_tim.c **** }
 4679              		.loc 1 2827 3 view .LVU1460
2827:./Library/stm32f4xx_tim.c **** }
 4680              		.loc 1 2827 14 is_stmt 0 view .LVU1461
 4681 0008 2389     		ldrh	r3, [r4, #8]
 4682 000a 9BB2     		uxth	r3, r3
 4683 000c 43F48043 		orr	r3, r3, #16384
 4684 0010 2381     		strh	r3, [r4, #8]	@ movhi
2828:./Library/stm32f4xx_tim.c **** /**
 4685              		.loc 1 2828 1 view .LVU1462
 4686 0012 10BD     		pop	{r4, pc}
2828:./Library/stm32f4xx_tim.c **** /**
 4687              		.loc 1 2828 1 view .LVU1463
 4688              		.cfi_endproc
 4689              	.LFE202:
 4691              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 4692              		.align	1
 4693              		.global	TIM_EncoderInterfaceConfig
 4694              		.syntax unified
 4695              		.thumb
 4696              		.thumb_func
 4698              	TIM_EncoderInterfaceConfig:
 4699              	.LVL449:
 4700              	.LFB208:
3065:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4701              		.loc 1 3065 1 is_stmt 1 view -0
 4702              		.cfi_startproc
 4703              		@ args = 0, pretend = 0, frame = 0
 4704              		@ frame_needed = 0, uses_anonymous_args = 0
3065:./Library/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4705              		.loc 1 3065 1 is_stmt 0 view .LVU1465
 4706 0000 10B5     		push	{r4, lr}
 4707              	.LCFI17:
 4708              		.cfi_def_cfa_offset 8
 4709              		.cfi_offset 4, -8
 4710              		.cfi_offset 14, -4
3066:./Library/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 4711              		.loc 1 3066 3 is_stmt 1 view .LVU1466
 4712              	.LVL450:
3067:./Library/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 4713              		.loc 1 3067 3 view .LVU1467
3068:./Library/stm32f4xx_tim.c ****     
 4714              		.loc 1 3068 3 view .LVU1468
3071:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
 4715              		.loc 1 3071 3 view .LVU1469
3072:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
 4716              		.loc 1 3072 3 view .LVU1470
3073:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
 4717              		.loc 1 3073 3 view .LVU1471
3074:./Library/stm32f4xx_tim.c **** 
 4718              		.loc 1 3074 3 view .LVU1472
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 163


3077:./Library/stm32f4xx_tim.c **** 
 4719              		.loc 1 3077 3 view .LVU1473
3077:./Library/stm32f4xx_tim.c **** 
 4720              		.loc 1 3077 11 is_stmt 0 view .LVU1474
 4721 0002 0489     		ldrh	r4, [r0, #8]
 4722 0004 A4B2     		uxth	r4, r4
 4723              	.LVL451:
3080:./Library/stm32f4xx_tim.c **** 
 4724              		.loc 1 3080 3 is_stmt 1 view .LVU1475
3080:./Library/stm32f4xx_tim.c **** 
 4725              		.loc 1 3080 12 is_stmt 0 view .LVU1476
 4726 0006 B0F818C0 		ldrh	ip, [r0, #24]
 4727 000a 1FFA8CFC 		uxth	ip, ip
 4728              	.LVL452:
3083:./Library/stm32f4xx_tim.c **** 
 4729              		.loc 1 3083 3 is_stmt 1 view .LVU1477
3083:./Library/stm32f4xx_tim.c **** 
 4730              		.loc 1 3083 11 is_stmt 0 view .LVU1478
 4731 000e B0F820E0 		ldrh	lr, [r0, #32]
 4732 0012 1FFA8EFE 		uxth	lr, lr
 4733              	.LVL453:
3086:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 4734              		.loc 1 3086 3 is_stmt 1 view .LVU1479
3086:./Library/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 4735              		.loc 1 3086 11 is_stmt 0 view .LVU1480
 4736 0016 24F00704 		bic	r4, r4, #7
 4737              	.LVL454:
3087:./Library/stm32f4xx_tim.c **** 
 4738              		.loc 1 3087 3 is_stmt 1 view .LVU1481
3087:./Library/stm32f4xx_tim.c **** 
 4739              		.loc 1 3087 11 is_stmt 0 view .LVU1482
 4740 001a 0C43     		orrs	r4, r4, r1
 4741              	.LVL455:
3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 4742              		.loc 1 3090 3 is_stmt 1 view .LVU1483
3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 4743              		.loc 1 3090 12 is_stmt 0 view .LVU1484
 4744 001c 2CF4407C 		bic	ip, ip, #768
 4745              	.LVL456:
3090:./Library/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 4746              		.loc 1 3090 12 view .LVU1485
 4747 0020 2CF0030C 		bic	ip, ip, #3
 4748              	.LVL457:
3091:./Library/stm32f4xx_tim.c **** 
 4749              		.loc 1 3091 3 is_stmt 1 view .LVU1486
3091:./Library/stm32f4xx_tim.c **** 
 4750              		.loc 1 3091 12 is_stmt 0 view .LVU1487
 4751 0024 4CF4807C 		orr	ip, ip, #256
 4752              	.LVL458:
3091:./Library/stm32f4xx_tim.c **** 
 4753              		.loc 1 3091 12 view .LVU1488
 4754 0028 4CF0010C 		orr	ip, ip, #1
 4755              	.LVL459:
3094:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 4756              		.loc 1 3094 3 is_stmt 1 view .LVU1489
3094:./Library/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 4757              		.loc 1 3094 11 is_stmt 0 view .LVU1490
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 164


 4758 002c 2EF0220E 		bic	lr, lr, #34
 4759              	.LVL460:
3095:./Library/stm32f4xx_tim.c **** 
 4760              		.loc 1 3095 3 is_stmt 1 view .LVU1491
3095:./Library/stm32f4xx_tim.c **** 
 4761              		.loc 1 3095 43 is_stmt 0 view .LVU1492
 4762 0030 1B01     		lsls	r3, r3, #4
 4763              	.LVL461:
3095:./Library/stm32f4xx_tim.c **** 
 4764              		.loc 1 3095 43 view .LVU1493
 4765 0032 9BB2     		uxth	r3, r3
3095:./Library/stm32f4xx_tim.c **** 
 4766              		.loc 1 3095 14 view .LVU1494
 4767 0034 1343     		orrs	r3, r3, r2
3095:./Library/stm32f4xx_tim.c **** 
 4768              		.loc 1 3095 11 view .LVU1495
 4769 0036 4EEA030E 		orr	lr, lr, r3
 4770              	.LVL462:
3098:./Library/stm32f4xx_tim.c **** 
 4771              		.loc 1 3098 3 is_stmt 1 view .LVU1496
3098:./Library/stm32f4xx_tim.c **** 
 4772              		.loc 1 3098 14 is_stmt 0 view .LVU1497
 4773 003a 0481     		strh	r4, [r0, #8]	@ movhi
3101:./Library/stm32f4xx_tim.c **** 
 4774              		.loc 1 3101 3 is_stmt 1 view .LVU1498
3101:./Library/stm32f4xx_tim.c **** 
 4775              		.loc 1 3101 15 is_stmt 0 view .LVU1499
 4776 003c A0F818C0 		strh	ip, [r0, #24]	@ movhi
3104:./Library/stm32f4xx_tim.c **** }
 4777              		.loc 1 3104 3 is_stmt 1 view .LVU1500
3104:./Library/stm32f4xx_tim.c **** }
 4778              		.loc 1 3104 14 is_stmt 0 view .LVU1501
 4779 0040 A0F820E0 		strh	lr, [r0, #32]	@ movhi
3105:./Library/stm32f4xx_tim.c **** 
 4780              		.loc 1 3105 1 view .LVU1502
 4781 0044 10BD     		pop	{r4, pc}
3105:./Library/stm32f4xx_tim.c **** 
 4782              		.loc 1 3105 1 view .LVU1503
 4783              		.cfi_endproc
 4784              	.LFE208:
 4786              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 4787              		.align	1
 4788              		.global	TIM_SelectHallSensor
 4789              		.syntax unified
 4790              		.thumb
 4791              		.thumb_func
 4793              	TIM_SelectHallSensor:
 4794              	.LVL463:
 4795              	.LFB209:
3116:./Library/stm32f4xx_tim.c ****   /* Check the parameters */
 4796              		.loc 1 3116 1 is_stmt 1 view -0
 4797              		.cfi_startproc
 4798              		@ args = 0, pretend = 0, frame = 0
 4799              		@ frame_needed = 0, uses_anonymous_args = 0
 4800              		@ link register save eliminated.
3118:./Library/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4801              		.loc 1 3118 3 view .LVU1505
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 165


3119:./Library/stm32f4xx_tim.c **** 
 4802              		.loc 1 3119 3 view .LVU1506
3121:./Library/stm32f4xx_tim.c ****   {
 4803              		.loc 1 3121 3 view .LVU1507
3121:./Library/stm32f4xx_tim.c ****   {
 4804              		.loc 1 3121 6 is_stmt 0 view .LVU1508
 4805 0000 29B1     		cbz	r1, .L207
3124:./Library/stm32f4xx_tim.c ****   }
 4806              		.loc 1 3124 5 is_stmt 1 view .LVU1509
3124:./Library/stm32f4xx_tim.c ****   }
 4807              		.loc 1 3124 15 is_stmt 0 view .LVU1510
 4808 0002 8388     		ldrh	r3, [r0, #4]
 4809 0004 9BB2     		uxth	r3, r3
 4810 0006 43F08003 		orr	r3, r3, #128
 4811 000a 8380     		strh	r3, [r0, #4]	@ movhi
 4812 000c 7047     		bx	lr
 4813              	.L207:
3129:./Library/stm32f4xx_tim.c ****   }
 4814              		.loc 1 3129 5 is_stmt 1 view .LVU1511
3129:./Library/stm32f4xx_tim.c ****   }
 4815              		.loc 1 3129 15 is_stmt 0 view .LVU1512
 4816 000e 8388     		ldrh	r3, [r0, #4]
 4817 0010 9BB2     		uxth	r3, r3
 4818 0012 23F08003 		bic	r3, r3, #128
 4819 0016 9BB2     		uxth	r3, r3
 4820 0018 8380     		strh	r3, [r0, #4]	@ movhi
3131:./Library/stm32f4xx_tim.c **** /**
 4821              		.loc 1 3131 1 view .LVU1513
 4822 001a 7047     		bx	lr
 4823              		.cfi_endproc
 4824              	.LFE209:
 4826              		.section	.text.TIM_RemapConfig,"ax",%progbits
 4827              		.align	1
 4828              		.global	TIM_RemapConfig
 4829              		.syntax unified
 4830              		.thumb
 4831              		.thumb_func
 4833              	TIM_RemapConfig:
 4834              	.LVL464:
 4835              	.LFB210:
3167:./Library/stm32f4xx_tim.c ****  /* Check the parameters */
 4836              		.loc 1 3167 1 is_stmt 1 view -0
 4837              		.cfi_startproc
 4838              		@ args = 0, pretend = 0, frame = 0
 4839              		@ frame_needed = 0, uses_anonymous_args = 0
 4840              		@ link register save eliminated.
3169:./Library/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
 4841              		.loc 1 3169 3 view .LVU1515
3170:./Library/stm32f4xx_tim.c **** 
 4842              		.loc 1 3170 3 view .LVU1516
3173:./Library/stm32f4xx_tim.c **** }
 4843              		.loc 1 3173 3 view .LVU1517
3173:./Library/stm32f4xx_tim.c **** }
 4844              		.loc 1 3173 12 is_stmt 0 view .LVU1518
 4845 0000 A0F85010 		strh	r1, [r0, #80]	@ movhi
3174:./Library/stm32f4xx_tim.c **** /**
 4846              		.loc 1 3174 1 view .LVU1519
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 166


 4847 0004 7047     		bx	lr
 4848              		.cfi_endproc
 4849              	.LFE210:
 4851              		.text
 4852              	.Letext0:
 4853              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 4854              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 4855              		.file 4 "./CORE/stm32f4xx.h"
 4856              		.file 5 "./Library/stm32f4xx_tim.h"
 4857              		.file 6 "./Library/stm32f4xx_rcc.h"
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 167


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_tim.c
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:20     .text.TI1_Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:25     .text.TI1_Config:0000000000000000 TI1_Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:95     .text.TI2_Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:100    .text.TI2_Config:0000000000000000 TI2_Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:186    .text.TI3_Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:191    .text.TI3_Config:0000000000000000 TI3_Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:268    .text.TI4_Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:273    .text.TI4_Config:0000000000000000 TI4_Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:362    .text.TIM_DeInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:368    .text.TIM_DeInit:0000000000000000 TIM_DeInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:665    .text.TIM_DeInit:0000000000000164 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:682    .text.TIM_TimeBaseInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:688    .text.TIM_TimeBaseInit:0000000000000000 TIM_TimeBaseInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:804    .text.TIM_TimeBaseInit:0000000000000074 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:810    .text.TIM_TimeBaseStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:816    .text.TIM_TimeBaseStructInit:0000000000000000 TIM_TimeBaseStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:847    .text.TIM_PrescalerConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:853    .text.TIM_PrescalerConfig:0000000000000000 TIM_PrescalerConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:875    .text.TIM_CounterModeConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:881    .text.TIM_CounterModeConfig:0000000000000000 TIM_CounterModeConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:914    .text.TIM_SetCounter:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:920    .text.TIM_SetCounter:0000000000000000 TIM_SetCounter
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:938    .text.TIM_SetAutoreload:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:944    .text.TIM_SetAutoreload:0000000000000000 TIM_SetAutoreload
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:962    .text.TIM_GetCounter:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:968    .text.TIM_GetCounter:0000000000000000 TIM_GetCounter
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:987    .text.TIM_GetPrescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:993    .text.TIM_GetPrescaler:0000000000000000 TIM_GetPrescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1013   .text.TIM_UpdateDisableConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1019   .text.TIM_UpdateDisableConfig:0000000000000000 TIM_UpdateDisableConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1053   .text.TIM_UpdateRequestConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1059   .text.TIM_UpdateRequestConfig:0000000000000000 TIM_UpdateRequestConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1093   .text.TIM_ARRPreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1099   .text.TIM_ARRPreloadConfig:0000000000000000 TIM_ARRPreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1133   .text.TIM_SelectOnePulseMode:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1139   .text.TIM_SelectOnePulseMode:0000000000000000 TIM_SelectOnePulseMode
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1168   .text.TIM_SetClockDivision:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1174   .text.TIM_SetClockDivision:0000000000000000 TIM_SetClockDivision
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1203   .text.TIM_Cmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1209   .text.TIM_Cmd:0000000000000000 TIM_Cmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1243   .text.TIM_OC1Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1249   .text.TIM_OC1Init:0000000000000000 TIM_OC1Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1390   .text.TIM_OC1Init:0000000000000074 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1395   .text.TIM_OC2Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1401   .text.TIM_OC2Init:0000000000000000 TIM_OC2Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1560   .text.TIM_OC2Init:0000000000000094 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1565   .text.TIM_OC3Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1571   .text.TIM_OC3Init:0000000000000000 TIM_OC3Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1727   .text.TIM_OC3Init:0000000000000090 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1732   .text.TIM_OC4Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1738   .text.TIM_OC4Init:0000000000000000 TIM_OC4Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1861   .text.TIM_OC4Init:000000000000007c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1866   .text.TIM_OCStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1872   .text.TIM_OCStructInit:0000000000000000 TIM_OCStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1911   .text.TIM_SelectOCxM:0000000000000000 $t
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 168


/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:1917   .text.TIM_SelectOCxM:0000000000000000 TIM_SelectOCxM
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2020   .text.TIM_SetCompare1:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2026   .text.TIM_SetCompare1:0000000000000000 TIM_SetCompare1
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2044   .text.TIM_SetCompare2:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2050   .text.TIM_SetCompare2:0000000000000000 TIM_SetCompare2
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2068   .text.TIM_SetCompare3:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2074   .text.TIM_SetCompare3:0000000000000000 TIM_SetCompare3
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2092   .text.TIM_SetCompare4:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2098   .text.TIM_SetCompare4:0000000000000000 TIM_SetCompare4
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2116   .text.TIM_ForcedOC1Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2122   .text.TIM_ForcedOC1Config:0000000000000000 TIM_ForcedOC1Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2155   .text.TIM_ForcedOC2Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2161   .text.TIM_ForcedOC2Config:0000000000000000 TIM_ForcedOC2Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2199   .text.TIM_ForcedOC3Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2205   .text.TIM_ForcedOC3Config:0000000000000000 TIM_ForcedOC3Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2238   .text.TIM_ForcedOC4Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2244   .text.TIM_ForcedOC4Config:0000000000000000 TIM_ForcedOC4Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2282   .text.TIM_OC1PreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2288   .text.TIM_OC1PreloadConfig:0000000000000000 TIM_OC1PreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2321   .text.TIM_OC2PreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2327   .text.TIM_OC2PreloadConfig:0000000000000000 TIM_OC2PreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2365   .text.TIM_OC3PreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2371   .text.TIM_OC3PreloadConfig:0000000000000000 TIM_OC3PreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2404   .text.TIM_OC4PreloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2410   .text.TIM_OC4PreloadConfig:0000000000000000 TIM_OC4PreloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2448   .text.TIM_OC1FastConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2454   .text.TIM_OC1FastConfig:0000000000000000 TIM_OC1FastConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2487   .text.TIM_OC2FastConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2493   .text.TIM_OC2FastConfig:0000000000000000 TIM_OC2FastConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2531   .text.TIM_OC3FastConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2537   .text.TIM_OC3FastConfig:0000000000000000 TIM_OC3FastConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2570   .text.TIM_OC4FastConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2576   .text.TIM_OC4FastConfig:0000000000000000 TIM_OC4FastConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2614   .text.TIM_ClearOC1Ref:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2620   .text.TIM_ClearOC1Ref:0000000000000000 TIM_ClearOC1Ref
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2653   .text.TIM_ClearOC2Ref:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2659   .text.TIM_ClearOC2Ref:0000000000000000 TIM_ClearOC2Ref
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2696   .text.TIM_ClearOC3Ref:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2702   .text.TIM_ClearOC3Ref:0000000000000000 TIM_ClearOC3Ref
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2735   .text.TIM_ClearOC4Ref:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2741   .text.TIM_ClearOC4Ref:0000000000000000 TIM_ClearOC4Ref
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2778   .text.TIM_OC1PolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2784   .text.TIM_OC1PolarityConfig:0000000000000000 TIM_OC1PolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2817   .text.TIM_OC1NPolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2823   .text.TIM_OC1NPolarityConfig:0000000000000000 TIM_OC1NPolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2856   .text.TIM_OC2PolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2862   .text.TIM_OC2PolarityConfig:0000000000000000 TIM_OC2PolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2900   .text.TIM_OC2NPolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2906   .text.TIM_OC2NPolarityConfig:0000000000000000 TIM_OC2NPolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2944   .text.TIM_OC3PolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2950   .text.TIM_OC3PolarityConfig:0000000000000000 TIM_OC3PolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2988   .text.TIM_OC3NPolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:2994   .text.TIM_OC3NPolarityConfig:0000000000000000 TIM_OC3NPolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3032   .text.TIM_OC4PolarityConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3038   .text.TIM_OC4PolarityConfig:0000000000000000 TIM_OC4PolarityConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3076   .text.TIM_CCxCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3082   .text.TIM_CCxCmd:0000000000000000 TIM_CCxCmd
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 169


/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3131   .text.TIM_CCxNCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3137   .text.TIM_CCxNCmd:0000000000000000 TIM_CCxNCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3186   .text.TIM_ICStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3192   .text.TIM_ICStructInit:0000000000000000 TIM_ICStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3223   .text.TIM_GetCapture1:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3229   .text.TIM_GetCapture1:0000000000000000 TIM_GetCapture1
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3248   .text.TIM_GetCapture2:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3254   .text.TIM_GetCapture2:0000000000000000 TIM_GetCapture2
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3273   .text.TIM_GetCapture3:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3279   .text.TIM_GetCapture3:0000000000000000 TIM_GetCapture3
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3298   .text.TIM_GetCapture4:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3304   .text.TIM_GetCapture4:0000000000000000 TIM_GetCapture4
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3323   .text.TIM_SetIC1Prescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3329   .text.TIM_SetIC1Prescaler:0000000000000000 TIM_SetIC1Prescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3358   .text.TIM_SetIC2Prescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3364   .text.TIM_SetIC2Prescaler:0000000000000000 TIM_SetIC2Prescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3399   .text.TIM_PWMIConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3405   .text.TIM_PWMIConfig:0000000000000000 TIM_PWMIConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3522   .text.TIM_SetIC3Prescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3528   .text.TIM_SetIC3Prescaler:0000000000000000 TIM_SetIC3Prescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3557   .text.TIM_SetIC4Prescaler:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3563   .text.TIM_SetIC4Prescaler:0000000000000000 TIM_SetIC4Prescaler
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3598   .text.TIM_ICInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3604   .text.TIM_ICInit:0000000000000000 TIM_ICInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3710   .text.TIM_BDTRConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3716   .text.TIM_BDTRConfig:0000000000000000 TIM_BDTRConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3769   .text.TIM_BDTRStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3775   .text.TIM_BDTRStructInit:0000000000000000 TIM_BDTRStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3811   .text.TIM_CtrlPWMOutputs:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3817   .text.TIM_CtrlPWMOutputs:0000000000000000 TIM_CtrlPWMOutputs
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3850   .text.TIM_SelectCOM:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3856   .text.TIM_SelectCOM:0000000000000000 TIM_SelectCOM
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3890   .text.TIM_CCPreloadControl:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3896   .text.TIM_CCPreloadControl:0000000000000000 TIM_CCPreloadControl
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3930   .text.TIM_ITConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3936   .text.TIM_ITConfig:0000000000000000 TIM_ITConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3978   .text.TIM_GenerateEvent:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:3984   .text.TIM_GenerateEvent:0000000000000000 TIM_GenerateEvent
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4003   .text.TIM_GetFlagStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4009   .text.TIM_GetFlagStatus:0000000000000000 TIM_GetFlagStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4043   .text.TIM_ClearFlag:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4049   .text.TIM_ClearFlag:0000000000000000 TIM_ClearFlag
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4072   .text.TIM_GetITStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4078   .text.TIM_GetITStatus:0000000000000000 TIM_GetITStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4130   .text.TIM_ClearITPendingBit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4136   .text.TIM_ClearITPendingBit:0000000000000000 TIM_ClearITPendingBit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4159   .text.TIM_DMAConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4165   .text.TIM_DMAConfig:0000000000000000 TIM_DMAConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4188   .text.TIM_DMACmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4194   .text.TIM_DMACmd:0000000000000000 TIM_DMACmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4236   .text.TIM_SelectCCDMA:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4242   .text.TIM_SelectCCDMA:0000000000000000 TIM_SelectCCDMA
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4276   .text.TIM_InternalClockConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4282   .text.TIM_InternalClockConfig:0000000000000000 TIM_InternalClockConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4304   .text.TIM_SelectInputTrigger:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4310   .text.TIM_SelectInputTrigger:0000000000000000 TIM_SelectInputTrigger
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4343   .text.TIM_ITRxExternalClockConfig:0000000000000000 $t
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s 			page 170


/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4349   .text.TIM_ITRxExternalClockConfig:0000000000000000 TIM_ITRxExternalClockConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4381   .text.TIM_TIxExternalClockConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4387   .text.TIM_TIxExternalClockConfig:0000000000000000 TIM_TIxExternalClockConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4447   .text.TIM_SelectOutputTrigger:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4453   .text.TIM_SelectOutputTrigger:0000000000000000 TIM_SelectOutputTrigger
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4482   .text.TIM_SelectSlaveMode:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4488   .text.TIM_SelectSlaveMode:0000000000000000 TIM_SelectSlaveMode
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4517   .text.TIM_SelectMasterSlaveMode:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4523   .text.TIM_SelectMasterSlaveMode:0000000000000000 TIM_SelectMasterSlaveMode
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4552   .text.TIM_ETRConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4558   .text.TIM_ETRConfig:0000000000000000 TIM_ETRConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4601   .text.TIM_ETRClockMode1Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4607   .text.TIM_ETRClockMode1Config:0000000000000000 TIM_ETRClockMode1Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4652   .text.TIM_ETRClockMode2Config:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4658   .text.TIM_ETRClockMode2Config:0000000000000000 TIM_ETRClockMode2Config
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4692   .text.TIM_EncoderInterfaceConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4698   .text.TIM_EncoderInterfaceConfig:0000000000000000 TIM_EncoderInterfaceConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4787   .text.TIM_SelectHallSensor:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4793   .text.TIM_SelectHallSensor:0000000000000000 TIM_SelectHallSensor
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4827   .text.TIM_RemapConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccn8zYMJ.s:4833   .text.TIM_RemapConfig:0000000000000000 TIM_RemapConfig

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_APB2PeriphResetCmd
