\hypertarget{group___u_a_r_t___wake_up___address___length}{}\section{U\+A\+RT Wake\+Up Address Length}
\label{group___u_a_r_t___wake_up___address___length}\index{U\+A\+R\+T Wake\+Up Address Length@{U\+A\+R\+T Wake\+Up Address Length}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t___wake_up___address___length_ga6599292020c484faeea894307d9dc6d5}{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+4B}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___wake_up___address___length_ga4dbd5995e0e4998cb1a312c183d7cbb0}{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+7B}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+D\+D\+M7})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___wake_up___address___length_ga6599292020c484faeea894307d9dc6d5}\label{group___u_a_r_t___wake_up___address___length_ga6599292020c484faeea894307d9dc6d5}} 
\index{U\+A\+R\+T Wake\+Up Address Length@{U\+A\+R\+T Wake\+Up Address Length}!U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+4B@{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+4B}}
\index{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+4B@{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+4B}!U\+A\+R\+T Wake\+Up Address Length@{U\+A\+R\+T Wake\+Up Address Length}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+4B}{UART\_ADDRESS\_DETECT\_4B}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+4B~(0x00000000\+U)}

4-\/bit long wake-\/up address \mbox{\Hypertarget{group___u_a_r_t___wake_up___address___length_ga4dbd5995e0e4998cb1a312c183d7cbb0}\label{group___u_a_r_t___wake_up___address___length_ga4dbd5995e0e4998cb1a312c183d7cbb0}} 
\index{U\+A\+R\+T Wake\+Up Address Length@{U\+A\+R\+T Wake\+Up Address Length}!U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+7B@{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+7B}}
\index{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+7B@{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+7B}!U\+A\+R\+T Wake\+Up Address Length@{U\+A\+R\+T Wake\+Up Address Length}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+7B}{UART\_ADDRESS\_DETECT\_7B}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+7B~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+D\+D\+M7})}

7-\/bit long wake-\/up address 