$date
	Tue Aug 19 14:57:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_eq4 $end
$var wire 1 ! eq $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var integer 32 $ i [31:0] $end
$scope module dut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 1 ! eq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#1000
b1 #
b1 &
b1 "
b1 %
b1 $
#2000
b10 #
b10 &
b10 "
b10 %
b10 $
#3000
b11 #
b11 &
b11 "
b11 %
b11 $
#4000
b100 #
b100 &
b100 "
b100 %
b100 $
#5000
b101 #
b101 &
b101 "
b101 %
b101 $
#6000
b110 #
b110 &
b110 "
b110 %
b110 $
#7000
b111 #
b111 &
b111 "
b111 %
b111 $
#8000
b1000 #
b1000 &
b1000 "
b1000 %
b1000 $
#9000
b1001 #
b1001 &
b1001 "
b1001 %
b1001 $
#10000
b1010 #
b1010 &
b1010 "
b1010 %
b1010 $
#11000
b1011 #
b1011 &
b1011 "
b1011 %
b1011 $
#12000
b1100 #
b1100 &
b1100 "
b1100 %
b1100 $
#13000
b1101 #
b1101 &
b1101 "
b1101 %
b1101 $
#14000
b1110 #
b1110 &
b1110 "
b1110 %
b1110 $
#15000
b1111 #
b1111 &
b1111 "
b1111 %
b1111 $
#16000
0!
b0 "
b0 %
b10000 $
#17000
b101 #
b101 &
b1010 "
b1010 %
#18000
b1000 #
b1000 &
b111 "
b111 %
#20000
