# EE2026_FPGA_Project
This project is part of National University of Singapore's EE2026 Digital Design, using Verilog HDL to program a FPGA (Digilent Basys3)

## Project Description
Insert Project Description

## Contents of Repo
- Basic Task A (Kenneth)
- Basic Task B (Jun Chen)
- Basic Task C (Jiaquan)
- Basic Task D (Sheng Bin)

## Feature List
| Features | Description | Inputs |
| :---: | --- | --- |
| TBC | Description on Feature | Specific User Instructions |
