/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [7:0] _03_;
  reg [3:0] _04_;
  reg [28:0] _05_;
  wire [8:0] _06_;
  reg [3:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [14:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [14:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [9:0] celloutsig_0_65z;
  wire [10:0] celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire [3:0] celloutsig_0_72z;
  wire [13:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [4:0] celloutsig_0_77z;
  wire [8:0] celloutsig_0_79z;
  wire [8:0] celloutsig_0_83z;
  wire celloutsig_0_87z;
  wire [5:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 8'h00;
    else _08_ <= { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z[2:1], celloutsig_0_0z, 2'h3, celloutsig_0_5z };
  assign { _00_, _06_[7], celloutsig_0_18z[10:5] } = _08_;
  assign celloutsig_1_11z = ~celloutsig_1_1z;
  assign celloutsig_1_17z = ~celloutsig_1_0z[1];
  assign celloutsig_0_17z = ~_00_;
  assign celloutsig_0_20z = ~in_data[9];
  assign celloutsig_0_39z = 1'h0 | ~(celloutsig_0_20z);
  assign celloutsig_0_47z = celloutsig_0_14z[2] | ~(celloutsig_0_17z);
  assign celloutsig_0_68z = celloutsig_0_65z[0] | ~(celloutsig_0_39z);
  assign celloutsig_1_19z = celloutsig_1_17z | ~(celloutsig_1_11z);
  assign celloutsig_0_16z = 1'h0 | ~(celloutsig_0_12z);
  assign celloutsig_1_12z = celloutsig_1_9z ^ celloutsig_1_2z;
  assign celloutsig_0_21z = ~(celloutsig_0_12z ^ celloutsig_0_5z);
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _20_ <= 3'h0;
    else _20_ <= celloutsig_0_18z[7:5];
  assign { _02_[2], _01_, _02_[0] } = _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 8'h00;
    else _03_ <= celloutsig_0_40z[10:3];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_15z[6:5], celloutsig_0_35z, celloutsig_0_16z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 29'h00000000;
    else _05_ <= { celloutsig_0_77z[2:1], _03_, celloutsig_0_68z, celloutsig_0_32z, 1'h1, celloutsig_0_10z, 1'h1, celloutsig_0_55z, celloutsig_0_59z, celloutsig_0_26z, celloutsig_0_61z };
  reg [15:0] _24_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 16'h0000;
    else _24_ <= { in_data[127:126], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[0], celloutsig_1_4z, celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[0], celloutsig_1_12z };
  assign out_data[143:128] = _24_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 4'h0;
    else _07_ <= { celloutsig_0_14z[2:1], celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[38:24] && in_data[34:20];
  assign celloutsig_0_46z = { celloutsig_0_26z[2:0], celloutsig_0_11z } && 1'h1;
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } && in_data[55:50];
  assign celloutsig_0_74z = { celloutsig_0_66z[9:0], celloutsig_0_16z, _04_, celloutsig_0_61z } && { _03_[5:1], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_33z };
  assign celloutsig_0_87z = { celloutsig_0_73z[6:2], celloutsig_0_29z, celloutsig_0_77z, celloutsig_0_9z[2:1], celloutsig_0_0z } && { celloutsig_0_79z, celloutsig_0_83z, celloutsig_0_24z };
  assign celloutsig_1_9z = { celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_5z } && { in_data[152:148], celloutsig_1_1z, celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[0], celloutsig_1_4z };
  assign celloutsig_0_33z = 1'h1 && { celloutsig_0_19z[5:3], _00_, _06_[7], celloutsig_0_18z[10:5], celloutsig_0_21z };
  assign celloutsig_0_42z = celloutsig_0_8z[5:1] || celloutsig_0_11z;
  assign celloutsig_0_59z = { celloutsig_0_18z[10:5], celloutsig_0_32z } || 1'h1;
  assign celloutsig_0_10z = 1'h0 || { celloutsig_0_9z[1], celloutsig_0_2z };
  assign celloutsig_0_27z = 1'h1 || celloutsig_0_8z[1:0];
  assign celloutsig_0_35z = celloutsig_0_11z[1] & ~(celloutsig_0_21z);
  assign celloutsig_0_61z = celloutsig_0_46z & ~(celloutsig_0_35z);
  assign celloutsig_0_66z = { 2'h0, celloutsig_0_47z, celloutsig_0_8z, celloutsig_0_59z, celloutsig_0_31z } % { 1'h1, celloutsig_0_15z[6:3], celloutsig_0_31z, _07_, celloutsig_0_12z };
  assign celloutsig_0_72z = celloutsig_0_43z[7:4] % { 1'h1, celloutsig_0_14z[2:0] };
  assign celloutsig_1_0z = in_data[158:156] % { 1'h1, in_data[105:104] };
  assign celloutsig_0_22z = { celloutsig_0_19z[3:1], 1'h0, celloutsig_0_14z, celloutsig_0_2z } % { 1'h1, celloutsig_0_18z[7:5], 1'h0, celloutsig_0_14z };
  assign celloutsig_1_5z = { celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_0z, celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[0] } * { celloutsig_1_3z[0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_9z[2:1], celloutsig_0_0z, celloutsig_0_2z } * { in_data[7:4], 1'h1 };
  assign celloutsig_0_29z = { celloutsig_0_11z[3:0], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_9z[2:1], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_2z } * { celloutsig_0_14z[3:1], celloutsig_0_8z, 1'h1, celloutsig_0_27z };
  assign celloutsig_0_73z = - { _04_[2:1], celloutsig_0_66z, celloutsig_0_20z };
  assign celloutsig_0_79z = - { celloutsig_0_36z[11:4], celloutsig_0_39z };
  assign celloutsig_0_90z = - { _07_[3:1], celloutsig_0_44z[11:10], 1'h1, celloutsig_0_44z[8:4], celloutsig_0_44z[8], celloutsig_0_44z[2:0] };
  assign celloutsig_1_4z = - { celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4] };
  assign celloutsig_0_14z = - { celloutsig_0_9z[2:1], 1'h0, celloutsig_0_10z };
  assign celloutsig_0_19z = - { in_data[28:26], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_36z = ~ { _00_, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_43z = ~ { in_data[69:68], celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_27z };
  assign celloutsig_0_58z = ~ celloutsig_0_43z[5:3];
  assign celloutsig_0_77z = ~ { celloutsig_0_2z, celloutsig_0_74z, celloutsig_0_58z };
  assign celloutsig_0_34z = & { celloutsig_0_29z[7:4], celloutsig_0_12z };
  assign celloutsig_0_55z = & { _03_[6:2], celloutsig_0_47z };
  assign celloutsig_0_91z = & { celloutsig_0_87z, _05_[22:0], celloutsig_0_47z };
  assign celloutsig_1_2z = & { celloutsig_1_0z, in_data[126:120] };
  assign celloutsig_0_31z = & celloutsig_0_22z[7:0];
  assign celloutsig_0_32z = ^ { celloutsig_0_11z[3:0], celloutsig_0_5z };
  assign celloutsig_0_65z = { celloutsig_0_22z[4:3], _07_, celloutsig_0_42z, _02_[2], _01_, _02_[0] } >> { _03_[7:3], celloutsig_0_30z, celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[50:48], 2'h0, celloutsig_0_2z } >> { in_data[93:91], celloutsig_0_0z, celloutsig_0_0z, 1'h1 };
  assign celloutsig_0_15z = { 1'h1, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z[2:1], celloutsig_0_0z, 1'h1 } >> { celloutsig_0_0z, celloutsig_0_11z, 1'h1, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_14z[1], celloutsig_0_17z, celloutsig_0_2z, 1'h0, celloutsig_0_5z } >>> { in_data[93:90], celloutsig_0_20z };
  assign celloutsig_0_30z = { celloutsig_0_11z[2:0], celloutsig_0_5z } >>> celloutsig_0_19z[8:5];
  assign celloutsig_0_40z = in_data[24:12] - { celloutsig_0_18z[7], celloutsig_0_26z, celloutsig_0_31z };
  assign celloutsig_0_83z = { _01_, _07_, _02_[2], _01_, _02_[0], celloutsig_0_34z } - { celloutsig_0_72z, celloutsig_0_16z, _07_ };
  assign celloutsig_0_9z[2:1] = { celloutsig_0_2z, celloutsig_0_2z } - { celloutsig_0_5z, 1'h1 };
  assign celloutsig_0_26z = { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_17z, _07_, celloutsig_0_14z } - { in_data[6:4], 1'h0, celloutsig_0_10z, celloutsig_0_9z[2:1], celloutsig_0_0z, 1'h0, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] & in_data[156]) | (in_data[174] & in_data[141]));
  assign celloutsig_0_2z = ~((in_data[45] & in_data[46]) | (in_data[93] & in_data[32]));
  assign { celloutsig_1_3z[4], celloutsig_1_3z[0] } = ~ { celloutsig_1_2z, celloutsig_1_1z };
  assign { celloutsig_0_44z[4], celloutsig_0_44z[11:10], celloutsig_0_44z[8], celloutsig_0_44z[2:0], celloutsig_0_44z[7:5] } = ~ { celloutsig_0_34z, celloutsig_0_18z[6:5], celloutsig_0_14z, celloutsig_0_9z[2:1], celloutsig_0_0z };
  assign celloutsig_0_12z = ~celloutsig_0_10z;
  assign _02_[1] = _01_;
  assign { _06_[8], _06_[6:0] } = { _00_, celloutsig_0_18z[10:5], 1'h0 };
  assign celloutsig_0_18z[4:0] = { 1'h0, celloutsig_0_14z };
  assign { celloutsig_0_44z[9], celloutsig_0_44z[3] } = { 1'h1, celloutsig_0_44z[8] };
  assign celloutsig_0_9z[0] = celloutsig_0_0z;
  assign celloutsig_1_3z[3:1] = { celloutsig_1_3z[4], celloutsig_1_3z[4], celloutsig_1_3z[4] };
  assign { out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
