/* SigmaStar trade secret */
/* Copyright (c) [2019~2020] SigmaStar Technology.
All rights reserved.

Unless otherwise stipulated in writing, any and all information contained
herein regardless in any format shall remain the sole proprietary of
SigmaStar and be kept in strict confidence
(SigmaStar Confidential Information) by the recipient.
Any unauthorized act including without limitation unauthorized disclosure,
copying, use, reproduction, sale, distribution, modification, disassembling,
reverse engineering and compiling of the contents of SigmaStar Confidential
Information is unlawful and strictly prohibited. SigmaStar hereby reserves the
rights to any and all damages, losses, costs and expenses resulting therefrom.
*/

#include <mspi_os.h>
#if (defined CONFIG_BDMA_SUPPORT) || (defined CONFIG_MS_BDMA)
#include <hal_bdma.h>
#endif
#ifdef CONFIG_MS_GPIO
#include <mdrv_gpio.h>
#endif
#include "hal_mspi.h"
#include "hal_mspireg.h"

#define SSTAR_MSPI_HAL_MUX 0

#ifdef CONFIG_ARM64
#define READ_WORD(_reg)        (*(volatile u16 *)(u64)(_reg))
#define WRITE_WORD(_reg, _val) ((*(volatile u16 *)(u64)(_reg)) = (u16)(_val))
#define WRITE_WORD_MASK(_reg, _val, _mask) \
    ((*(volatile u16 *)(u64)(_reg)) = ((*(volatile u16 *)(u64)(_reg)) & ~(_mask)) | ((u16)(_val) & (_mask)))
#else
#define READ_WORD(_reg)        (*(volatile u16 *)(u32)(_reg))
#define WRITE_WORD(_reg, _val) ((*(volatile u16 *)(u32)(_reg)) = (u16)(_val))
#define WRITE_WORD_MASK(_reg, _val, _mask) \
    ((*(volatile u16 *)(u32)(_reg)) = ((*(volatile u16 *)(u32)(_reg)) & ~(_mask)) | ((u16)(_val) & (_mask)))
#endif

#define MSPI_READ(_reg_)                    READ_WORD(mspi->mspi_base + ((_reg_) << 2))
#define MSPI_WRITE(_reg_, _val_)            WRITE_WORD(mspi->mspi_base + ((_reg_) << 2), (_val_))
#define MSPI_WRITE_MASK(_reg_, _val_, mask) WRITE_WORD_MASK(mspi->mspi_base + ((_reg_) << 2), (_val_), (mask))

#define MSPI_READ_INDEX  0x0
#define MSPI_WRITE_INDEX 0x1

#define MSTAR_SPI_TIMEOUT_CNT 30000

#ifdef ARM_MIU0_BUS_BASE
#define MSPI_MIU0_BUS_BASE ARM_MIU0_BUS_BASE
#define MSPI_MIU1_BUS_BASE ARM_MIU1_BUS_BASE
#else
#define MSPI_MIU0_BUS_BASE 0x20000000
#define MSPI_MIU1_BUS_BASE 0xFFFFFFFF
#endif

#define MSPI_DMA_MODE_MAX 3

typedef enum
{
    E_MSPI_OK = 0,
    E_MSPI_INIT_FLOW_ERROR,
    E_MSPI_DCCONFIG_ERROR,
    E_MSPI_CLKCONFIG_ERROR,
    E_MSPI_FRAMECONFIG_ERROR,
    E_MSPI_OPERATION_ERROR,
    E_MSPI_PARAM_OVERFLOW,
    E_MSPI_MMIO_ERROR,
    E_MSPI_TIMEOUT,
    E_MSPI_HW_NOT_SUPPORT,
    E_MSPI_NOMEM,
    E_MSPI_NULL,
    E_MSPI_ERR,
} MSPI_ErrorNo;

typedef enum
{
    E_MSPI_OFF = 0,
    E_MSPI_ON,
} MSPI_CsState;

typedef enum
{
    E_MSPI_CS0 = 0,
    E_MSPI_CS1,
    E_MSPI_CS2,
} MSPI_CsChannel;

typedef struct
{
    u8 u8TrStart; // time from trigger to first SPI clock
    u8 u8TrEnd;   // time from last SPI clock to transferred done
    u8 u8TB;      // time between byte to byte transfer
    u8 u8TRW;     // time between last write and first read
} MSPI_DCConfig;

typedef enum _HAL_DC_Config
{
    E_MSPI_TRSTART,
    E_MSPI_TREND,
    E_MSPI_TB,
    E_MSPI_TRW
} eDC_config;

typedef enum _HAL_CLK_Config
{
    E_MSPI_POL,
    E_MSPI_PHA,
    E_MSPI_CLK
} eCLK_config;

typedef struct
{
    u8 u8WBitConfig[8]; // bits will be transferred in write buffer
    u8 u8RBitConfig[8]; // bits Will be transferred in read buffer
} MSPI_FrameConfig;

static u8 gbInitFlag = 0;

#if SSTAR_MSPI_HAL_MUX
static CamOsMutex_t hal_mspi_lock;
#define HAL_MSPI_Lock()   CamOsMutexLock(&hal_mspi_lock);
#define HAL_MSPI_Unlock() CamOsMutexUnlock(&hal_mspi_lock);
#else
#define HAL_MSPI_Lock()
#define HAL_MSPI_Unlock()
#endif

#if (defined CONFIG_BDMA_SUPPORT) || (defined CONFIG_MS_BDMA)
static s8 HAL_MSPI_GetBdmaCh(u8 u8Channel)
{
    switch (u8Channel)
    {
        case 0:
            return HAL_BDMA2_CH0;
        case 1:
            return HAL_BDMA2_CH0;
        default:
            return -1;
    }
}
#define MSPI_BDMA_SEL_WRITE (0x0)
#define MSPI_BDMA_SEL_READ  (0x1)
static s8 HAL_MSPI_GetBdmaSel(u8 u8Channel, u8 u8RdWr)
{
    // u8RdWr 0:write;  1:read
    if (u8RdWr)
    {
        switch (u8Channel)
        {
            case 0:
                return HAL_BDMA_MSPI0_TO_MIU;
            case 1:
                return HAL_BDMA_MSPI1_TO_MIU;
            default:
                return -1;
        }
    }
    else
    {
        switch (u8Channel)
        {
            case 0:
                return HAL_BDMA_MIU_TO_MSPI0;
            case 1:
                return HAL_BDMA_MIU_TO_MSPI1;
            default:
                return -1;
        }
    }

    return -1;
}
#endif

static void HAL_MSPI_Enable(struct mspi_hal *mspi, u8 bEnable)
{
    HAL_MSPI_Lock();
    if (bEnable)
    {
        MSPI_WRITE(MSPI_CTRL_OFFSET, MSPI_READ(MSPI_CTRL_OFFSET) | MSPI_INT_ENABLE);
    }
    else
    {
        MSPI_WRITE(MSPI_CTRL_OFFSET, MSPI_READ(MSPI_CTRL_OFFSET) & (~MSPI_INT_ENABLE));
    }
    HAL_MSPI_Unlock();
}

static void HAL_MSPI_Init(struct mspi_hal *mspi)
{
    HAL_MSPI_Lock();
    MSPI_WRITE(MSPI_CTRL_OFFSET, MSPI_READ(MSPI_CTRL_OFFSET) | (MSPI_RESET | MSPI_ENABLE));

    if (mspi->clk_out_mode)
    {
        MSPI_WRITE_MASK(MSPI_CLK_NOT_GATED_OFFSET, MSPI_CLK_NOT_GATED_MASK, MSPI_CLK_NOT_GATED_MASK);
    }

    HAL_MSPI_Unlock();
    HAL_MSPI_Enable(mspi, 1);
    gbInitFlag = 1;
}

static void HAL_MSPI_Reset_DCConfig(struct mspi_hal *mspi)
{
    HAL_MSPI_Lock();
    // DC reset
    MSPI_WRITE(MSPI_DC_TR_START_OFFSET, 0x00);
    MSPI_WRITE(MSPI_DC_TB_OFFSET, 0x00);
    HAL_MSPI_Unlock();
}

static u8 HAL_MSPI_DCConfigMax(eDC_config eDCField)
{
    switch (eDCField)
    {
        case E_MSPI_TRSTART:
            return MSPI_DC_TRSTART_MAX;
        case E_MSPI_TREND:
            return MSPI_DC_TREND_MAX;
        case E_MSPI_TB:
            return MSPI_DC_TB_MAX;
        case E_MSPI_TRW:
            return MSPI_DC_TRW_MAX;
        default:
            return 0;
    }
}

void HAL_MSPI_SetDcTiming(struct mspi_hal *mspi, eDC_config eDCField, u8 u8DCtiming)
{
    u16 u16TempBuf = 0;
    HAL_MSPI_Lock();
    switch (eDCField)
    {
        case E_MSPI_TRSTART:
            u16TempBuf = MSPI_READ(MSPI_DC_TR_START_OFFSET);
            u16TempBuf &= (~MSPI_DC_MASK);
            u16TempBuf |= u8DCtiming;
            MSPI_WRITE(MSPI_DC_TR_START_OFFSET, u16TempBuf);
            break;
        case E_MSPI_TREND:
            u16TempBuf = MSPI_READ(MSPI_DC_TR_END_OFFSET);
            u16TempBuf &= MSPI_DC_MASK;
            u16TempBuf |= u8DCtiming << MSPI_DC_BIT_OFFSET;
            MSPI_WRITE(MSPI_DC_TR_END_OFFSET, u16TempBuf);
            break;
        case E_MSPI_TB:
            u16TempBuf = MSPI_READ(MSPI_DC_TB_OFFSET);
            u16TempBuf &= (~MSPI_DC_MASK);
            u16TempBuf |= u8DCtiming;
            MSPI_WRITE(MSPI_DC_TB_OFFSET, u16TempBuf);
            break;
        case E_MSPI_TRW:
            u16TempBuf = MSPI_READ(MSPI_DC_TRW_OFFSET);
            u16TempBuf &= MSPI_DC_MASK;
            u16TempBuf |= u8DCtiming << MSPI_DC_BIT_OFFSET;
            MSPI_WRITE(MSPI_DC_TRW_OFFSET, u16TempBuf);
            break;
    }

    HAL_MSPI_Unlock();
}

static u8 HAL_DC_TrStartSetting(struct mspi_hal *mspi, u8 TrStart)
{
    u8 u8TrStartMax;
    u8 errnum = E_MSPI_OK;

    u8TrStartMax = HAL_MSPI_DCConfigMax(E_MSPI_TRSTART);
    if (TrStart > u8TrStartMax)
        errnum = E_MSPI_PARAM_OVERFLOW;
    else
        HAL_MSPI_SetDcTiming(mspi, E_MSPI_TRSTART, TrStart);
    return errnum;
}

static u8 HAL_DC_TrEndSetting(struct mspi_hal *mspi, u8 TrEnd)
{
    u8 u8TrEndMax;
    u8 errnum = E_MSPI_OK;

    u8TrEndMax = HAL_MSPI_DCConfigMax(E_MSPI_TREND);
    if (TrEnd > u8TrEndMax)
        errnum = E_MSPI_PARAM_OVERFLOW;
    else
        HAL_MSPI_SetDcTiming(mspi, E_MSPI_TREND, TrEnd);
    return errnum;
}

static u8 HAL_DC_TBSetting(struct mspi_hal *mspi, u8 TB)
{
    u8 u8TBMax;
    u8 errnum = E_MSPI_OK;

    u8TBMax = HAL_MSPI_DCConfigMax(E_MSPI_TB);
    if (TB > u8TBMax)
        errnum = E_MSPI_PARAM_OVERFLOW;
    else
        HAL_MSPI_SetDcTiming(mspi, E_MSPI_TB, TB);
    return errnum;
}

static u8 HAL_DC_TRWSetting(struct mspi_hal *mspi, u8 TRW)
{
    u8 u8TRWMax;
    u8 errnum = E_MSPI_OK;

    u8TRWMax = HAL_MSPI_DCConfigMax(E_MSPI_TRW);
    if (TRW > u8TRWMax)
        errnum = E_MSPI_PARAM_OVERFLOW;
    else
        HAL_MSPI_SetDcTiming(mspi, E_MSPI_TRW, TRW);
    return errnum;
}

static u8 HAL_MSPI_DCConfig(struct mspi_hal *mspi, MSPI_DCConfig *ptDCConfig)
{
    u8 errnum = E_MSPI_OK;

    // check init
    if (!gbInitFlag)
        return E_MSPI_ERR;

    if (ptDCConfig == NULL)
    {
        HAL_MSPI_Reset_DCConfig(mspi);
        return E_MSPI_OK;
    }
    errnum = HAL_DC_TrStartSetting(mspi, ptDCConfig->u8TrStart);
    if (errnum != E_MSPI_OK)
        goto ERROR_HANDLE;
    errnum = HAL_DC_TrEndSetting(mspi, ptDCConfig->u8TrEnd);
    if (errnum != E_MSPI_OK)
        goto ERROR_HANDLE;
    errnum = HAL_DC_TBSetting(mspi, ptDCConfig->u8TB);
    if (errnum != E_MSPI_OK)
        goto ERROR_HANDLE;
    errnum = HAL_DC_TRWSetting(mspi, ptDCConfig->u8TRW);
    if (errnum != E_MSPI_OK)
        goto ERROR_HANDLE;
    return E_MSPI_OK;

ERROR_HANDLE:
    errnum |= E_MSPI_DCCONFIG_ERROR;
    return errnum;
}

static void HAL_MSPI_SetCLKTiming(struct mspi_hal *mspi, eCLK_config eCLKField, u8 u8CLKVal)
{
    u16 u16TempBuf = 0;
    HAL_MSPI_Lock();
    switch (eCLKField)
    {
        case E_MSPI_POL:
            u16TempBuf = MSPI_READ(MSPI_CLK_CLOCK_OFFSET);
            u16TempBuf &= ~(MSPI_CLK_POLARITY_MASK);
            u16TempBuf |= u8CLKVal << MSPI_CLK_POLARITY_BIT_OFFSET;
            break;
        case E_MSPI_PHA:
            u16TempBuf = MSPI_READ(MSPI_CLK_CLOCK_OFFSET);
            u16TempBuf &= ~(MSPI_CLK_PHASE_MASK);
            u16TempBuf |= u8CLKVal << MSPI_CLK_PHASE_BIT_OFFSET;
            break;
        case E_MSPI_CLK:
            u16TempBuf = MSPI_READ(MSPI_CLK_CLOCK_OFFSET);
            u16TempBuf &= MSPI_CLK_CLOCK_MASK;
            u16TempBuf |= u8CLKVal << MSPI_CLK_CLOCK_BIT_OFFSET;
            break;
    }
    MSPI_WRITE(MSPI_CLK_CLOCK_OFFSET, u16TempBuf);

    HAL_MSPI_Unlock();
}

static void HAL_MSPI_Reset_CLKConfig(struct mspi_hal *mspi)
{
    u16 Tempbuf;
    HAL_MSPI_Lock();
    // reset clock
    Tempbuf = MSPI_READ(MSPI_CTRL_OFFSET);
    Tempbuf &= 0x3F;
    MSPI_WRITE(MSPI_CTRL_OFFSET, Tempbuf);
    HAL_MSPI_Unlock();
}

u8 HAL_MSPI_SetMode(struct mspi_hal *mspi, MSPI_Mode_Config_e eMode)
{
    if (eMode >= E_MSPI_MODE_MAX)
    {
        return E_MSPI_PARAM_OVERFLOW;
    }

    switch (eMode)
    {
        case E_MSPI_MODE0:
            HAL_MSPI_SetCLKTiming(mspi, E_MSPI_POL, false);
            HAL_MSPI_SetCLKTiming(mspi, E_MSPI_PHA, false);

            break;
        case E_MSPI_MODE1:
            HAL_MSPI_SetCLKTiming(mspi, E_MSPI_POL, false);
            HAL_MSPI_SetCLKTiming(mspi, E_MSPI_PHA, true);
            break;
        case E_MSPI_MODE2:
            HAL_MSPI_SetCLKTiming(mspi, E_MSPI_POL, true);
            HAL_MSPI_SetCLKTiming(mspi, E_MSPI_PHA, false);
            break;
        case E_MSPI_MODE3:
            HAL_MSPI_SetCLKTiming(mspi, E_MSPI_POL, true);
            HAL_MSPI_SetCLKTiming(mspi, E_MSPI_PHA, true);
            break;
        default:
            HAL_MSPI_Reset_CLKConfig(mspi);
            return E_MSPI_OPERATION_ERROR;
    }

    return E_MSPI_OK;
}

static void HAL_MSPI_Reset_FrameConfig(struct mspi_hal *mspi)
{
    HAL_MSPI_Lock();
    // Frame reset
    MSPI_WRITE(MSPI_FRAME_WBIT_OFFSET, 0xFFF);
    MSPI_WRITE(MSPI_FRAME_WBIT_OFFSET + 1, 0xFFF);
    MSPI_WRITE(MSPI_FRAME_RBIT_OFFSET, 0xFFF);
    MSPI_WRITE(MSPI_FRAME_RBIT_OFFSET + 1, 0xFFF);
    HAL_MSPI_Unlock();
}

static void HAL_MSPI_SetPerFrameSize(struct mspi_hal *mspi, u8 bDirect, u8 u8BufOffset, u8 u8PerFrameSize)
{
    u8  u8Index     = 0;
    u16 u16TempBuf  = 0;
    u8  u8BitOffset = 0;
    u16 u16regIndex = 0;

    HAL_MSPI_Lock();
    if (bDirect == MSPI_READ_INDEX)
    {
        u16regIndex = MSPI_FRAME_RBIT_OFFSET;
    }
    else
    {
        u16regIndex = MSPI_FRAME_WBIT_OFFSET;
    }
    if (u8BufOffset >= 4)
    {
        u8Index++;
        u8BufOffset -= 4;
    }
    u8BitOffset = u8BufOffset * MSPI_FRAME_BIT_FIELD;
    u16TempBuf  = MSPI_READ(u16regIndex + u8Index);
    u16TempBuf &= ~(MSPI_FRAME_BIT_MASK << u8BitOffset);
    u16TempBuf |= u8PerFrameSize << u8BitOffset;
    MSPI_WRITE((u16regIndex + u8Index), u16TempBuf);
    HAL_MSPI_Unlock();
}

static u8 HAL_MSPI_FRAMEConfig(struct mspi_hal *mspi, MSPI_FrameConfig *ptFrameConfig)
{
    u8 errnum  = E_MSPI_OK;
    u8 u8Index = 0;

    if (ptFrameConfig == NULL)
    {
        HAL_MSPI_Reset_FrameConfig(mspi);
        return E_MSPI_OK;
    }
    // read buffer bit config
    for (u8Index = 0; u8Index < MAX_READ_BUF_SIZE; u8Index++)
    {
        if (ptFrameConfig->u8RBitConfig[u8Index] > MSPI_FRAME_BIT_MAX)
        {
            errnum = E_MSPI_PARAM_OVERFLOW;
        }
        else
        {
            HAL_MSPI_SetPerFrameSize(mspi, MSPI_READ_INDEX, u8Index, ptFrameConfig->u8RBitConfig[u8Index]);
        }
    }
    // write buffer bit config
    for (u8Index = 0; u8Index < MAX_WRITE_BUF_SIZE; u8Index++)
    {
        if (ptFrameConfig->u8WBitConfig[u8Index] > MSPI_FRAME_BIT_MAX)
        {
            errnum = E_MSPI_PARAM_OVERFLOW;
        }
        else
        {
            HAL_MSPI_SetPerFrameSize(mspi, MSPI_WRITE_INDEX, u8Index, ptFrameConfig->u8WBitConfig[u8Index]);
        }
    }
    return errnum;
}

void HAL_MSPI_ChipSelect(struct mspi_hal *mspi, u8 Enable, u8 eSelect)
{
    u16 regdata = 0;
    u8  bitmask = 0;
    HAL_MSPI_Lock();

    if (eSelect < mspi->cs_num)
    {
        regdata = MSPI_READ(MSPI_CHIP_SELECT_OFFSET);
        if (Enable)
        {
            bitmask = ~(1 << eSelect);
            regdata &= bitmask;
        }
        else
        {
            bitmask = (1 << eSelect);
            regdata |= bitmask;
        }
        MSPI_WRITE(MSPI_CHIP_SELECT_OFFSET, regdata);
    }
    else
    {
#if (defined CONFIG_MS_GPIO) || (defined CONFIG_GPIO_SUPPORT)
        if (Enable)
            MDrv_GPIO_Set_Low(mspi->cs_ext[eSelect - mspi->cs_num]);
        else
            MDrv_GPIO_Set_High(mspi->cs_ext[eSelect - mspi->cs_num]);
#else
        mspi_errmsg("not support mspi cs-ext,because GPIO API do not exit\n");
#endif
    }
    HAL_MSPI_Unlock();
}

u8 HAL_MSPI_SetLSB(struct mspi_hal *mspi, u8 enable)
{
    HAL_MSPI_Lock();

    MSPI_WRITE(MSPI_LSB_FIRST_OFFSET, enable);

    HAL_MSPI_Unlock();
    return E_MSPI_OK;
}

u8 HAL_MSPI_Set3WireMode(struct mspi_hal *mspi, u8 enable)
{
    HAL_MSPI_Lock();

    MSPI_WRITE_MASK(MSPI_CTRL_OFFSET, enable, MSPI_3WIREMODE_MASK);

    HAL_MSPI_Unlock();
    return E_MSPI_OK;
}

u8 HAL_MSPI_Config(struct mspi_hal *mspi)
{
    u8 errnum = E_MSPI_OK;

    MSPI_DCConfig      stDCConfig;
    MSPI_FrameConfig   stFrameConfig;
    MSPI_Mode_Config_e mspimode = E_MSPI_MODE0;

    stDCConfig.u8TB      = 0;
    stDCConfig.u8TrEnd   = 0x0;
    stDCConfig.u8TrStart = 0x0;
    stDCConfig.u8TRW     = 0;

#if SSTAR_MSPI_HAL_MUX
    CamOsMutexInit(&hal_mspi_lock);
#endif

    memset(&stFrameConfig, 0x07, sizeof(MSPI_FrameConfig));
    HAL_MSPI_Init(mspi);

    errnum = HAL_MSPI_DCConfig(mspi, &stDCConfig);
    if (errnum)
    {
        return errnum;
    }

    errnum = HAL_MSPI_SetMode(mspi, mspimode);
    if (errnum)
    {
        return errnum;
    }

    errnum = HAL_MSPI_FRAMEConfig(mspi, &stFrameConfig);
    if (errnum)
    {
        return errnum;
    }

    HAL_MSPI_ChipSelect(mspi, E_MSPI_OFF, E_MSPI_CS0);
    errnum = HAL_MSPI_SetLSB(mspi, 0);
    if (errnum)
    {
        return errnum;
    }
    return errnum;
}

static void HAL_MSPI_RWBUFSize(struct mspi_hal *mspi, u8 Direct, u8 Size)
{
    u16 u16Data = 0;
    u16Data     = MSPI_READ(MSPI_RBF_SIZE_OFFSET);

    if (Direct == MSPI_READ_INDEX)
    {
        u16Data &= MSPI_RWSIZE_MASK;
        u16Data |= Size << MSPI_RSIZE_BIT_OFFSET;
    }
    else
    {
        u16Data &= ~MSPI_RWSIZE_MASK;
        u16Data |= Size;
    }
    MSPI_WRITE(MSPI_RBF_SIZE_OFFSET, u16Data);
}

u8 HAL_MSPI_Trigger(struct mspi_hal *mspi)
{
    s32 s32Ret  = 0;
    s32 timeout = MSTAR_SPI_TIMEOUT_CNT;
    // trigger operation
    MSPI_WRITE(MSPI_TRIGGER_OFFSET, MSPI_TRIGGER);

    if (mspi->calbak_mspi_waitdone)
    {
        s32Ret = mspi->calbak_mspi_waitdone(mspi);
    }
    else
    {
        while (!HAL_MSPI_CheckDone(mspi) && timeout--)
        {
            MSPI_DELAY_US(10);
        }

        if (0 == timeout)
        {
            mspi_errmsg("mspi trigger timeout\n");
        }
    }

    MSPI_WRITE(MSPI_RBF_SIZE_OFFSET, 0x0);

    return s32Ret;
}

static u8 HAL_MSPI_FullDuplexBuf(struct mspi_hal *mspi, u8 *rx_buff, u8 *tx_buff, u16 u16Size)
{
    u8  u8Index      = 0;
    u16 u16TempBuf   = 0;
    u8  errnum       = E_MSPI_OK;
    u8  shift        = 0;
    u8  isMsbBitMode = !(MSPI_READ(MSPI_LSB_FIRST_OFFSET) & BIT0);

    HAL_MSPI_Lock();

    for (u8Index = 0; u8Index < u16Size; u8Index++)
    {
        if (u8Index & 1)
        {
            if (mspi->bits_per_word <= 8)
            {
                shift      = (isMsbBitMode) ? (8 - mspi->bits_per_word) : 0;
                u16TempBuf = (tx_buff[u8Index] << (shift + 8)) | (tx_buff[u8Index - 1] << shift);
            }
            else
            {
                shift = 16 - mspi->bits_per_word;
                if (isMsbBitMode)
                {
                    u16TempBuf = (tx_buff[u8Index] << shift) | (tx_buff[u8Index - 1] << 8);
                }
                else
                {
                    // NO LSB
                }
            }
            MSPI_WRITE((MSPI_WRITE_BUF_OFFSET + (u8Index >> 1)), u16TempBuf);
        }
        else if (u8Index == (u16Size - 1))
        {
            shift = (isMsbBitMode) ? (8 - mspi->bits_per_word) : 0;
            MSPI_WRITE((MSPI_WRITE_BUF_OFFSET + (u8Index >> 1)), tx_buff[u8Index] << shift);
        }
    }

    HAL_MSPI_RWBUFSize(mspi, MSPI_WRITE_INDEX, u16Size);
    errnum = HAL_MSPI_Trigger(mspi);
    if (errnum)
    {
        goto err_out;
    }

    for (u8Index = 0; u8Index < u16Size; u8Index++)
    {
        if (u8Index & 1)
        {
            u16TempBuf = MSPI_READ((MSPI_FULL_DEPLUX_OFFSET + (u8Index >> 1)));
            if (isMsbBitMode)
            {
                if (mspi->bits_per_word <= 8)
                {
                    shift                = mspi->bits_per_word;
                    rx_buff[u8Index]     = (u16TempBuf >> 8) & ((0x1 << shift) - 0x1);
                    rx_buff[u8Index - 1] = u16TempBuf & ((0x1 << shift) - 0x1);
                }
                else
                {
                    shift                = mspi->bits_per_word - 8;
                    rx_buff[u8Index]     = u16TempBuf & ((0x1 << shift) - 0x1);
                    rx_buff[u8Index - 1] = u16TempBuf >> 8;
                }
            }
            else
            {
                // NO LSB
            }
        }
        else if (u8Index == (u16Size - 1))
        {
            u16TempBuf       = MSPI_READ((MSPI_FULL_DEPLUX_OFFSET + (u8Index >> 1)));
            shift            = mspi->bits_per_word;
            rx_buff[u8Index] = u16TempBuf & ((0x1 << shift) - 0x1);
        }
    }

err_out:
    HAL_MSPI_Unlock();
    return errnum;
}

static u8 HAL_MSPI_ReadBuf(struct mspi_hal *mspi, u8 *pData, u16 u16Size)
{
    u8  u8Index    = 0;
    u16 u16TempBuf = 0;
    u16 i = 0, j = 0;
    u8  errnum = E_MSPI_OK;
    u8  shift;
    u8  isMsbBitMode = !(MSPI_READ(MSPI_LSB_FIRST_OFFSET) & BIT0);

    HAL_MSPI_Lock();
    for (i = 0; i < u16Size; i += MAX_READ_BUF_SIZE)
    {
        u16TempBuf = u16Size - i;
        if (u16TempBuf > MAX_READ_BUF_SIZE)
        {
            j = MAX_READ_BUF_SIZE;
        }
        else
        {
            j = u16TempBuf;
        }
        HAL_MSPI_RWBUFSize(mspi, MSPI_READ_INDEX, j);

        errnum = HAL_MSPI_Trigger(mspi);
        if (errnum)
        {
            goto err_out;
        }

        for (u8Index = 0; u8Index < j; u8Index++)
        {
            if (u8Index & 1)
            {
                u16TempBuf = MSPI_READ((MSPI_READ_BUF_OFFSET + (u8Index >> 1)));
                if (isMsbBitMode)
                {
                    // MSB MODE
                    if (mspi->bits_per_word <= 8)
                    {
                        // printk("u16TempBuf    0x%x\n",u16TempBuf);
                        shift              = mspi->bits_per_word;
                        pData[u8Index]     = (u16TempBuf >> 8) & ((0x1 << shift) - 0x1);
                        pData[u8Index - 1] = u16TempBuf & ((0x1 << shift) - 0x1);
                    }
                    else // bits_per_word=9~15
                    {
                        shift              = mspi->bits_per_word - 8;
                        pData[u8Index]     = u16TempBuf & ((0x1 << shift) - 0x1);
                        pData[u8Index - 1] = u16TempBuf >> 8;
                    }
                }
                else
                {
                    // NO LSB
                }
            }
            else if (u8Index == (j - 1))
            {
                u16TempBuf     = MSPI_READ((MSPI_READ_BUF_OFFSET + (u8Index >> 1)));
                shift          = mspi->bits_per_word;
                pData[u8Index] = u16TempBuf & ((0x1 << shift) - 0x1);
            }
        }
        pData += j;
    }

err_out:
    HAL_MSPI_Unlock();
    return errnum;
}

static u8 HAL_MSPI_WriteBuf(struct mspi_hal *mspi, u8 *pData, u16 u16Size)
{
    u8  u8Index      = 0;
    u16 u16TempBuf   = 0;
    u8  errnum       = E_MSPI_OK;
    u8  shift        = 0;
    u8  isMsbBitMode = !(MSPI_READ(MSPI_LSB_FIRST_OFFSET) & BIT0);

    HAL_MSPI_Lock();

    for (u8Index = 0; u8Index < u16Size; u8Index++)
    {
        if (u8Index & 1)
        {
            if (mspi->bits_per_word <= 8)
            {
                shift      = (isMsbBitMode) ? (8 - mspi->bits_per_word) : 0;
                u16TempBuf = (pData[u8Index] << (shift + 8)) | (pData[u8Index - 1] << shift);
            }
            else
            {
                shift = 16 - mspi->bits_per_word;
                if (isMsbBitMode)
                {
                    u16TempBuf = (pData[u8Index] << shift) | (pData[u8Index - 1] << 8);
                }
                else
                {
                    // NO LSB
                }
            }
            MSPI_WRITE((MSPI_WRITE_BUF_OFFSET + (u8Index >> 1)), u16TempBuf);
        }
        else if (u8Index == (u16Size - 1))
        {
            shift = 8 - mspi->bits_per_word;
            MSPI_WRITE((MSPI_WRITE_BUF_OFFSET + (u8Index >> 1)), pData[u8Index] << shift);
        }
    }

    HAL_MSPI_RWBUFSize(mspi, MSPI_WRITE_INDEX, u16Size);
    errnum = HAL_MSPI_Trigger(mspi);
    if (errnum)
    {
        goto err_out;
    }
    // set write data size
err_out:
    HAL_MSPI_Unlock();
    return errnum;
}

u8 HAL_MSPI_FullDuplex(u8 u8Channel, struct mspi_hal *mspi, u8 *rx_buff, u8 *tx_buff, u16 u16Size)
{
    u16 u16Index            = 0;
    u16 u16TempFrameCnt     = 0;
    u16 u16TempLastFrameCnt = 0;
    u8  ret                 = E_MSPI_OK;

    if (rx_buff == NULL || tx_buff == NULL)
    {
        return E_MSPI_NULL;
    }

    u16TempFrameCnt     = u16Size / MAX_WRITE_BUF_SIZE; // Cut data to frame by max frame size
    u16TempLastFrameCnt = u16Size % MAX_WRITE_BUF_SIZE; // Last data less than a MAX_WRITE_BUF_SIZE fame

    for (u16Index = 0; u16Index < u16TempFrameCnt; u16Index++)
    {
        ret = HAL_MSPI_FullDuplexBuf(mspi, rx_buff + u16Index * MAX_READ_BUF_SIZE,
                                     tx_buff + u16Index * MAX_WRITE_BUF_SIZE, MAX_WRITE_BUF_SIZE);
        if (ret)
        {
            return E_MSPI_OPERATION_ERROR;
        }
    }

    if (u16TempLastFrameCnt)
    {
        ret = HAL_MSPI_FullDuplexBuf(mspi, rx_buff + u16TempFrameCnt * MAX_READ_BUF_SIZE,
                                     tx_buff + u16TempFrameCnt * MAX_WRITE_BUF_SIZE, u16TempLastFrameCnt);
    }

    if (ret)
    {
        return E_MSPI_OPERATION_ERROR;
    }
    return E_MSPI_OK;
}

u8 HAL_MSPI_Write(u8 u8Channel, struct mspi_hal *mspi, u8 *pData, u16 u16Size)
{
    u16 u16Index            = 0;
    u16 u16TempFrameCnt     = 0;
    u16 u16TempLastFrameCnt = 0;
    u8  ret                 = E_MSPI_OK;

    if (pData == NULL)
    {
        return E_MSPI_NULL;
    }

    u16TempFrameCnt     = u16Size / MAX_WRITE_BUF_SIZE; // Cut data to frame by max frame size
    u16TempLastFrameCnt = u16Size % MAX_WRITE_BUF_SIZE; // Last data less than a MAX_WRITE_BUF_SIZE fame

    for (u16Index = 0; u16Index < u16TempFrameCnt; u16Index++)
    {
        ret = HAL_MSPI_WriteBuf(mspi, pData + u16Index * MAX_WRITE_BUF_SIZE, MAX_WRITE_BUF_SIZE);
        if (ret)
        {
            return E_MSPI_OPERATION_ERROR;
        }
    }

    if (u16TempLastFrameCnt)
    {
        ret = HAL_MSPI_WriteBuf(mspi, pData + u16TempFrameCnt * MAX_WRITE_BUF_SIZE, u16TempLastFrameCnt);
    }

    if (ret)
    {
        return E_MSPI_OPERATION_ERROR;
    }
    return E_MSPI_OK;
}

u8 HAL_MSPI_Read(u8 u8Channel, struct mspi_hal *mspi, u8 *pData, u16 u16Size)
{
    // MSPI_ErrorNo errorno = E_MSPI_OK;

    u16 u16Index            = 0;
    u16 u16TempFrameCnt     = 0;
    u16 u16TempLastFrameCnt = 0;
    u8  ret                 = E_MSPI_OK;

    if (pData == NULL)
    {
        return E_MSPI_NULL;
    }

    u16TempFrameCnt     = u16Size / MAX_WRITE_BUF_SIZE; // Cut data to frame by max frame size
    u16TempLastFrameCnt = u16Size % MAX_WRITE_BUF_SIZE; // Last data less than a MAX_WRITE_BUF_SIZE fame
    for (u16Index = 0; u16Index < u16TempFrameCnt; u16Index++)
    {
        ret = HAL_MSPI_ReadBuf(mspi, pData + u16Index * MAX_WRITE_BUF_SIZE, MAX_WRITE_BUF_SIZE);
        if (ret)
        {
            return E_MSPI_OPERATION_ERROR;
        }
    }
    if (u16TempLastFrameCnt)
    {
        ret = HAL_MSPI_ReadBuf(mspi, pData + u16TempFrameCnt * MAX_WRITE_BUF_SIZE, u16TempLastFrameCnt);
    }
    if (ret)
    {
        return E_MSPI_OPERATION_ERROR;
    }
    return E_MSPI_OK;
}

#if (defined CONFIG_BDMA_SUPPORT) || (defined CONFIG_MS_BDMA)
u8 HAL_MSPI_DMA_Write(u8 u8Channel, struct mspi_hal *mspi, u8 *pData, u32 u32Size)
{
    u8             errnum     = 0;
    s8             s8DmaCh    = 0;
    u64            physaddr   = 0;
    u64            data_addr  = 0;
    HalBdmaParam_t tBdmaParam = {0};
    if (pData == NULL)
    {
        return E_MSPI_NULL;
    }
    physaddr  = mspi_os_virt2phys(pData);
    data_addr = mspi_os_phys2miu(physaddr);
    s8DmaCh   = HAL_MSPI_GetBdmaCh(u8Channel);
    if (s8DmaCh == -1)
    {
        mspi_errmsg("bus-%d WORNG DMA CHANNEL\n", u8Channel);
        return E_MSPI_ERR;
    }
    memset(&tBdmaParam, 0, sizeof(HalBdmaParam_t));
    tBdmaParam.bIntMode     = 1; // 0:use polling mode
    tBdmaParam.ePathSel     = HAL_MSPI_GetBdmaSel(u8Channel, MSPI_BDMA_SEL_WRITE);
    tBdmaParam.eDstAddrMode = HAL_BDMA_ADDR_INC; // address increase
    tBdmaParam.u32TxCount   = u32Size;
    tBdmaParam.u32Pattern   = 0;
    tBdmaParam.pSrcAddr     = (phys_addr_t)data_addr;
    tBdmaParam.pfTxCbFunc   = NULL;

    mspi_os_cache_flush(pData, u32Size);
    HAL_MSPI_Lock();

    MSPI_WRITE(MSPI_DMA_ENABLE, 0x01);
    MSPI_WRITE(MSPI_DMA_RW_MODE, MSPI_DMA_WRITE);

    MSPI_WRITE(MSPI_DMA_DATA_LENGTH_L, u32Size & 0xFFFF);
    MSPI_WRITE(MSPI_DMA_DATA_LENGTH_H, ((u32Size >> 16) & 0xFFFF));

    HAL_MSPI_RWBUFSize(mspi, MSPI_WRITE_INDEX, 0);
    HalBdma_Initialize((u8)s8DmaCh);
    if (HAL_BDMA_PROC_DONE != HalBdma_Transfer((u8)s8DmaCh, &tBdmaParam))
    {
        mspi_errmsg("bus-%d bdma set fail wr\n", u8Channel);
        return E_MSPI_ERR;
    }
    errnum = HAL_MSPI_Trigger(mspi);
    if (errnum)
    {
        goto err_out;
    }

err_out:
    MSPI_WRITE(MSPI_DMA_ENABLE, 0x00);
    HAL_MSPI_Unlock();
    return errnum;
}

u8 HAL_MSPI_DMA_Read(u8 u8Channel, struct mspi_hal *mspi, u8 *pData, u32 u32Size)
{
    u8             errnum     = 0;
    s8             s8DmaCh    = 0;
    u64            physaddr   = 0;
    u64            data_addr  = 0;
    HalBdmaParam_t tBdmaParam = {0};
    if (pData == NULL)
    {
        return E_MSPI_NULL;
    }

    physaddr  = mspi_os_virt2phys(pData);
    data_addr = mspi_os_phys2miu(physaddr);
    s8DmaCh   = HAL_MSPI_GetBdmaCh(u8Channel);
    if (s8DmaCh == -1)
    {
        mspi_errmsg("bus-%d WORNG DMA CHANNEL\n", u8Channel);
        return E_MSPI_ERR;
    }
    memset(&tBdmaParam, 0, sizeof(HalBdmaParam_t));
    tBdmaParam.bIntMode     = 1;
    tBdmaParam.ePathSel     = HAL_MSPI_GetBdmaSel(u8Channel, MSPI_BDMA_SEL_READ);
    tBdmaParam.eDstAddrMode = HAL_BDMA_ADDR_INC;
    tBdmaParam.u32TxCount   = u32Size;
    tBdmaParam.u32Pattern   = 0;
    tBdmaParam.pDstAddr     = (phys_addr_t)data_addr;
    tBdmaParam.pfTxCbFunc   = NULL;

    HAL_MSPI_Lock();

    MSPI_WRITE(MSPI_DMA_ENABLE, 0x01);
    MSPI_WRITE(MSPI_DMA_RW_MODE, MSPI_DMA_READ);

    MSPI_WRITE(MSPI_DMA_DATA_LENGTH_L, u32Size & 0xFFFF);
    MSPI_WRITE(MSPI_DMA_DATA_LENGTH_H, (u32Size >> 16) & 0x00FF); // total 24bit

    HAL_MSPI_RWBUFSize(mspi, MSPI_READ_INDEX, 0); // spi length = 0
    HalBdma_Initialize((u8)s8DmaCh);
    if (HAL_BDMA_PROC_DONE != HalBdma_Transfer((u8)s8DmaCh, &tBdmaParam))
    {
        mspi_errmsg("bus-%d bdma set fail rd\n", u8Channel);
        return E_MSPI_ERR;
    }

    mspi_os_cache_invalidate(pData, u32Size);

    errnum = HAL_MSPI_Trigger(mspi);
    if (errnum)
    {
        goto err_out;
    }

    mspi_os_cache_invalidate(pData, u32Size);

err_out:
    MSPI_WRITE(MSPI_DMA_ENABLE, 0x00);
    HAL_MSPI_Unlock();
    return errnum;
}
#else
u8 HAL_MSPI_DMA_Write(u8 u8Channel, struct mspi_hal *mspi, u8 *pData, u32 u32Size)
{
    mspi_errmsg("mspi-%d dma write not support\n", u8Channel);
    return 0;
}

u8 HAL_MSPI_DMA_Read(u8 u8Channel, struct mspi_hal *mspi, u8 *pData, u32 u32Size)
{
    mspi_errmsg("mspi-%d dma read not support\n", u8Channel);
    return 0;
}

#endif
u16 HAL_MSPI_CheckDone(struct mspi_hal *mspi)
{
    return MSPI_READ(MSPI_DONE_OFFSET);
}

void HAL_MSPI_ClearDone(struct mspi_hal *mspi)
{
    MSPI_WRITE(MSPI_DONE_CLEAR_OFFSET, MSPI_CLEAR_DONE);
}

u8 HAL_MSPI_SetDivClk(struct mspi_hal *mspi, u8 div)
{
    u16 TempData = 0;

    TempData = MSPI_READ(MSPI_CLK_CLOCK_OFFSET);
    TempData &= MSPI_CLK_CLOCK_MASK;
    TempData |= div << MSPI_CLK_CLOCK_BIT_OFFSET;
    MSPI_WRITE(MSPI_CLK_CLOCK_OFFSET, TempData);

    return E_MSPI_OK;
}

u8 HAL_MSPI_CheckDmaMode(u8 u8Channel)
{
    if (u8Channel > MSPI_DMA_MODE_MAX)
    {
        return E_MSPI_HW_NOT_SUPPORT;
    }
    else
    {
        return E_MSPI_OK;
    }
}

u8 HAL_MSPI_SET_FRAMECFG(struct mspi_hal *mspi, int bits_per_word)
{
    MSPI_FrameConfig stFrameConfig;
    int              i;

    if (bits_per_word > MSPI_MAX_SUPPORT_BITS)
    {
        return -E_MSPI_PARAM_OVERFLOW;
    }
    else if (bits_per_word > 8)
    {
        for (i = 0; i < MAX_WRITE_BUF_SIZE; i += 2)
        {
            stFrameConfig.u8WBitConfig[i]     = bits_per_word - 8 - 1;
            stFrameConfig.u8WBitConfig[i + 1] = 8 - 1;
        }
        for (i = 0; i < MAX_READ_BUF_SIZE; i += 2)
        {
            stFrameConfig.u8RBitConfig[i]     = bits_per_word - 8 - 1;
            stFrameConfig.u8RBitConfig[i + 1] = 8 - 1;
        }
    }
    else
    {
        for (i = 0; i < MAX_WRITE_BUF_SIZE; i++)
        {
            stFrameConfig.u8WBitConfig[i] = bits_per_word - 1;
        }
        for (i = 0; i < MAX_READ_BUF_SIZE; i++)
        {
            stFrameConfig.u8RBitConfig[i] = bits_per_word - 1;
        }
    }
    HAL_MSPI_FRAMEConfig(mspi, &stFrameConfig);

    return 0;
}
