{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port aresetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port adc_clk -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port clk_div2 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port trig_cap -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1110 -y 90 -defaultsOSRD
preplace inst axis_dwidth_converter_1 -pg 1 -lvl 1 -x 180 -y 240 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 1 -x 180 -y 80 -defaultsOSRD
preplace inst ctrl_snapshot_128k_0 -pg 1 -lvl 3 -x 800 -y 310 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 2 -x 470 -y 280 -defaultsOSRD
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 0 3 20 340 330 380 610J
preplace netloc DAC_AXIS_PL_CLK 1 0 2 30 320 320J
preplace netloc clk_wiz_axis_clk_out2 1 0 3 40 330 340 390 600J
preplace netloc axi_gpio_0_gpio_io_o 1 0 3 NJ 400 NJ 400 620J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 1 3 N 80 NJ 80 NJ
preplace netloc ctrl_snapshot_128k_0_BRAM_A 1 3 1 980 100n
preplace netloc usp_rf_data_converter_0_m00_axis 1 0 1 NJ 220
preplace netloc ps8_0_axi_periph_M02_AXI 1 0 1 NJ 60
preplace netloc axis_dwidth_converter_1_M_AXIS 1 1 1 N 240
preplace netloc axis_clock_converter_0_M_AXIS 1 2 1 N 280
levelinfo -pg 1 0 180 470 800 1110 1250
pagesize -pg 1 -db -bbox -sgen -110 0 1250 420
"
}

