# Verilog
Verilog design and Class Lab
