Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Jan 17 06:19:40 2026
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_utilization -file fpga_top_utilization_placed.rpt -pb fpga_top_utilization_placed.pb
| Design       : fpga_top
| Device       : xczu5ev-fbvb900-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 1605 |     0 |          0 |    117120 |  1.37 |
|   LUT as Logic             | 1559 |     0 |          0 |    117120 |  1.33 |
|   LUT as Memory            |   46 |     0 |          0 |     57600 |  0.08 |
|     LUT as Distributed RAM |   20 |     0 |            |           |       |
|     LUT as Shift Register  |   26 |     0 |            |           |       |
| CLB Registers              | 2613 |     0 |          0 |    234240 |  1.12 |
|   Register as Flip Flop    | 2613 |     0 |          0 |    234240 |  1.12 |
|   Register as Latch        |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   87 |     0 |          0 |     14640 |  0.59 |
| F7 Muxes                   |    0 |     0 |          0 |     58560 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     14640 |  0.00 |
| Unique Control Sets        |  188 |       |          0 |     29280 |  0.64 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.
** Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 97    |          Yes |           - |          Set |
| 245   |          Yes |           - |        Reset |
| 41    |          Yes |         Set |            - |
| 2230  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  477 |     0 |          0 |     14640 |  3.26 |
|   CLBL                                     |  365 |     0 |            |           |       |
|   CLBM                                     |  112 |     0 |            |           |       |
| LUT as Logic                               | 1559 |     0 |          0 |    117120 |  1.33 |
|   using O5 output only                     |   78 |       |            |           |       |
|   using O6 output only                     | 1105 |       |            |           |       |
|   using O5 and O6                          |  376 |       |            |           |       |
| LUT as Memory                              |   46 |     0 |          0 |     57600 |  0.08 |
|   LUT as Distributed RAM                   |   20 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |   26 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   26 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 2613 |     0 |          0 |    234240 |  1.12 |
|   Register driven from within the CLB      | 1436 |       |            |           |       |
|   Register driven from outside the CLB     | 1177 |       |            |           |       |
|     LUT in front of the register is unused |  984 |       |            |           |       |
|     LUT in front of the register is used   |  193 |       |            |           |       |
+--------------------------------------------+------+-------+------------+-----------+-------+


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       288 |  0.00 |
| URAM           |    0 |     0 |          0 |        64 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |      1248 |  0.16 |
|   DSP48E2 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   14 |    14 |          0 |       204 |  6.86 |
|   HPIOB_M        |    2 |     2 |          0 |        72 |  2.78 |
|     INPUT        |    1 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HPIOB_S        |   10 |    10 |          0 |        72 | 13.89 |
|     INPUT        |    5 |       |            |           |       |
|     OUTPUT       |    5 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HDIOB_M        |    0 |     0 |          0 |        24 |  0.00 |
|   HDIOB_S        |    1 |     1 |          0 |        24 |  4.17 |
|     INPUT        |    0 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HPIOB_SNGL     |    1 |     1 |          0 |        12 |  8.33 |
|     INPUT        |    0 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    3 |     0 |          0 |       112 |  2.68 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    4 |     0 |          0 |        96 |  4.17 |
| BUFG_PS    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    1 |     0 |          0 |         4 | 25.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    4 |     4 |          0 |        16 | 25.00 |
| GTHE4_COMMON    |    1 |     0 |          0 |         4 | 25.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 2230 |            Register |
| LUT6          |  504 |                 CLB |
| LUT4          |  410 |                 CLB |
| LUT3          |  341 |                 CLB |
| LUT2          |  339 |                 CLB |
| LUT5          |  268 |                 CLB |
| FDCE          |  245 |            Register |
| FDPE          |   97 |            Register |
| CARRY8        |   87 |                 CLB |
| LUT1          |   73 |                 CLB |
| FDSE          |   41 |            Register |
| RAMD32        |   36 |                 CLB |
| SRL16E        |   26 |                 CLB |
| OBUF          |    8 |                 I/O |
| IBUFCTRL      |    5 |              Others |
| RAMS32        |    4 |                 CLB |
| INBUF         |    4 |                 I/O |
| GTHE4_CHANNEL |    4 |            Advanced |
| BUFG_GT       |    4 |               Clock |
| BUFG_GT_SYNC  |    3 |               Clock |
| BUFGCE        |    3 |               Clock |
| DSP48E2       |    2 |          Arithmetic |
| MMCME4_ADV    |    1 |               Clock |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTHE4_COMMON  |    1 |            Advanced |
| DIFFINBUF     |    1 |                 I/O |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| xcv_hdmi     |    1 |
| vio_0        |    1 |
| dbg_hub      |    1 |
| clk_125m_pll |    1 |
+--------------+------+


