Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Sun Nov 26 14:22:01 2017
| Host             : DESKTOP-JC6NIF0 running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.229  |
| Dynamic (W)              | 0.156  |
| Device Static (W)        | 0.073  |
| Effective TJA (C/W)      | 4.9    |
| Max Ambient (C)          | 83.9   |
| Junction Temperature (C) | 26.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        6 |       --- |             --- |
| Slice Logic              |     0.005 |    10709 |       --- |             --- |
|   LUT as Logic           |     0.004 |     3133 |     20800 |           15.06 |
|   Register               |    <0.001 |     5153 |     41600 |           12.39 |
|   CARRY4                 |    <0.001 |      210 |      8150 |            2.58 |
|   LUT as Shift Register  |    <0.001 |      391 |      9600 |            4.07 |
|   LUT as Distributed RAM |    <0.001 |      152 |      9600 |            1.58 |
|   F7/F8 Muxes            |    <0.001 |      136 |     32600 |            0.42 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      791 |       --- |             --- |
| Signals                  |     0.009 |     7038 |       --- |             --- |
| Block RAM                |     0.014 |     11.5 |        50 |           23.00 |
| PLL                      |     0.103 |        1 |         5 |           20.00 |
| DSPs                     |     0.004 |        4 |        90 |            4.44 |
| I/O                      |    <0.001 |        4 |       170 |            2.35 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.229 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.072 |       0.062 |      0.010 |
| Vccaux    |       1.800 |     0.064 |       0.052 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                            | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| clk                                                                     | clk                                               |            20.0 |
| clk_out1_PLL                                                            | PLL_inst0/inst/clk_out1_PLL                       |            10.0 |
| clkfbout_PLL                                                            | PLL_inst0/inst/clkfbout_PLL                       |            20.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| TOP                                                                                                   |     0.156 |
|   FFT_Control_inst2                                                                                   |     0.024 |
|     FFT_inst0                                                                                         |     0.024 |
|       U0                                                                                              |     0.024 |
|         i_synth                                                                                       |     0.024 |
|           axi_wrapper                                                                                 |     0.002 |
|             config_channel_fifo                                                                       |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                      |    <0.001 |
|                 fifo0                                                                                 |    <0.001 |
|             data_in_channel_fifo                                                                      |     0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                      |    <0.001 |
|                 fifo0                                                                                 |    <0.001 |
|             data_out_channel                                                                          |    <0.001 |
|               gen_non_real_time.fifo                                                                  |    <0.001 |
|                 fifo0                                                                                 |    <0.001 |
|           xfft_inst                                                                                   |     0.022 |
|             non_floating_point.arch_c.xfft_inst                                                       |     0.022 |
|               control                                                                                 |     0.004 |
|                 cntrl                                                                                 |    <0.001 |
|                   has_unloading.unloading_state                                                       |    <0.001 |
|                   loading_state                                                                       |    <0.001 |
|                   pe_cnt                                                                              |    <0.001 |
|                     cnt_async                                                                         |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     threshold                                                                         |    <0.001 |
|                   processing_state                                                                    |    <0.001 |
|                   rank_0_cnt                                                                          |    <0.001 |
|                     cnt_async                                                                         |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     threshold                                                                         |    <0.001 |
|                   rn_0_cnt                                                                            |    <0.001 |
|                     cnt_async                                                                         |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     threshold                                                                         |    <0.001 |
|                   same_input_output_order.inon.no_cyclic_prefix.xk_index_counter                      |    <0.001 |
|                     cnt_async                                                                         |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     threshold                                                                         |    <0.001 |
|                   same_input_output_order.inon.xn_index_counter                                       |    <0.001 |
|                     cnt_async                                                                         |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     threshold                                                                         |    <0.001 |
|                 delay_line2_for_rfd                                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 delay_line_for_dv3                                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                       gen_output_regs.output_regs                                                     |    <0.001 |
|                 delay_line_for_i_sw_control_0                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 delay_line_for_i_sw_control_1                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 delay_line_for_inp_add                                                                |    <0.001 |
|                 delay_line_for_ld_start                                                               |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 delay_line_for_o_sw_control0                                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 delay_line_for_o_sw_control1                                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 delay_line_for_rd_addr_mux_control                                                    |    <0.001 |
|                 delay_line_for_twiddle_rank                                                           |    <0.001 |
|                 delay_line_for_twiddle_rn                                                             |    <0.001 |
|                 delay_line_for_we_process                                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 delay_line_for_wr_addr_0                                                              |    <0.001 |
|                 delay_line_for_wr_addr_1                                                              |    <0.001 |
|                 io_address_gen                                                                        |    <0.001 |
|                   mem1_we                                                                             |    <0.001 |
|                   with_addr_mux.addr_mux                                                              |    <0.001 |
|                 out_mux_control_delay                                                                 |    <0.001 |
|                 out_mux_sel                                                                           |    <0.001 |
|                 processing_address_generator                                                          |    <0.001 |
|                   addr0_gen[0].a0.addr0_index                                                         |    <0.001 |
|                   addr0_gen[1].a0.addr0_index                                                         |    <0.001 |
|                   addr0_gen[2].a0.addr0_index                                                         |    <0.001 |
|                   addr0_gen[3].a0.addr0_index                                                         |    <0.001 |
|                   addr0_gen[4].a0.addr0_index                                                         |    <0.001 |
|                   addr0_gen[5].a0.addr0_index                                                         |    <0.001 |
|                   addr0_gen[6].a0.addr0_index                                                         |    <0.001 |
|                   addr0_gen[7].a0.addr0_index                                                         |    <0.001 |
|                   addr0_gen[8].a0.addr0_index                                                         |    <0.001 |
|                   addr1_gen[0].a1.addr1_index                                                         |    <0.001 |
|                   addr1_gen[1].a1.addr1_index                                                         |    <0.001 |
|                   addr1_gen[2].a1.addr1_index                                                         |    <0.001 |
|                   addr1_gen[3].a1.addr1_index                                                         |    <0.001 |
|                   addr1_gen[4].a1.addr1_index                                                         |    <0.001 |
|                   addr1_gen[5].a1.addr1_index                                                         |    <0.001 |
|                   addr1_gen[6].a1.addr1_index                                                         |    <0.001 |
|                   addr1_gen[7].a1.addr1_index                                                         |    <0.001 |
|                   addr1_gen[8].a1.addr1_index                                                         |    <0.001 |
|                   xor_rn                                                                              |    <0.001 |
|                 read_addr_mux0                                                                        |    <0.001 |
|                 read_addr_mux1                                                                        |    <0.001 |
|                 twiddle_address_generator                                                             |    <0.001 |
|                   n1024.mux10                                                                         |    <0.001 |
|                 twiddle_generator                                                                     |     0.002 |
|                   tw0.twgen0                                                                          |     0.002 |
|                 write_addr_mux0                                                                       |    <0.001 |
|                 write_addr_mux1                                                                       |    <0.001 |
|               single_channel.datapath                                                                 |     0.017 |
|                 blkmem_gen.use_bram_only.dpm0                                                         |     0.004 |
|                 blkmem_gen.use_bram_only.dpm1                                                         |     0.003 |
|                 i_switch_im0                                                                          |    <0.001 |
|                 i_switch_im1                                                                          |    <0.001 |
|                 i_switch_re0                                                                          |    <0.001 |
|                 i_switch_re1                                                                          |    <0.001 |
|                 input_delay_im                                                                        |    <0.001 |
|                 input_delay_re                                                                        |    <0.001 |
|                 output_selector_re                                                                    |    <0.001 |
|                 pe                                                                                    |     0.007 |
|                   btrfly                                                                              |     0.001 |
|                     logic_butterfly.add_i                                                             |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     logic_butterfly.add_r                                                             |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     logic_butterfly.sub_i                                                             |    <0.001 |
|                       subtracter                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     logic_butterfly.sub_r                                                             |    <0.001 |
|                       subtracter                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   cmplx_mult                                                                          |     0.004 |
|                     i_cmpy                                                                            |     0.004 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.004 |
|                         re_im                                                                         |     0.004 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                   pipeline_balancer_im                                                                |    <0.001 |
|                   pipeline_balancer_re                                                                |    <0.001 |
|                 write_data_mux_im0                                                                    |    <0.001 |
|                 write_data_mux_im1                                                                    |    <0.001 |
|                 write_data_mux_re0                                                                    |    <0.001 |
|                 write_data_mux_re1                                                                    |    <0.001 |
|   FIFO_Control_inst3                                                                                  |     0.002 |
|     FIFO_inst0                                                                                        |     0.002 |
|       U0                                                                                              |     0.002 |
|         inst_fifo_gen                                                                                 |     0.002 |
|           gconvfifo.rf                                                                                |     0.002 |
|             grf.rf                                                                                    |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |     0.002 |
|                   inst_blk_mem_gen                                                                    |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                              |     0.002 |
|                       valid.cstr                                                                      |     0.002 |
|                         ramloop[0].ram.r                                                              |     0.002 |
|                           prim_noinit.ram                                                             |     0.002 |
|   PLL_inst0                                                                                           |     0.103 |
|     inst                                                                                              |     0.103 |
|   dbg_hub                                                                                             |     0.003 |
|     inst                                                                                              |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                                            |     0.002 |
|         U_ICON_INTERFACE                                                                              |     0.002 |
|           U_CMD1                                                                                      |    <0.001 |
|           U_CMD2                                                                                      |    <0.001 |
|           U_CMD3                                                                                      |    <0.001 |
|           U_CMD4                                                                                      |    <0.001 |
|           U_CMD5                                                                                      |    <0.001 |
|           U_CMD6_RD                                                                                   |    <0.001 |
|             U_RD_FIFO                                                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                                   |    <0.001 |
|                 inst_fifo_gen                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                        |    <0.001 |
|                     grf.rf                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                         gr1.gr1_int.rfwft                                                             |    <0.001 |
|                         gras.rsts                                                                     |    <0.001 |
|                         rpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                         gwas.wsts                                                                     |    <0.001 |
|                         wpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                         gdm.dm_gen.dm                                                                 |    <0.001 |
|                           RAM_reg_0_15_0_5                                                            |    <0.001 |
|                           RAM_reg_0_15_12_15                                                          |    <0.001 |
|                           RAM_reg_0_15_6_11                                                           |    <0.001 |
|                       rstblk                                                                          |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|           U_CMD6_WR                                                                                   |    <0.001 |
|             U_WR_FIFO                                                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                                   |    <0.001 |
|                 inst_fifo_gen                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                        |    <0.001 |
|                     grf.rf                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                         gras.rsts                                                                     |    <0.001 |
|                         rpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                         gwas.wsts                                                                     |    <0.001 |
|                         wpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                         gdm.dm_gen.dm                                                                 |    <0.001 |
|                           RAM_reg_0_15_0_5                                                            |    <0.001 |
|                           RAM_reg_0_15_12_15                                                          |    <0.001 |
|                           RAM_reg_0_15_6_11                                                           |    <0.001 |
|                       rstblk                                                                          |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|           U_CMD7_CTL                                                                                  |    <0.001 |
|           U_CMD7_STAT                                                                                 |    <0.001 |
|           U_STATIC_STATUS                                                                             |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                     |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                         |    <0.001 |
|           U_RD_ABORT_FLAG                                                                             |    <0.001 |
|           U_RD_REQ_FLAG                                                                               |    <0.001 |
|           U_TIMER                                                                                     |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                 |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                |    <0.001 |
|         U_CMD                                                                                         |    <0.001 |
|         U_STAT                                                                                        |    <0.001 |
|         U_SYNC                                                                                        |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                                 |    <0.001 |
|   test_wave_inst1                                                                                     |     0.003 |
|     ROM_inst0                                                                                         |     0.002 |
|       U0                                                                                              |     0.002 |
|         inst_blk_mem_gen                                                                              |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                        |     0.002 |
|             valid.cstr                                                                                |     0.002 |
|               ramloop[0].ram.r                                                                        |     0.002 |
|                 prim_init.ram                                                                         |     0.002 |
|   u_ila_0                                                                                             |     0.020 |
|     inst                                                                                              |     0.020 |
|       ila_core_inst                                                                                   |     0.020 |
|         ADV_TRIG.u_adv_trig                                                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                                               |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                                               |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                                             |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                                      |    <0.001 |
|         COUNTER.u_count                                                                               |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                                      |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                                      |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                                      |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                                      |    <0.001 |
|         ila_trace_memory_inst                                                                         |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                    |     0.003 |
|             inst_blk_mem_gen                                                                          |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.003 |
|                 valid.cstr                                                                            |     0.003 |
|                   bindec_a.bindec_inst_a                                                              |    <0.001 |
|                   has_mux_b.B                                                                         |    <0.001 |
|                   ramloop[0].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[1].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[2].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[3].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[4].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[5].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[6].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[7].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|         u_ila_cap_ctrl                                                                                |     0.001 |
|           U_CDONE                                                                                     |    <0.001 |
|           U_NS0                                                                                       |    <0.001 |
|           U_NS1                                                                                       |    <0.001 |
|           u_cap_addrgen                                                                               |     0.001 |
|             U_CMPRESET                                                                                |    <0.001 |
|             u_cap_sample_counter                                                                      |    <0.001 |
|               U_SCE                                                                                   |    <0.001 |
|               U_SCMPCE                                                                                |    <0.001 |
|               U_SCRST                                                                                 |    <0.001 |
|               u_scnt_cmp                                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|             u_cap_window_counter                                                                      |    <0.001 |
|               U_WCE                                                                                   |    <0.001 |
|               U_WHCMPCE                                                                               |    <0.001 |
|               U_WLCMPCE                                                                               |    <0.001 |
|               u_wcnt_hcmp                                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               u_wcnt_lcmp                                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|         u_ila_regs                                                                                    |     0.010 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                                  |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                                  |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                                  |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                                  |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                        |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                                 |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                                        |    <0.001 |
|           U_XSDB_SLAVE                                                                                |    <0.001 |
|           reg_15                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_16                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_17                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_18                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_19                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_1a                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_6                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_7                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_8                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_80                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_81                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_82                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_83                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_84                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_85                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_887                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_88d                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_88f                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_890                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_892                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_9                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_srl_fff                                                                                 |    <0.001 |
|           reg_stream_ffd                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_stream_ffe                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|         u_ila_reset_ctrl                                                                              |    <0.001 |
|           arm_detection_inst                                                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                |    <0.001 |
|           halt_detection_inst                                                                         |    <0.001 |
|         u_trig                                                                                        |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           U_TM                                                                                        |     0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|         xsdb_memory_read_inst                                                                         |    <0.001 |
|   uart_tx_inst4                                                                                       |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


