INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Vivado_Tutorial/FourBItAdder_with_IP/FourBItAdder_with_IP.srcs/sources_1/new/nweadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Vivado_Tutorial/FourBItAdder_with_IP/FourBItAdder_with_IP.srcs/sim_1/new/stimuli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimuli
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Vivado_Tutorial/FourBItAdder_with_IP/FourBItAdder_with_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Vivado_Tutorial/FourBItAdder_with_IP/FourBItAdder_with_IP.srcs/sources_1/ip/adderrr/sim/adderrr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adderrr
