{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671171247568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671171247574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 13:14:07 2022 " "Processing started: Fri Dec 16 13:14:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671171247574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671171247574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PR10 -c PR10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PR10 -c PR10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671171247574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671171248072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671171248072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PR10.v(93) " "Verilog HDL information at PR10.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671171256945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr10.v 4 4 " "Found 4 design units, including 4 entities, in source file pr10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671171256947 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM_Moore " "Found entity 2: FSM_Moore" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671171256947 ""} { "Info" "ISGN_ENTITY_NAME" "3 RAM " "Found entity 3: RAM" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671171256947 ""} { "Info" "ISGN_ENTITY_NAME" "4 PR10 " "Found entity 4: PR10" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671171256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671171256947 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU PR10.v(19) " "Verilog HDL Parameter Declaration warning at PR10.v(19): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1671171256948 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q_a PR10.v(97) " "Verilog HDL Procedural Assignment error at PR10.v(97): object \"q_a\" on left-hand side of assignment must have a variable data type" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 97 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1671171256948 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q_b PR10.v(98) " "Verilog HDL Procedural Assignment error at PR10.v(98): object \"q_b\" on left-hand side of assignment must have a variable data type" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 98 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1671171256948 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q_a PR10.v(108) " "Verilog HDL Procedural Assignment error at PR10.v(108): object \"q_a\" on left-hand side of assignment must have a variable data type" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 108 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1671171256948 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q_b PR10.v(109) " "Verilog HDL Procedural Assignment error at PR10.v(109): object \"q_b\" on left-hand side of assignment must have a variable data type" {  } { { "PR10.v" "" { Text "C:/My_works/4_year/PLIS/PR10/PR10.v" 109 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1671171256948 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_works/4_year/PLIS/PR10/output_files/PR10.map.smsg " "Generated suppressed messages file C:/My_works/4_year/PLIS/PR10/output_files/PR10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671171256960 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671171256989 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 16 13:14:16 2022 " "Processing ended: Fri Dec 16 13:14:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671171256989 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671171256989 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671171256989 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671171256989 ""}
