{
  "module_name": "arc_farm_kdma_masks.h",
  "hash_id": "a609df039562688bce85df3f00167d34db829bc2282ed1e534785f7e52dcf7be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/arc_farm_kdma_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_ARC_FARM_KDMA_MASKS_H_\n#define ASIC_REG_ARC_FARM_KDMA_MASKS_H_\n\n \n\n \n#define ARC_FARM_KDMA_CFG_0_EN_SHIFT 0\n#define ARC_FARM_KDMA_CFG_0_EN_MASK 0x1\n\n \n#define ARC_FARM_KDMA_CFG_1_HALT_SHIFT 0\n#define ARC_FARM_KDMA_CFG_1_HALT_MASK 0x1\n#define ARC_FARM_KDMA_CFG_1_FLUSH_SHIFT 1\n#define ARC_FARM_KDMA_CFG_1_FLUSH_MASK 0x2\n\n \n#define ARC_FARM_KDMA_PROT_VAL_SHIFT 0\n#define ARC_FARM_KDMA_PROT_VAL_MASK 0x1\n#define ARC_FARM_KDMA_PROT_ERR_VAL_SHIFT 1\n#define ARC_FARM_KDMA_PROT_ERR_VAL_MASK 0x2\n\n \n#define ARC_FARM_KDMA_CKG_HBW_RBUF_SHIFT 0\n#define ARC_FARM_KDMA_CKG_HBW_RBUF_MASK 0x1\n#define ARC_FARM_KDMA_CKG_LBW_RBUF_KDMA_SHIFT 1\n#define ARC_FARM_KDMA_CKG_LBW_RBUF_KDMA_MASK 0x2\n#define ARC_FARM_KDMA_CKG_TE_SHIFT 2\n#define ARC_FARM_KDMA_CKG_TE_MASK 0x4\n\n \n#define ARC_FARM_KDMA_RD_GLBL_LBW_VIA_HBW_SHIFT 0\n#define ARC_FARM_KDMA_RD_GLBL_LBW_VIA_HBW_MASK 0x1\n#define ARC_FARM_KDMA_RD_GLBL_HBW_FORCE_MISS_SHIFT 4\n#define ARC_FARM_KDMA_RD_GLBL_HBW_FORCE_MISS_MASK 0x10\n#define ARC_FARM_KDMA_RD_GLBL_LBW_FORCE_MISS_SHIFT 5\n#define ARC_FARM_KDMA_RD_GLBL_LBW_FORCE_MISS_MASK 0x20\n\n \n#define ARC_FARM_KDMA_RD_HBW_MAX_OUTSTAND_VAL_SHIFT 0\n#define ARC_FARM_KDMA_RD_HBW_MAX_OUTSTAND_VAL_MASK 0xFFF\n\n \n#define ARC_FARM_KDMA_RD_HBW_MAX_SIZE_DATA_SHIFT 0\n#define ARC_FARM_KDMA_RD_HBW_MAX_SIZE_DATA_MASK 0xFFF\n#define ARC_FARM_KDMA_RD_HBW_MAX_SIZE_MD_SHIFT 16\n#define ARC_FARM_KDMA_RD_HBW_MAX_SIZE_MD_MASK 0xFFF0000\n\n \n#define ARC_FARM_KDMA_RD_HBW_ARCACHE_VAL_SHIFT 0\n#define ARC_FARM_KDMA_RD_HBW_ARCACHE_VAL_MASK 0xF\n\n \n#define ARC_FARM_KDMA_RD_HBW_INFLIGHTS_VAL_SHIFT 0\n#define ARC_FARM_KDMA_RD_HBW_INFLIGHTS_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_RD_HBW_RATE_LIM_CFG_TOUT_SHIFT 0\n#define ARC_FARM_KDMA_RD_HBW_RATE_LIM_CFG_TOUT_MASK 0xFF\n#define ARC_FARM_KDMA_RD_HBW_RATE_LIM_CFG_SAT_SHIFT 16\n#define ARC_FARM_KDMA_RD_HBW_RATE_LIM_CFG_SAT_MASK 0xFF0000\n#define ARC_FARM_KDMA_RD_HBW_RATE_LIM_CFG_EN_SHIFT 31\n#define ARC_FARM_KDMA_RD_HBW_RATE_LIM_CFG_EN_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_RD_LBW_MAX_OUTSTAND_VAL_SHIFT 0\n#define ARC_FARM_KDMA_RD_LBW_MAX_OUTSTAND_VAL_MASK 0xFFF\n\n \n#define ARC_FARM_KDMA_RD_LBW_MAX_SIZE_DATA_SHIFT 0\n#define ARC_FARM_KDMA_RD_LBW_MAX_SIZE_DATA_MASK 0xFFF\n#define ARC_FARM_KDMA_RD_LBW_MAX_SIZE_MD_SHIFT 16\n#define ARC_FARM_KDMA_RD_LBW_MAX_SIZE_MD_MASK 0xFFF0000\n\n \n#define ARC_FARM_KDMA_RD_LBW_ARCACHE_VAL_SHIFT 0\n#define ARC_FARM_KDMA_RD_LBW_ARCACHE_VAL_MASK 0xF\n\n \n#define ARC_FARM_KDMA_RD_LBW_INFLIGHTS_VAL_SHIFT 0\n#define ARC_FARM_KDMA_RD_LBW_INFLIGHTS_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_RD_LBW_RATE_LIM_CFG_TOUT_SHIFT 0\n#define ARC_FARM_KDMA_RD_LBW_RATE_LIM_CFG_TOUT_MASK 0xFF\n#define ARC_FARM_KDMA_RD_LBW_RATE_LIM_CFG_SAT_SHIFT 16\n#define ARC_FARM_KDMA_RD_LBW_RATE_LIM_CFG_SAT_MASK 0xFF0000\n#define ARC_FARM_KDMA_RD_LBW_RATE_LIM_CFG_EN_SHIFT 31\n#define ARC_FARM_KDMA_RD_LBW_RATE_LIM_CFG_EN_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_WR_HBW_MAX_OUTSTAND_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_HBW_MAX_OUTSTAND_VAL_MASK 0xFFFF\n\n \n#define ARC_FARM_KDMA_WR_HBW_MAX_AWID_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_HBW_MAX_AWID_VAL_MASK 0x3FFF\n\n \n#define ARC_FARM_KDMA_WR_HBW_AWCACHE_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_HBW_AWCACHE_VAL_MASK 0xF\n\n \n#define ARC_FARM_KDMA_WR_HBW_INFLIGHTS_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_HBW_INFLIGHTS_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_WR_HBW_RATE_LIM_CFG_TOUT_SHIFT 0\n#define ARC_FARM_KDMA_WR_HBW_RATE_LIM_CFG_TOUT_MASK 0xFF\n#define ARC_FARM_KDMA_WR_HBW_RATE_LIM_CFG_SAT_SHIFT 16\n#define ARC_FARM_KDMA_WR_HBW_RATE_LIM_CFG_SAT_MASK 0xFF0000\n#define ARC_FARM_KDMA_WR_HBW_RATE_LIM_CFG_EN_SHIFT 31\n#define ARC_FARM_KDMA_WR_HBW_RATE_LIM_CFG_EN_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_WR_LBW_MAX_OUTSTAND_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_LBW_MAX_OUTSTAND_VAL_MASK 0xFFFF\n\n \n#define ARC_FARM_KDMA_WR_LBW_MAX_AWID_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_LBW_MAX_AWID_VAL_MASK 0x7F\n\n \n#define ARC_FARM_KDMA_WR_LBW_AWCACHE_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_LBW_AWCACHE_VAL_MASK 0xF\n\n \n#define ARC_FARM_KDMA_WR_LBW_INFLIGHTS_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_LBW_INFLIGHTS_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_WR_LBW_RATE_LIM_CFG_TOUT_SHIFT 0\n#define ARC_FARM_KDMA_WR_LBW_RATE_LIM_CFG_TOUT_MASK 0xFF\n#define ARC_FARM_KDMA_WR_LBW_RATE_LIM_CFG_SAT_SHIFT 16\n#define ARC_FARM_KDMA_WR_LBW_RATE_LIM_CFG_SAT_MASK 0xFF0000\n#define ARC_FARM_KDMA_WR_LBW_RATE_LIM_CFG_EN_SHIFT 31\n#define ARC_FARM_KDMA_WR_LBW_RATE_LIM_CFG_EN_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_WR_COMP_MAX_OUTSTAND_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_COMP_MAX_OUTSTAND_VAL_MASK 0x1F\n\n \n#define ARC_FARM_KDMA_WR_COMP_AWUSER_VAL_SHIFT 0\n#define ARC_FARM_KDMA_WR_COMP_AWUSER_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_ERR_CFG_ERR_MSG_EN_SHIFT 0\n#define ARC_FARM_KDMA_ERR_CFG_ERR_MSG_EN_MASK 0x1\n#define ARC_FARM_KDMA_ERR_CFG_STOP_ON_ERR_SHIFT 1\n#define ARC_FARM_KDMA_ERR_CFG_STOP_ON_ERR_MASK 0x2\n\n \n#define ARC_FARM_KDMA_ERR_CAUSE_HBW_RD_ERR_SHIFT 0\n#define ARC_FARM_KDMA_ERR_CAUSE_HBW_RD_ERR_MASK 0x1\n#define ARC_FARM_KDMA_ERR_CAUSE_HBW_WR_ERR_SHIFT 1\n#define ARC_FARM_KDMA_ERR_CAUSE_HBW_WR_ERR_MASK 0x2\n#define ARC_FARM_KDMA_ERR_CAUSE_LBW_MSG_WR_ERR_SHIFT 2\n#define ARC_FARM_KDMA_ERR_CAUSE_LBW_MSG_WR_ERR_MASK 0x4\n#define ARC_FARM_KDMA_ERR_CAUSE_DESC_OVF_SHIFT 3\n#define ARC_FARM_KDMA_ERR_CAUSE_DESC_OVF_MASK 0x8\n#define ARC_FARM_KDMA_ERR_CAUSE_LBW_RD_ERR_SHIFT 4\n#define ARC_FARM_KDMA_ERR_CAUSE_LBW_RD_ERR_MASK 0x10\n#define ARC_FARM_KDMA_ERR_CAUSE_LBW_WR_ERR_SHIFT 5\n#define ARC_FARM_KDMA_ERR_CAUSE_LBW_WR_ERR_MASK 0x20\n#define ARC_FARM_KDMA_ERR_CAUSE_TE_DESC_FIFO_OVFL_SHIFT 6\n#define ARC_FARM_KDMA_ERR_CAUSE_TE_DESC_FIFO_OVFL_MASK 0x40\n#define ARC_FARM_KDMA_ERR_CAUSE_LIN_DMA_COMMIT_CFG_ERR_SHIFT 7\n#define ARC_FARM_KDMA_ERR_CAUSE_LIN_DMA_COMMIT_CFG_ERR_MASK 0x80\n\n \n#define ARC_FARM_KDMA_ERRMSG_ADDR_LO_VAL_SHIFT 0\n#define ARC_FARM_KDMA_ERRMSG_ADDR_LO_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_ERRMSG_ADDR_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_ERRMSG_ADDR_HI_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_ERRMSG_WDATA_VAL_SHIFT 0\n#define ARC_FARM_KDMA_ERRMSG_WDATA_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS0_RD_REQ_CNT_SHIFT 0\n#define ARC_FARM_KDMA_STS0_RD_REQ_CNT_MASK 0x7FFF\n#define ARC_FARM_KDMA_STS0_WR_REQ_CNT_SHIFT 16\n#define ARC_FARM_KDMA_STS0_WR_REQ_CNT_MASK 0x7FFF0000\n#define ARC_FARM_KDMA_STS0_BUSY_SHIFT 31\n#define ARC_FARM_KDMA_STS0_BUSY_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_STS1_IS_HALT_SHIFT 0\n#define ARC_FARM_KDMA_STS1_IS_HALT_MASK 0x1\n\n \n#define ARC_FARM_KDMA_STS_RD_CTX_SEL_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_RD_CTX_SEL_VAL_MASK 0x7\n#define ARC_FARM_KDMA_STS_RD_CTX_SEL_STRIDE_SHIFT 8\n#define ARC_FARM_KDMA_STS_RD_CTX_SEL_STRIDE_MASK 0x100\n\n \n#define ARC_FARM_KDMA_STS_RD_CTX_SIZE_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_RD_CTX_SIZE_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_RD_CTX_BASE_LO_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_RD_CTX_BASE_LO_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_RD_CTX_BASE_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_RD_CTX_BASE_HI_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_RD_CTX_ID_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_RD_CTX_ID_VAL_MASK 0xFFFF\n\n \n#define ARC_FARM_KDMA_STS_RD_HB_AXI_ADDR_LO_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_RD_HB_AXI_ADDR_LO_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_RD_HB_AXI_ADDR_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_RD_HB_AXI_ADDR_HI_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_RD_LB_AXI_ADDR_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_RD_LB_AXI_ADDR_VAL_MASK 0x3FFFFFF\n#define ARC_FARM_KDMA_STS_RD_LB_AXI_ADDR_RDY_SHIFT 30\n#define ARC_FARM_KDMA_STS_RD_LB_AXI_ADDR_RDY_MASK 0x40000000\n#define ARC_FARM_KDMA_STS_RD_LB_AXI_ADDR_VLD_SHIFT 31\n#define ARC_FARM_KDMA_STS_RD_LB_AXI_ADDR_VLD_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_STS_WR_CTX_SEL_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_WR_CTX_SEL_VAL_MASK 0x7\n#define ARC_FARM_KDMA_STS_WR_CTX_SEL_STRIDE_SHIFT 8\n#define ARC_FARM_KDMA_STS_WR_CTX_SEL_STRIDE_MASK 0x100\n\n \n#define ARC_FARM_KDMA_STS_WR_CTX_SIZE_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_WR_CTX_SIZE_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_WR_CTX_BASE_LO_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_WR_CTX_BASE_LO_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_WR_CTX_BASE_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_WR_CTX_BASE_HI_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_WR_CTX_ID_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_WR_CTX_ID_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_LO_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_LO_VAL_MASK 0x3FFFF\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_LO_RDY_SHIFT 30\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_LO_RDY_MASK 0x40000000\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_LO_VLD_SHIFT 31\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_LO_VLD_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_HI_VAL_MASK 0x3FFFF\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_HI_RDY_SHIFT 30\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_HI_RDY_MASK 0x40000000\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_HI_VLD_SHIFT 31\n#define ARC_FARM_KDMA_STS_WR_HB_AXI_ADDR_HI_VLD_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_STS_WR_LB_AXI_ADDR_VAL_SHIFT 0\n#define ARC_FARM_KDMA_STS_WR_LB_AXI_ADDR_VAL_MASK 0x3FFFFFF\n#define ARC_FARM_KDMA_STS_WR_LB_AXI_ADDR_RDY_SHIFT 30\n#define ARC_FARM_KDMA_STS_WR_LB_AXI_ADDR_RDY_MASK 0x40000000\n#define ARC_FARM_KDMA_STS_WR_LB_AXI_ADDR_VLD_SHIFT 31\n#define ARC_FARM_KDMA_STS_WR_LB_AXI_ADDR_VLD_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_PWRLP_CFG_GLBL_EN_SHIFT 0\n#define ARC_FARM_KDMA_PWRLP_CFG_GLBL_EN_MASK 0x1\n#define ARC_FARM_KDMA_PWRLP_CFG_CLR_SHIFT 4\n#define ARC_FARM_KDMA_PWRLP_CFG_CLR_MASK 0x10\n\n \n#define ARC_FARM_KDMA_PWRLP_STS_RLVL_SHIFT 0\n#define ARC_FARM_KDMA_PWRLP_STS_RLVL_MASK 0x7F\n#define ARC_FARM_KDMA_PWRLP_STS_WLVL_SHIFT 8\n#define ARC_FARM_KDMA_PWRLP_STS_WLVL_MASK 0x7F00\n#define ARC_FARM_KDMA_PWRLP_STS_RCNT_SHIFT 16\n#define ARC_FARM_KDMA_PWRLP_STS_RCNT_MASK 0x7F0000\n#define ARC_FARM_KDMA_PWRLP_STS_WCNT_SHIFT 23\n#define ARC_FARM_KDMA_PWRLP_STS_WCNT_MASK 0x3F800000\n#define ARC_FARM_KDMA_PWRLP_STS_RFULL_SHIFT 30\n#define ARC_FARM_KDMA_PWRLP_STS_RFULL_MASK 0x40000000\n#define ARC_FARM_KDMA_PWRLP_STS_WFULL_SHIFT 31\n#define ARC_FARM_KDMA_PWRLP_STS_WFULL_MASK 0x80000000\n\n \n#define ARC_FARM_KDMA_DBG_DESC_CNT_VAL_SHIFT 0\n#define ARC_FARM_KDMA_DBG_DESC_CNT_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_DBG_STS_RD_CTX_FULL_SHIFT 0\n#define ARC_FARM_KDMA_DBG_STS_RD_CTX_FULL_MASK 0x1\n#define ARC_FARM_KDMA_DBG_STS_WR_CTX_FULL_SHIFT 1\n#define ARC_FARM_KDMA_DBG_STS_WR_CTX_FULL_MASK 0x2\n#define ARC_FARM_KDMA_DBG_STS_WR_COMP_FULL_SHIFT 2\n#define ARC_FARM_KDMA_DBG_STS_WR_COMP_FULL_MASK 0x4\n#define ARC_FARM_KDMA_DBG_STS_RD_CTX_EMPTY_SHIFT 3\n#define ARC_FARM_KDMA_DBG_STS_RD_CTX_EMPTY_MASK 0x8\n#define ARC_FARM_KDMA_DBG_STS_WR_CTX_EMPTY_SHIFT 4\n#define ARC_FARM_KDMA_DBG_STS_WR_CTX_EMPTY_MASK 0x10\n#define ARC_FARM_KDMA_DBG_STS_WR_COMP_EMPTY_SHIFT 5\n#define ARC_FARM_KDMA_DBG_STS_WR_COMP_EMPTY_MASK 0x20\n#define ARC_FARM_KDMA_DBG_STS_TE_EMPTY_SHIFT 6\n#define ARC_FARM_KDMA_DBG_STS_TE_EMPTY_MASK 0x40\n#define ARC_FARM_KDMA_DBG_STS_TE_BUSY_SHIFT 7\n#define ARC_FARM_KDMA_DBG_STS_TE_BUSY_MASK 0x80\n#define ARC_FARM_KDMA_DBG_STS_GSKT_EMPTY_SHIFT 8\n#define ARC_FARM_KDMA_DBG_STS_GSKT_EMPTY_MASK 0x100\n#define ARC_FARM_KDMA_DBG_STS_GSKT_FULL_SHIFT 9\n#define ARC_FARM_KDMA_DBG_STS_GSKT_FULL_MASK 0x200\n#define ARC_FARM_KDMA_DBG_STS_RD_AGU_CS_SHIFT 10\n#define ARC_FARM_KDMA_DBG_STS_RD_AGU_CS_MASK 0x400\n#define ARC_FARM_KDMA_DBG_STS_WR_AGU_CS_SHIFT 11\n#define ARC_FARM_KDMA_DBG_STS_WR_AGU_CS_MASK 0x800\n\n \n#define ARC_FARM_KDMA_DBG_BUF_STS_HBW_FULLNESS_SHIFT 0\n#define ARC_FARM_KDMA_DBG_BUF_STS_HBW_FULLNESS_MASK 0xFFF\n#define ARC_FARM_KDMA_DBG_BUF_STS_LBW_FULLNESS_SHIFT 16\n#define ARC_FARM_KDMA_DBG_BUF_STS_LBW_FULLNESS_MASK 0xFFF0000\n\n \n#define ARC_FARM_KDMA_DBG_RD_DESC_ID_VAL_SHIFT 0\n#define ARC_FARM_KDMA_DBG_RD_DESC_ID_VAL_MASK 0xFFFF\n\n \n#define ARC_FARM_KDMA_DBG_WR_DESC_ID_VAL_SHIFT 0\n#define ARC_FARM_KDMA_DBG_WR_DESC_ID_VAL_MASK 0xFFFF\n\n \n#define ARC_FARM_KDMA_APB_DMA_LBW_BASE_VAL_SHIFT 0\n#define ARC_FARM_KDMA_APB_DMA_LBW_BASE_VAL_MASK 0xFFFF\n\n \n#define ARC_FARM_KDMA_APB_MSTR_IF_LBW_BASE_VAL_SHIFT 0\n#define ARC_FARM_KDMA_APB_MSTR_IF_LBW_BASE_VAL_MASK 0xFFFF\n\n \n#define ARC_FARM_KDMA_E2E_CRED_ASYNC_CFG_Y_X_FORCE_SHIFT 0\n#define ARC_FARM_KDMA_E2E_CRED_ASYNC_CFG_Y_X_FORCE_MASK 0x1FF\n#define ARC_FARM_KDMA_E2E_CRED_ASYNC_CFG_FORCE_EN_SHIFT 9\n#define ARC_FARM_KDMA_E2E_CRED_ASYNC_CFG_FORCE_EN_MASK 0x200\n\n \n#define ARC_FARM_KDMA_DBG_APB_ENABLER_DIS_SHIFT 0\n#define ARC_FARM_KDMA_DBG_APB_ENABLER_DIS_MASK 0x1\n\n \n#define ARC_FARM_KDMA_L2H_CMPR_LO_VAL_SHIFT 20\n#define ARC_FARM_KDMA_L2H_CMPR_LO_VAL_MASK 0xFFF00000\n\n \n#define ARC_FARM_KDMA_L2H_CMPR_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_L2H_CMPR_HI_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_L2H_MASK_LO_VAL_SHIFT 20\n#define ARC_FARM_KDMA_L2H_MASK_LO_VAL_MASK 0xFFF00000\n\n \n#define ARC_FARM_KDMA_L2H_MASK_HI_VAL_SHIFT 0\n#define ARC_FARM_KDMA_L2H_MASK_HI_VAL_MASK 0xFFFFFFFF\n\n \n#define ARC_FARM_KDMA_IDLE_IND_MASK_DESC_SHIFT 0\n#define ARC_FARM_KDMA_IDLE_IND_MASK_DESC_MASK 0x1\n#define ARC_FARM_KDMA_IDLE_IND_MASK_COMP_SHIFT 1\n#define ARC_FARM_KDMA_IDLE_IND_MASK_COMP_MASK 0x2\n#define ARC_FARM_KDMA_IDLE_IND_MASK_INSTAGE_SHIFT 2\n#define ARC_FARM_KDMA_IDLE_IND_MASK_INSTAGE_MASK 0x4\n#define ARC_FARM_KDMA_IDLE_IND_MASK_CORE_SHIFT 3\n#define ARC_FARM_KDMA_IDLE_IND_MASK_CORE_MASK 0x8\n#define ARC_FARM_KDMA_IDLE_IND_MASK_DESC_CNT_STS_SHIFT 8\n#define ARC_FARM_KDMA_IDLE_IND_MASK_DESC_CNT_STS_MASK 0x1F00\n#define ARC_FARM_KDMA_IDLE_IND_MASK_COMP_CNT_STS_SHIFT 16\n#define ARC_FARM_KDMA_IDLE_IND_MASK_COMP_CNT_STS_MASK 0x1F0000\n#define ARC_FARM_KDMA_IDLE_IND_MASK_INSTAGE_EMPTY_SHIFT 24\n#define ARC_FARM_KDMA_IDLE_IND_MASK_INSTAGE_EMPTY_MASK 0x1000000\n#define ARC_FARM_KDMA_IDLE_IND_MASK_CORE_IDLE_STS_SHIFT 25\n#define ARC_FARM_KDMA_IDLE_IND_MASK_CORE_IDLE_STS_MASK 0x2000000\n\n \n#define ARC_FARM_KDMA_APB_ENABLER_DIS_SHIFT 0\n#define ARC_FARM_KDMA_APB_ENABLER_DIS_MASK 0x1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}