{"vcs1":{"timestamp_begin":1730097800.857554928, "rt":2.06, "ut":0.82, "st":0.36}}
{"vcselab":{"timestamp_begin":1730097803.024462447, "rt":1.87, "ut":0.29, "st":0.23}}
{"link":{"timestamp_begin":1730097804.985894142, "rt":0.41, "ut":0.15, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730097800.005366199}
{"VCS_COMP_START_TIME": 1730097800.005366199}
{"VCS_COMP_END_TIME": 1730097807.181083511}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333548}}
{"stitch_vcselab": {"peak_mem": 231576}}
