{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677930006055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677930006055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 04 12:40:05 2023 " "Processing started: Sat Mar 04 12:40:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677930006055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677930006055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARP -c ARP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677930006055 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677930006575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARP " "Found entity 1: ARP" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_8 " "Found entity 1: add_8" {  } { { "arithmetic/add_8.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "arithmetic/add_16.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_32 " "Found entity 1: add_32" {  } { { "arithmetic/add_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_sub_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_sub_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_32 " "Found entity 1: add_sub_32" {  } { { "arithmetic/add_sub_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_sub_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/xor32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/xor32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "arithmetic/xor32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/xor32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/or32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/or32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "arithmetic/or32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/or32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/and32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/and32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "arithmetic/and32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/and32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft1l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft1l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft1l32 " "Found entity 1: shft1l32" {  } { { "arithmetic/shft1l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft1l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft2l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft2l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft2l32 " "Found entity 1: shft2l32" {  } { { "arithmetic/shft2l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft2l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft4l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft4l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft4l32 " "Found entity 1: shft4l32" {  } { { "arithmetic/shft4l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft4l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft8l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft8l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft8l32 " "Found entity 1: shft8l32" {  } { { "arithmetic/shft8l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft8l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft12l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft12l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft12l32 " "Found entity 1: shft12l32" {  } { { "arithmetic/shft12l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft12l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft16l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft16l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft16l32 " "Found entity 1: shft16l32" {  } { { "arithmetic/shft16l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft16l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shftl32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shftl32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shftl32 " "Found entity 1: shftl32" {  } { { "arithmetic/shftl32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft1r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft1r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft1r32 " "Found entity 1: shft1r32" {  } { { "arithmetic/shft1r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft1r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft2r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft2r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft2r32 " "Found entity 1: shft2r32" {  } { { "arithmetic/shft2r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft2r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft4r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft4r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft4r32 " "Found entity 1: shft4r32" {  } { { "arithmetic/shft4r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft4r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft8r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft8r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft8r32 " "Found entity 1: shft8r32" {  } { { "arithmetic/shft8r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft8r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft16r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft16r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft16r32 " "Found entity 1: shft16r32" {  } { { "arithmetic/shft16r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft16r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shftr32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shftr32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shftr32 " "Found entity 1: shftr32" {  } { { "arithmetic/shftr32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp4 " "Found entity 1: cmp4" {  } { { "arithmetic/cmp4.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp8 " "Found entity 1: cmp8" {  } { { "arithmetic/cmp8.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp16 " "Found entity 1: cmp16" {  } { { "arithmetic/cmp16.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32 " "Found entity 1: cmp32" {  } { { "arithmetic/cmp32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32s " "Found entity 1: cmp32s" {  } { { "arithmetic/cmp32s.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/slt32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/slt32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "arithmetic/slt32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/sltu32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/sltu32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sltu32 " "Found entity 1: sltu32" {  } { { "arithmetic/sltu32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/sltu32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext8_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext8_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext8_32 " "Found entity 1: signext8_32" {  } { { "arithmetic/signext8_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext8_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext12_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext12_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext12_32 " "Found entity 1: signext12_32" {  } { { "arithmetic/signext12_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext12_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext13_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext13_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext13_32 " "Found entity 1: signext13_32" {  } { { "arithmetic/signext13_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext13_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext14_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext14_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext14_32 " "Found entity 1: signext14_32" {  } { { "arithmetic/signext14_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext14_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext16_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext16_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext16_32 " "Found entity 1: signext16_32" {  } { { "arithmetic/signext16_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext16_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext20_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext20_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext20_32 " "Found entity 1: signext20_32" {  } { { "arithmetic/signext20_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext20_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext21_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext21_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext21_32 " "Found entity 1: signext21_32" {  } { { "arithmetic/signext21_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext21_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext22_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext22_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext22_32 " "Found entity 1: signext22_32" {  } { { "arithmetic/signext22_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext22_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/zeroext8_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/zeroext8_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zeroext8_32 " "Found entity 1: zeroext8_32" {  } { { "arithmetic/zeroext8_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/zeroext8_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/zeroext16_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/zeroext16_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zeroext16_32 " "Found entity 1: zeroext16_32" {  } { { "arithmetic/zeroext16_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/zeroext16_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/cd4_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/cd4_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cd4_2 " "Found entity 1: cd4_2" {  } { { "logic/cd4_2.bdf" "" { Schematic "C:/projects/ARP/logic/cd4_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/dc2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/dc2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc2_4 " "Found entity 1: dc2_4" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/dc3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/dc3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc3_8 " "Found entity 1: dc3_8" {  } { { "logic/dc3_8.bdf" "" { Schematic "C:/projects/ARP/logic/dc3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_1b " "Found entity 1: mx2_1b" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_3b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_3b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_3b " "Found entity 1: mx2_3b" {  } { { "logic/mx2_3b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_3b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_32b " "Found entity 1: mx2_32b" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_4b " "Found entity 1: mx4_4b" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_12b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_12b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_12b " "Found entity 1: mx4_12b" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_32b " "Found entity 1: mx4_32b" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx8_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx8_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx8_32b " "Found entity 1: mx8_32b" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg1_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg1_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1_ld_clr " "Found entity 1: reg1_ld_clr" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg1_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg1_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1_ld_clr_inc " "Found entity 1: reg1_ld_clr_inc" {  } { { "registers/reg1_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg4_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg4_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_ld_clr " "Found entity 1: reg4_ld_clr" {  } { { "registers/reg4_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg4_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg8_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg8_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_ld_clr " "Found entity 1: reg8_ld_clr" {  } { { "registers/reg8_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg8_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg10_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg10_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg10_ld_clr_inc " "Found entity 1: reg10_ld_clr_inc" {  } { { "registers/reg10_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg10_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg11_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg11_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg11_ld_clr_inc " "Found entity 1: reg11_ld_clr_inc" {  } { { "registers/reg11_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg11_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg16_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg16_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_ld_clr " "Found entity 1: reg16_ld_clr" {  } { { "registers/reg16_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg16_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg20_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg20_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg20_ld_clr " "Found entity 1: reg20_ld_clr" {  } { { "registers/reg20_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg20_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg32_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg32_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_ld_clr " "Found entity 1: reg32_ld_clr" {  } { { "registers/reg32_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg32_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/rv32i.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/rv32i.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i " "Found entity 1: rv32i" {  } { { "rv32i/rv32i.bdf" "" { Schematic "C:/projects/ARP/rv32i/rv32i.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rv32i/alu.bdf" "" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/bus_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/bus_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_interface " "Found entity 1: bus_interface" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/instrdc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/instrdc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instrdc " "Found entity 1: instrdc" {  } { { "rv32i/instrdc.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrdc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/instrreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/instrreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instrreg " "Found entity 1: instrreg" {  } { { "rv32i/instrreg.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rv32i/pc.bdf" "" { Schematic "C:/projects/ARP/rv32i/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "rv32i/regfile.bdf" "" { Schematic "C:/projects/ARP/rv32i/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/tc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/tc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tc " "Found entity 1: tc" {  } { { "rv32i/tc.bdf" "" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930006882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930006882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007342 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/gpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/gpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dif.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dif.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dif " "Found entity 1: dif" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hva " "Found entity 1: vga_hva" {  } { { "gpu/vga_hva.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hfp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hfp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hfp " "Found entity 1: vga_hfp" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hsp " "Found entity 1: vga_hsp" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hbp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hbp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hbp " "Found entity 1: vga_hbp" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vva " "Found entity 1: vga_vva" {  } { { "gpu/vga_vva.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vfp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vfp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vfp " "Found entity 1: vga_vfp" {  } { { "gpu/vga_vfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vfp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vsp " "Found entity 1: vga_vsp" {  } { { "gpu/vga_vsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vbp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vbp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vbp " "Found entity 1: vga_vbp" {  } { { "gpu/vga_vbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vbp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/zero32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/zero32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero32 " "Found entity 1: zero32" {  } { { "constants/zero32.bdf" "" { Schematic "C:/projects/ARP/constants/zero32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/true32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/true32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 true32 " "Found entity 1: true32" {  } { { "constants/true32.bdf" "" { Schematic "C:/projects/ARP/constants/true32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulations/rv32i_debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simulations/rv32i_debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_debug " "Found entity 1: rv32i_debug" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/gmc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/gmc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gmc " "Found entity 1: gmc" {  } { { "gpu/gmc.bdf" "" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg13_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg13_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg13_ld_clr_inc " "Found entity 1: reg13_ld_clr_inc" {  } { { "registers/reg13_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg13_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init " "Found entity 1: dram_init" {  } { { "gpu/dram_init.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_2b " "Found entity 1: mx2_2b" {  } { { "logic/mx2_2b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/cd8_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/cd8_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cd8_3 " "Found entity 1: cd8_3" {  } { { "logic/cd8_3.bdf" "" { Schematic "C:/projects/ARP/logic/cd8_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/rtc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/rtc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "gpu/rtc.bdf" "" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32u.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32u.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32u " "Found entity 1: cmp32u" {  } { { "arithmetic/cmp32u.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32u.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_act_b1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_act_b1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_act_b1 " "Found entity 1: dram_act_b1" {  } { { "gpu/dram_act_b1.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_act_b1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_rd_b1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_rd_b1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_rd_b1 " "Found entity 1: dram_rd_b1" {  } { { "gpu/dram_rd_b1.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_rd_b1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_precharge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_precharge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_precharge " "Found entity 1: dram_init_precharge" {  } { { "gpu/dram_init_precharge.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_precharge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_autoref1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_autoref1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_autoref1 " "Found entity 1: dram_init_autoref1" {  } { { "gpu/dram_init_autoref1.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_autoref1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_autoref2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_autoref2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_autoref2 " "Found entity 1: dram_init_autoref2" {  } { { "gpu/dram_init_autoref2.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_autoref2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_ldmr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_ldmr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_ldmr " "Found entity 1: dram_init_ldmr" {  } { { "gpu/dram_init_ldmr.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_ldmr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_mr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_mr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_mr " "Found entity 1: dram_mr" {  } { { "gpu/dram_mr.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_mr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_done.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_done.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_done " "Found entity 1: dram_init_done" {  } { { "gpu/dram_init_done.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_done.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_act_b2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_act_b2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_act_b2 " "Found entity 1: dram_act_b2" {  } { { "gpu/dram_act_b2.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_act_b2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_rd_b2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_rd_b2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_rd_b2 " "Found entity 1: dram_rd_b2" {  } { { "gpu/dram_rd_b2.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_rd_b2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_act_b3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_act_b3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_act_b3 " "Found entity 1: dram_act_b3" {  } { { "gpu/dram_act_b3.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_act_b3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_rd_b3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_rd_b3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_rd_b3 " "Found entity 1: dram_rd_b3" {  } { { "gpu/dram_rd_b3.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_rd_b3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_rd_b0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_rd_b0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_rd_b0 " "Found entity 1: dram_rd_b0" {  } { { "gpu/dram_rd_b0.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_rd_b0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_precharge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_precharge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_precharge " "Found entity 1: dram_precharge" {  } { { "gpu/dram_precharge.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_precharge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_act_b0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_act_b0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_act_b0 " "Found entity 1: dram_act_b0" {  } { { "gpu/dram_act_b0.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_act_b0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp10u.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp10u.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp10u " "Found entity 1: cmp10u" {  } { { "arithmetic/cmp10u.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp10u.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/dram_cond_va.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/dram_cond_va.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_cond_va " "Found entity 1: dram_cond_va" {  } { { "constants/dram_cond_va.bdf" "" { Schematic "C:/projects/ARP/constants/dram_cond_va.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/dram_cond_bp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/dram_cond_bp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_cond_bp " "Found entity 1: dram_cond_bp" {  } { { "constants/dram_cond_bp.bdf" "" { Schematic "C:/projects/ARP/constants/dram_cond_bp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/inc12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/inc12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inc12 " "Found entity 1: inc12" {  } { { "arithmetic/inc12.bdf" "" { Schematic "C:/projects/ARP/arithmetic/inc12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_inst_dc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_inst_dc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_inst_dc " "Found entity 1: dram_inst_dc" {  } { { "gpu/dram_inst_dc.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_inst_dc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677930007469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677930007469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpu " "Elaborating entity \"gpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677930007525 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RD " "Pin \"RD\" not connected" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 296 1152 1328 312 "RD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1677930007526 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WR " "Pin \"WR\" not connected" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 312 1152 1328 328 "WR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1677930007526 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ABUS " "Pin \"ABUS\" not connected" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1677930007526 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DBUS " "Pin \"DBUS\" not connected" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1677930007527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmc gmc:inst1 " "Elaborating entity \"gmc\" for hierarchy \"gmc:inst1\"" {  } { { "gpu/gpu.bdf" "inst1" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -64 1640 1848 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007529 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst1 " "Primitive \"TRI\" of instance \"inst1\" not used" {  } { { "gpu/gmc.bdf" "" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { { 48 1312 1360 80 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1677930007530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc gmc:inst1\|rtc:inst5 " "Elaborating entity \"rtc\" for hierarchy \"gmc:inst1\|rtc:inst5\"" {  } { { "gpu/gmc.bdf" "inst5" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { { -104 560 776 56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp10u gmc:inst1\|rtc:inst5\|cmp10u:inst19 " "Elaborating entity \"cmp10u\" for hierarchy \"gmc:inst1\|rtc:inst5\|cmp10u:inst19\"" {  } { { "gpu/rtc.bdf" "inst19" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -720 304 400 -624 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp16 gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst " "Elaborating entity \"cmp16\" for hierarchy \"gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\"" {  } { { "arithmetic/cmp10u.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/cmp10u.bdf" { { 160 560 672 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp8 gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\|cmp8:inst3 " "Elaborating entity \"cmp8\" for hierarchy \"gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\|cmp8:inst3\"" {  } { { "arithmetic/cmp16.bdf" "inst3" { Schematic "C:/projects/ARP/arithmetic/cmp16.bdf" { { 384 584 680 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp4 gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\|cmp8:inst3\|cmp4:inst1 " "Elaborating entity \"cmp4\" for hierarchy \"gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\"" {  } { { "arithmetic/cmp8.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/cmp8.bdf" { { 280 488 584 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_cond_va gmc:inst1\|rtc:inst5\|dram_cond_va:inst21 " "Elaborating entity \"dram_cond_va\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_cond_va:inst21\"" {  } { { "gpu/rtc.bdf" "inst21" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -704 -8 160 -608 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_cond_bp gmc:inst1\|rtc:inst5\|dram_cond_bp:inst22 " "Elaborating entity \"dram_cond_bp\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_cond_bp:inst22\"" {  } { { "gpu/rtc.bdf" "inst22" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -816 -8 160 -720 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_act_b0 gmc:inst1\|rtc:inst5\|dram_act_b0:inst14 " "Elaborating entity \"dram_act_b0\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_act_b0:inst14\"" {  } { { "gpu/rtc.bdf" "inst14" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -144 208 400 -48 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_act_b2 gmc:inst1\|rtc:inst5\|dram_act_b2:inst11 " "Elaborating entity \"dram_act_b2\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_act_b2:inst11\"" {  } { { "gpu/rtc.bdf" "inst11" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -336 208 400 -240 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_act_b1 gmc:inst1\|rtc:inst5\|dram_act_b1:inst " "Elaborating entity \"dram_act_b1\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_act_b1:inst\"" {  } { { "gpu/rtc.bdf" "inst" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -240 208 400 -144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_act_b3 gmc:inst1\|rtc:inst5\|dram_act_b3:inst12 " "Elaborating entity \"dram_act_b3\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_act_b3:inst12\"" {  } { { "gpu/rtc.bdf" "inst12" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -432 208 400 -336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_rd_b2 gmc:inst1\|rtc:inst5\|dram_rd_b2:inst2 " "Elaborating entity \"dram_rd_b2\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_rd_b2:inst2\"" {  } { { "gpu/rtc.bdf" "inst2" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { 144 216 400 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_rd_b1 gmc:inst1\|rtc:inst5\|dram_rd_b1:inst3 " "Elaborating entity \"dram_rd_b1\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_rd_b1:inst3\"" {  } { { "gpu/rtc.bdf" "inst3" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { 48 216 400 144 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_rd_b3 gmc:inst1\|rtc:inst5\|dram_rd_b3:inst13 " "Elaborating entity \"dram_rd_b3\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_rd_b3:inst13\"" {  } { { "gpu/rtc.bdf" "inst13" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { 240 216 400 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_rd_b0 gmc:inst1\|rtc:inst5\|dram_rd_b0:inst15 " "Elaborating entity \"dram_rd_b0\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_rd_b0:inst15\"" {  } { { "gpu/rtc.bdf" "inst15" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -48 216 400 48 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_precharge gmc:inst1\|rtc:inst5\|dram_precharge:inst18 " "Elaborating entity \"dram_precharge\" for hierarchy \"gmc:inst1\|rtc:inst5\|dram_precharge:inst18\"" {  } { { "gpu/rtc.bdf" "inst18" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -936 192 400 -840 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd4_2 gmc:inst1\|rtc:inst5\|cd4_2:inst4 " "Elaborating entity \"cd4_2\" for hierarchy \"gmc:inst1\|rtc:inst5\|cd4_2:inst4\"" {  } { { "gpu/rtc.bdf" "inst4" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -104 656 752 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx4_12b gmc:inst1\|rtc:inst5\|mx4_12b:inst41 " "Elaborating entity \"mx4_12b\" for hierarchy \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\"" {  } { { "gpu/rtc.bdf" "inst41" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -880 1216 1360 -752 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc2_4 gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|dc2_4:inst " "Elaborating entity \"dc2_4\" for hierarchy \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|dc2_4:inst\"" {  } { { "logic/mx4_12b.bdf" "inst" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 184 688 784 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc12 gmc:inst1\|rtc:inst5\|inc12:inst48 " "Elaborating entity \"inc12\" for hierarchy \"gmc:inst1\|rtc:inst5\|inc12:inst48\"" {  } { { "gpu/rtc.bdf" "inst48" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -760 1024 1168 -664 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst " "Elaborating entity \"add_16\" for hierarchy \"gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\"" {  } { { "arithmetic/inc12.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/inc12.bdf" { { 192 552 696 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\|add_8:inst1 " "Elaborating entity \"add_8\" for hierarchy \"gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\|add_8:inst1\"" {  } { { "arithmetic/add_16.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/add_16.bdf" { { 280 360 488 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\|add_8:inst1\|add_1:inst9 " "Elaborating entity \"add_1\" for hierarchy \"gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\|add_8:inst1\|add_1:inst9\"" {  } { { "arithmetic/add_8.bdf" "inst9" { Schematic "C:/projects/ARP/arithmetic/add_8.bdf" { { 200 1480 1576 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init gmc:inst1\|dram_init:inst " "Elaborating entity \"dram_init\" for hierarchy \"gmc:inst1\|dram_init:inst\"" {  } { { "gpu/gmc.bdf" "inst" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { { -248 560 776 -120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_precharge gmc:inst1\|dram_init:inst\|dram_init_precharge:inst4 " "Elaborating entity \"dram_init_precharge\" for hierarchy \"gmc:inst1\|dram_init:inst\|dram_init_precharge:inst4\"" {  } { { "gpu/dram_init.bdf" "inst4" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 528 624 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg13_ld_clr_inc gmc:inst1\|dram_init:inst\|reg13_ld_clr_inc:inst " "Elaborating entity \"reg13_ld_clr_inc\" for hierarchy \"gmc:inst1\|dram_init:inst\|reg13_ld_clr_inc:inst\"" {  } { { "gpu/dram_init.bdf" "inst" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 184 336 512 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1_ld_clr_inc gmc:inst1\|dram_init:inst\|reg13_ld_clr_inc:inst\|reg1_ld_clr_inc:inst7 " "Elaborating entity \"reg1_ld_clr_inc\" for hierarchy \"gmc:inst1\|dram_init:inst\|reg13_ld_clr_inc:inst\|reg1_ld_clr_inc:inst7\"" {  } { { "registers/reg13_ld_clr_inc.bdf" "inst7" { Schematic "C:/projects/ARP/registers/reg13_ld_clr_inc.bdf" { { 312 440 552 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_done gmc:inst1\|dram_init:inst\|dram_init_done:inst9 " "Elaborating entity \"dram_init_done\" for hierarchy \"gmc:inst1\|dram_init:inst\|dram_init_done:inst9\"" {  } { { "gpu/dram_init.bdf" "inst9" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 912 1008 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_autoref1 gmc:inst1\|dram_init:inst\|dram_init_autoref1:inst5 " "Elaborating entity \"dram_init_autoref1\" for hierarchy \"gmc:inst1\|dram_init:inst\|dram_init_autoref1:inst5\"" {  } { { "gpu/dram_init.bdf" "inst5" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 624 720 480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_autoref2 gmc:inst1\|dram_init:inst\|dram_init_autoref2:inst6 " "Elaborating entity \"dram_init_autoref2\" for hierarchy \"gmc:inst1\|dram_init:inst\|dram_init_autoref2:inst6\"" {  } { { "gpu/dram_init.bdf" "inst6" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 720 816 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_ldmr gmc:inst1\|dram_init:inst\|dram_init_ldmr:inst7 " "Elaborating entity \"dram_init_ldmr\" for hierarchy \"gmc:inst1\|dram_init:inst\|dram_init_ldmr:inst7\"" {  } { { "gpu/dram_init.bdf" "inst7" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 816 912 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_mr gmc:inst1\|dram_init:inst\|dram_mr:inst8 " "Elaborating entity \"dram_mr\" for hierarchy \"gmc:inst1\|dram_init:inst\|dram_mr:inst8\"" {  } { { "gpu/dram_init.bdf" "inst8" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 592 672 864 688 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_inst_dc gmc:inst1\|dram_inst_dc:inst10 " "Elaborating entity \"dram_inst_dc\" for hierarchy \"gmc:inst1\|dram_inst_dc:inst10\"" {  } { { "gpu/gmc.bdf" "inst10" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { { 112 1112 1344 272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd8_3 gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2 " "Elaborating entity \"cd8_3\" for hierarchy \"gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\"" {  } { { "gpu/dram_inst_dc.bdf" "inst2" { Schematic "C:/projects/ARP/gpu/dram_inst_dc.bdf" { { 104 928 1024 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_2b gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3 " "Elaborating entity \"mx2_2b\" for hierarchy \"gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\"" {  } { { "logic/cd8_3.bdf" "inst3" { Schematic "C:/projects/ARP/logic/cd8_3.bdf" { { 208 712 840 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dif dif:inst " "Elaborating entity \"dif\" for hierarchy \"dif:inst\"" {  } { { "gpu/gpu.bdf" "inst" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 208 1640 1848 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007683 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst15 " "Primitive \"SRFF\" of instance \"inst15\" not used" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 608 944 1008 688 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1677930007685 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst17 " "Primitive \"SRFF\" of instance \"inst17\" not used" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 800 944 1008 880 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1677930007685 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst4 " "Primitive \"SRFF\" of instance \"inst4\" not used" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 160 944 1008 240 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1677930007685 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst6 " "Primitive \"SRFF\" of instance \"inst6\" not used" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 352 944 1008 432 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1677930007685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_vsp dif:inst\|vga_vsp:inst35 " "Elaborating entity \"vga_vsp\" for hierarchy \"dif:inst\|vga_vsp:inst35\"" {  } { { "gpu/dif.bdf" "inst35" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 696 744 880 792 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10_ld_clr_inc dif:inst\|reg10_ld_clr_inc:inst2 " "Elaborating entity \"reg10_ld_clr_inc\" for hierarchy \"dif:inst\|reg10_ld_clr_inc:inst2\"" {  } { { "gpu/dif.bdf" "inst2" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 504 544 704 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_vva dif:inst\|vga_vva:inst25 " "Elaborating entity \"vga_vva\" for hierarchy \"dif:inst\|vga_vva:inst25\"" {  } { { "gpu/dif.bdf" "inst25" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 504 736 880 600 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_hva dif:inst\|vga_hva:inst12 " "Elaborating entity \"vga_hva\" for hierarchy \"dif:inst\|vga_hva:inst12\"" {  } { { "gpu/dif.bdf" "inst12" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 56 736 880 152 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg11_ld_clr_inc dif:inst\|reg11_ld_clr_inc:inst " "Elaborating entity \"reg11_ld_clr_inc\" for hierarchy \"dif:inst\|reg11_ld_clr_inc:inst\"" {  } { { "gpu/dif.bdf" "inst" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 56 528 704 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_vbp dif:inst\|vga_vbp:inst36 " "Elaborating entity \"vga_vbp\" for hierarchy \"dif:inst\|vga_vbp:inst36\"" {  } { { "gpu/dif.bdf" "inst36" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 792 744 880 888 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_hsp dif:inst\|vga_hsp:inst1 " "Elaborating entity \"vga_hsp\" for hierarchy \"dif:inst\|vga_hsp:inst1\"" {  } { { "gpu/dif.bdf" "inst1" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 248 736 880 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "nA\[10..3\] " "Not all bits in bus \"nA\[10..3\]\" are used" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 408 840 904 424 "nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 376 840 904 392 "nA\[5\]" "" } { 344 840 904 360 "nA\[7\]" "" } { 296 840 904 312 "nA\[10\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1677930007725 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nA " "Converted elements in bus name \"nA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[3\] nA3 " "Converted element name(s) from \"nA\[3\]\" to \"nA3\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 408 840 904 424 "nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[7\] nA7 " "Converted element name(s) from \"nA\[7\]\" to \"nA7\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[3\] nA3 " "Converted element name(s) from \"nA\[3\]\" to \"nA3\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 376 840 904 392 "nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[7\] nA7 " "Converted element name(s) from \"nA\[7\]\" to \"nA7\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 344 840 904 360 "nA\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 296 840 904 312 "nA\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007725 ""}  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 408 840 904 424 "nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 376 840 904 392 "nA\[5\]" "" } { 344 840 904 360 "nA\[7\]" "" } { 296 840 904 312 "nA\[10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1677930007725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_hbp dif:inst\|vga_hbp:inst7 " "Elaborating entity \"vga_hbp\" for hierarchy \"dif:inst\|vga_hbp:inst7\"" {  } { { "gpu/dif.bdf" "inst7" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 344 736 880 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007728 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "nA\[10..4\] " "Not all bits in bus \"nA\[10..4\]\" are used" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 384 888 952 400 "nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 368 888 952 384 "nA\[5\]" "" } { 288 888 952 304 "nA\[10\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1677930007729 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nA " "Converted elements in bus name \"nA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[4\] nA4 " "Converted element name(s) from \"nA\[4\]\" to \"nA4\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 384 888 952 400 "nA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007729 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007729 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007729 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[4\] nA4 " "Converted element name(s) from \"nA\[4\]\" to \"nA4\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007729 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 368 888 952 384 "nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007729 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 288 888 952 304 "nA\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007729 ""}  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 384 888 952 400 "nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 368 888 952 384 "nA\[5\]" "" } { 288 888 952 304 "nA\[10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1677930007729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_hfp dif:inst\|vga_hfp:inst8 " "Elaborating entity \"vga_hfp\" for hierarchy \"dif:inst\|vga_hfp:inst8\"" {  } { { "gpu/dif.bdf" "inst8" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 152 736 880 248 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007731 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "nA\[10..5\] " "Not all bits in bus \"nA\[10..5\]\" are used" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 168 600 664 184 "nA\[5\]" "" } { 152 600 664 168 "nA\[6\]" "" } { 136 600 664 152 "nA\[7\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 88 600 664 104 "nA\[10\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1677930007732 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nA " "Converted elements in bus name \"nA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 168 600 664 184 "nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007732 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[6\] nA6 " "Converted element name(s) from \"nA\[6\]\" to \"nA6\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 152 600 664 168 "nA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007732 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[7\] nA7 " "Converted element name(s) from \"nA\[7\]\" to \"nA7\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 136 600 664 152 "nA\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007732 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007732 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[7\] nA7 " "Converted element name(s) from \"nA\[7\]\" to \"nA7\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007732 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[6\] nA6 " "Converted element name(s) from \"nA\[6\]\" to \"nA6\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007732 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007732 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 88 600 664 104 "nA\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007732 ""}  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 168 600 664 184 "nA\[5\]" "" } { 152 600 664 168 "nA\[6\]" "" } { 136 600 664 152 "nA\[7\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 88 600 664 104 "nA\[10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1677930007732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_vfp dif:inst\|vga_vfp:inst34 " "Elaborating entity \"vga_vfp\" for hierarchy \"dif:inst\|vga_vfp:inst34\"" {  } { { "gpu/dif.bdf" "inst34" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 600 744 880 696 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677930007734 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[15\] " "Bidir \"gmc:inst1\|DATA_DIF\[15\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[14\] " "Bidir \"gmc:inst1\|DATA_DIF\[14\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[13\] " "Bidir \"gmc:inst1\|DATA_DIF\[13\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[12\] " "Bidir \"gmc:inst1\|DATA_DIF\[12\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[11\] " "Bidir \"gmc:inst1\|DATA_DIF\[11\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[10\] " "Bidir \"gmc:inst1\|DATA_DIF\[10\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[9\] " "Bidir \"gmc:inst1\|DATA_DIF\[9\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[8\] " "Bidir \"gmc:inst1\|DATA_DIF\[8\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[7\] " "Bidir \"gmc:inst1\|DATA_DIF\[7\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[6\] " "Bidir \"gmc:inst1\|DATA_DIF\[6\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[5\] " "Bidir \"gmc:inst1\|DATA_DIF\[5\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[4\] " "Bidir \"gmc:inst1\|DATA_DIF\[4\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[3\] " "Bidir \"gmc:inst1\|DATA_DIF\[3\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[2\] " "Bidir \"gmc:inst1\|DATA_DIF\[2\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[1\] " "Bidir \"gmc:inst1\|DATA_DIF\[1\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gmc:inst1\|DATA_DIF\[0\] " "Bidir \"gmc:inst1\|DATA_DIF\[0\]\" has no driver" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1677930008511 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1677930008511 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\|inst\[0\] DRAM_WE_N " "Converted the fanout from the always-enabled tri-state buffer \"gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\|inst\[0\]\" to the node \"DRAM_WE_N\" into a wire" {  } { { "logic/mx2_2b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_2b.bdf" { { 376 888 936 408 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\|inst1\[1\] DRAM_CAS_N " "Converted the fanout from the always-enabled tri-state buffer \"gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\|inst1\[1\]\" to the node \"DRAM_CAS_N\" into a wire" {  } { { "logic/mx2_2b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_2b.bdf" { { 424 888 936 456 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677930008516 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1677930008516 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst4\[11\] gmc:inst1\|rtc:inst5\|inst45\[11\] " "Converted the fanout from the open-drain buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst4\[11\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[11\]\" into a wire" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 384 856 904 416 "inst4" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677930008516 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1677930008516 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst4\[10\] gmc:inst1\|rtc:inst5\|inst45\[10\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst4\[10\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[10\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 384 856 904 416 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[9\] gmc:inst1\|rtc:inst5\|inst45\[9\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[9\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[9\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[8\] gmc:inst1\|rtc:inst5\|inst45\[8\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[8\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[8\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[7\] gmc:inst1\|rtc:inst5\|inst45\[7\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[7\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[7\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[6\] gmc:inst1\|rtc:inst5\|inst45\[6\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[6\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[6\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[5\] gmc:inst1\|rtc:inst5\|inst45\[5\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[5\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[5\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[4\] gmc:inst1\|rtc:inst5\|inst45\[4\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[4\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[4\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[3\] gmc:inst1\|rtc:inst5\|inst45\[3\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[3\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[3\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[2\] gmc:inst1\|rtc:inst5\|inst45\[2\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[2\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[2\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[1\] gmc:inst1\|rtc:inst5\|inst45\[1\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[1\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[1\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[0\] gmc:inst1\|rtc:inst5\|inst45\[0\] " "Converted the fan-out from the tri-state buffer \"gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[0\]\" to the node \"gmc:inst1\|rtc:inst5\|inst45\[0\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677930008516 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1677930008516 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 24 1864 2040 40 "DRAM_LDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677930008641 "|gpu|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 40 1864 2040 56 "DRAM_UDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677930008641 "|gpu|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 136 1864 2040 152 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677930008641 "|gpu|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677930008641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677930008807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677930009388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RD " "No output dependent on input pin \"RD\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 296 1152 1328 312 "RD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|RD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR " "No output dependent on input pin \"WR\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 312 1152 1328 328 "WR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|WR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[31\] " "No output dependent on input pin \"ABUS\[31\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[30\] " "No output dependent on input pin \"ABUS\[30\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[29\] " "No output dependent on input pin \"ABUS\[29\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[28\] " "No output dependent on input pin \"ABUS\[28\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[27\] " "No output dependent on input pin \"ABUS\[27\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[26\] " "No output dependent on input pin \"ABUS\[26\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[25\] " "No output dependent on input pin \"ABUS\[25\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[24\] " "No output dependent on input pin \"ABUS\[24\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[23\] " "No output dependent on input pin \"ABUS\[23\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[22\] " "No output dependent on input pin \"ABUS\[22\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[21\] " "No output dependent on input pin \"ABUS\[21\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[20\] " "No output dependent on input pin \"ABUS\[20\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[19\] " "No output dependent on input pin \"ABUS\[19\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[18\] " "No output dependent on input pin \"ABUS\[18\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[17\] " "No output dependent on input pin \"ABUS\[17\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[16\] " "No output dependent on input pin \"ABUS\[16\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[15\] " "No output dependent on input pin \"ABUS\[15\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[14\] " "No output dependent on input pin \"ABUS\[14\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[13\] " "No output dependent on input pin \"ABUS\[13\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[12\] " "No output dependent on input pin \"ABUS\[12\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[11\] " "No output dependent on input pin \"ABUS\[11\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[10\] " "No output dependent on input pin \"ABUS\[10\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[9\] " "No output dependent on input pin \"ABUS\[9\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[8\] " "No output dependent on input pin \"ABUS\[8\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[7\] " "No output dependent on input pin \"ABUS\[7\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[6\] " "No output dependent on input pin \"ABUS\[6\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[5\] " "No output dependent on input pin \"ABUS\[5\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[4\] " "No output dependent on input pin \"ABUS\[4\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[3\] " "No output dependent on input pin \"ABUS\[3\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[2\] " "No output dependent on input pin \"ABUS\[2\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[1\] " "No output dependent on input pin \"ABUS\[1\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[0\] " "No output dependent on input pin \"ABUS\[0\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|ABUS[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[31\] " "No output dependent on input pin \"DBUS\[31\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[30\] " "No output dependent on input pin \"DBUS\[30\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[29\] " "No output dependent on input pin \"DBUS\[29\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[28\] " "No output dependent on input pin \"DBUS\[28\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[27\] " "No output dependent on input pin \"DBUS\[27\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[26\] " "No output dependent on input pin \"DBUS\[26\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[25\] " "No output dependent on input pin \"DBUS\[25\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[24\] " "No output dependent on input pin \"DBUS\[24\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[23\] " "No output dependent on input pin \"DBUS\[23\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[22\] " "No output dependent on input pin \"DBUS\[22\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[21\] " "No output dependent on input pin \"DBUS\[21\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[20\] " "No output dependent on input pin \"DBUS\[20\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[19\] " "No output dependent on input pin \"DBUS\[19\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[18\] " "No output dependent on input pin \"DBUS\[18\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[17\] " "No output dependent on input pin \"DBUS\[17\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[16\] " "No output dependent on input pin \"DBUS\[16\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[15\] " "No output dependent on input pin \"DBUS\[15\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[14\] " "No output dependent on input pin \"DBUS\[14\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[13\] " "No output dependent on input pin \"DBUS\[13\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[12\] " "No output dependent on input pin \"DBUS\[12\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[11\] " "No output dependent on input pin \"DBUS\[11\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[10\] " "No output dependent on input pin \"DBUS\[10\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[9\] " "No output dependent on input pin \"DBUS\[9\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[8\] " "No output dependent on input pin \"DBUS\[8\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[7\] " "No output dependent on input pin \"DBUS\[7\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[6\] " "No output dependent on input pin \"DBUS\[6\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[5\] " "No output dependent on input pin \"DBUS\[5\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[4\] " "No output dependent on input pin \"DBUS\[4\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[3\] " "No output dependent on input pin \"DBUS\[3\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[2\] " "No output dependent on input pin \"DBUS\[2\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[1\] " "No output dependent on input pin \"DBUS\[1\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBUS\[0\] " "No output dependent on input pin \"DBUS\[0\]\"" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677930009480 "|gpu|DBUS[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677930009480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677930009485 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677930009485 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1677930009485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677930009485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677930009485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677930009537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 04 12:40:09 2023 " "Processing ended: Sat Mar 04 12:40:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677930009537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677930009537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677930009537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677930009537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677930011224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677930011225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 04 12:40:10 2023 " "Processing started: Sat Mar 04 12:40:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677930011225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677930011225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677930011225 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677930011370 ""}
{ "Info" "0" "" "Project  = ARP" {  } {  } 0 0 "Project  = ARP" 0 0 "Fitter" 0 0 1677930011370 ""}
{ "Info" "0" "" "Revision = ARP" {  } {  } 0 0 "Revision = ARP" 0 0 "Fitter" 0 0 1677930011371 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1677930011458 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARP EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ARP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677930011469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677930011531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677930011531 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677930011631 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677930011645 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677930011945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677930011945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677930011945 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677930011945 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 606 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677930011950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 608 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677930011950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 610 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677930011950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 612 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677930011950 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677930011950 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677930011953 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 119 " "No exact pin location assignment(s) for 66 pins of 119 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Pin RD not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RD } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 296 1152 1328 312 "RD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Pin WR not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WR } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 312 1152 1328 328 "WR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[31\] " "Pin ABUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[31] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[30\] " "Pin ABUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[30] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[29\] " "Pin ABUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[29] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[28\] " "Pin ABUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[28] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[27\] " "Pin ABUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[27] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[26\] " "Pin ABUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[26] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[25\] " "Pin ABUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[25] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[24\] " "Pin ABUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[24] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[23\] " "Pin ABUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[23] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[22\] " "Pin ABUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[22] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[21\] " "Pin ABUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[21] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[20\] " "Pin ABUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[20] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[19\] " "Pin ABUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[19] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[18\] " "Pin ABUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[18] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[17\] " "Pin ABUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[17] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[16\] " "Pin ABUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[16] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[15\] " "Pin ABUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[15] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[14\] " "Pin ABUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[14] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[13\] " "Pin ABUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[13] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[12\] " "Pin ABUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[12] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[11\] " "Pin ABUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[11] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[10\] " "Pin ABUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[10] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[9\] " "Pin ABUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[9] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[8\] " "Pin ABUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[8] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[7\] " "Pin ABUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[7] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[6\] " "Pin ABUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[6] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[5\] " "Pin ABUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[5] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[4\] " "Pin ABUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[4] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[3\] " "Pin ABUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[3] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[2\] " "Pin ABUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[2] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[1\] " "Pin ABUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[1] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[0\] " "Pin ABUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[0] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 264 1152 1328 280 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[31\] " "Pin DBUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[31] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[30\] " "Pin DBUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[30] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[29\] " "Pin DBUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[29] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[28\] " "Pin DBUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[28] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[27\] " "Pin DBUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[27] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[26\] " "Pin DBUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[26] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[25\] " "Pin DBUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[25] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[24\] " "Pin DBUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[24] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[23\] " "Pin DBUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[23] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[22\] " "Pin DBUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[22] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[21\] " "Pin DBUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[21] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[20\] " "Pin DBUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[20] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[19\] " "Pin DBUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[19] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[18\] " "Pin DBUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[18] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[17\] " "Pin DBUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[17] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[16\] " "Pin DBUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[16] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[15\] " "Pin DBUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[15] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[14\] " "Pin DBUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[14] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[13\] " "Pin DBUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[13] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[12\] " "Pin DBUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[12] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[11\] " "Pin DBUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[11] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[10\] " "Pin DBUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[10] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[9\] " "Pin DBUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[9] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[8\] " "Pin DBUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[8] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[7\] " "Pin DBUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[7] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[6\] " "Pin DBUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[6] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[5\] " "Pin DBUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[5] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[4\] " "Pin DBUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[4] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[3\] " "Pin DBUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[3] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[2\] " "Pin DBUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[2] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[1\] " "Pin DBUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[1] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[0\] " "Pin DBUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[0] } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 280 1152 1328 296 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677930012981 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1677930012981 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARP.sdc " "Synopsys Design Constraints File file not found: 'ARP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677930013233 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677930013234 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677930013238 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1677930013239 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677930013240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1677930013259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DRAM_CLK~output " "Destination node DRAM_CLK~output" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 120 1864 2040 136 "DRAM_CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1677930013259 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1677930013259 ""}  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 328 1152 1328 344 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 601 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677930013259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677930013534 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677930013535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677930013535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677930013536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677930013537 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677930013538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677930013538 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677930013539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677930013551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1677930013551 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677930013551 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 66 0 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 66 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1677930013569 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1677930013569 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677930013569 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677930013570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677930013570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677930013570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677930013570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677930013570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 15 28 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677930013570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677930013570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 38 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 38 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677930013570 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1677930013570 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677930013570 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677930013671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677930014779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677930014867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677930014875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677930016183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677930016184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677930016459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/projects/ARP/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1677930017117 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677930017117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677930017865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1677930017866 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677930017866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1677930017880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677930017931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677930018303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677930018336 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677930018520 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677930019001 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -24 1864 2040 -8 "DRAM_DQ" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1677930020038 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1677930020038 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/ARP/output_files/ARP.fit.smsg " "Generated suppressed messages file C:/projects/ARP/output_files/ARP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677930020153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677930020505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 04 12:40:20 2023 " "Processing ended: Sat Mar 04 12:40:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677930020505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677930020505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677930020505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677930020505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677930021990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677930021991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 04 12:40:21 2023 " "Processing started: Sat Mar 04 12:40:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677930021991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677930021991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677930021991 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677930022894 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677930022925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677930023327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 04 12:40:23 2023 " "Processing ended: Sat Mar 04 12:40:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677930023327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677930023327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677930023327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677930023327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677930023943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677930025004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 04 12:40:24 2023 " "Processing started: Sat Mar 04 12:40:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677930025006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677930025006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARP -c ARP " "Command: quartus_sta ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677930025006 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1677930025150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677930025421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677930025477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677930025477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARP.sdc " "Synopsys Design Constraints File file not found: 'ARP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1677930025719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1677930025720 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025721 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025721 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1677930025850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025851 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1677930025853 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1677930025868 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677930025889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677930025889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.060 " "Worst-case setup slack is -2.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060             -51.112 CLK  " "   -2.060             -51.112 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930025893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLK  " "    0.344               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930025898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677930025902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677930025906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.000 CLK  " "   -3.000             -42.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930025910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930025910 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1677930025957 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1677930025986 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1677930026425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677930026474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677930026474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.736 " "Worst-case setup slack is -1.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -41.657 CLK  " "   -1.736             -41.657 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930026480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLK  " "    0.299               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930026487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677930026497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677930026504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.000 CLK  " "   -3.000             -42.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930026513 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1677930026578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677930026712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677930026712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.702 " "Worst-case setup slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702             -11.829 CLK  " "   -0.702             -11.829 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930026719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK  " "    0.179               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930026728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677930026734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677930026740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.348 CLK  " "   -3.000             -44.348 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677930026747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677930026747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677930027007 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677930027008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677930027121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 04 12:40:27 2023 " "Processing ended: Sat Mar 04 12:40:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677930027121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677930027121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677930027121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677930027121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677930028697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677930028698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 04 12:40:28 2023 " "Processing started: Sat Mar 04 12:40:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677930028698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677930028698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677930028698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_85c_slow.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_85c_slow.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677930029226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_0c_slow.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_0c_slow.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677930029285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_min_1200mv_0c_fast.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_min_1200mv_0c_fast.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677930029346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677930029408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_85c_v_slow.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_85c_v_slow.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677930029453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_0c_v_slow.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_0c_v_slow.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677930029494 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_min_1200mv_0c_v_fast.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_min_1200mv_0c_v_fast.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677930029536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_v.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_v.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677930029574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677930029634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 04 12:40:29 2023 " "Processing ended: Sat Mar 04 12:40:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677930029634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677930029634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677930029634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677930029634 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 154 s " "Quartus II Full Compilation was successful. 0 errors, 154 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677930030315 ""}
