#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19d11a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19d1330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x19de930 .functor NOT 1, L_0x1a0a8e0, C4<0>, C4<0>, C4<0>;
L_0x1a0a640 .functor XOR 1, L_0x1a0a4e0, L_0x1a0a5a0, C4<0>, C4<0>;
L_0x1a0a7d0 .functor XOR 1, L_0x1a0a640, L_0x1a0a700, C4<0>, C4<0>;
v0x1a05b60_0 .net *"_ivl_10", 0 0, L_0x1a0a700;  1 drivers
v0x1a05c60_0 .net *"_ivl_12", 0 0, L_0x1a0a7d0;  1 drivers
v0x1a05d40_0 .net *"_ivl_2", 0 0, L_0x1a07b10;  1 drivers
v0x1a05e00_0 .net *"_ivl_4", 0 0, L_0x1a0a4e0;  1 drivers
v0x1a05ee0_0 .net *"_ivl_6", 0 0, L_0x1a0a5a0;  1 drivers
v0x1a06010_0 .net *"_ivl_8", 0 0, L_0x1a0a640;  1 drivers
v0x1a060f0_0 .net "a", 0 0, v0x1a02240_0;  1 drivers
v0x1a06190_0 .net "b", 0 0, v0x1a022e0_0;  1 drivers
v0x1a06230_0 .net "c", 0 0, v0x1a02380_0;  1 drivers
v0x1a062d0_0 .var "clk", 0 0;
v0x1a06370_0 .net "d", 0 0, v0x1a024c0_0;  1 drivers
v0x1a06410_0 .net "q_dut", 0 0, L_0x1a0a200;  1 drivers
v0x1a064b0_0 .net "q_ref", 0 0, L_0x1a06b50;  1 drivers
v0x1a06550_0 .var/2u "stats1", 159 0;
v0x1a065f0_0 .var/2u "strobe", 0 0;
v0x1a06690_0 .net "tb_match", 0 0, L_0x1a0a8e0;  1 drivers
v0x1a06750_0 .net "tb_mismatch", 0 0, L_0x19de930;  1 drivers
v0x1a06810_0 .net "wavedrom_enable", 0 0, v0x1a025b0_0;  1 drivers
v0x1a068b0_0 .net "wavedrom_title", 511 0, v0x1a02650_0;  1 drivers
L_0x1a07b10 .concat [ 1 0 0 0], L_0x1a06b50;
L_0x1a0a4e0 .concat [ 1 0 0 0], L_0x1a06b50;
L_0x1a0a5a0 .concat [ 1 0 0 0], L_0x1a0a200;
L_0x1a0a700 .concat [ 1 0 0 0], L_0x1a06b50;
L_0x1a0a8e0 .cmp/eeq 1, L_0x1a07b10, L_0x1a0a7d0;
S_0x19d14c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19d1330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19bcea0 .functor NOT 1, v0x1a02240_0, C4<0>, C4<0>, C4<0>;
L_0x19d1c20 .functor XOR 1, L_0x19bcea0, v0x1a022e0_0, C4<0>, C4<0>;
L_0x19de9a0 .functor XOR 1, L_0x19d1c20, v0x1a02380_0, C4<0>, C4<0>;
L_0x1a06b50 .functor XOR 1, L_0x19de9a0, v0x1a024c0_0, C4<0>, C4<0>;
v0x19deba0_0 .net *"_ivl_0", 0 0, L_0x19bcea0;  1 drivers
v0x19dec40_0 .net *"_ivl_2", 0 0, L_0x19d1c20;  1 drivers
v0x19bcff0_0 .net *"_ivl_4", 0 0, L_0x19de9a0;  1 drivers
v0x19bd090_0 .net "a", 0 0, v0x1a02240_0;  alias, 1 drivers
v0x1a01600_0 .net "b", 0 0, v0x1a022e0_0;  alias, 1 drivers
v0x1a01710_0 .net "c", 0 0, v0x1a02380_0;  alias, 1 drivers
v0x1a017d0_0 .net "d", 0 0, v0x1a024c0_0;  alias, 1 drivers
v0x1a01890_0 .net "q", 0 0, L_0x1a06b50;  alias, 1 drivers
S_0x1a019f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19d1330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a02240_0 .var "a", 0 0;
v0x1a022e0_0 .var "b", 0 0;
v0x1a02380_0 .var "c", 0 0;
v0x1a02420_0 .net "clk", 0 0, v0x1a062d0_0;  1 drivers
v0x1a024c0_0 .var "d", 0 0;
v0x1a025b0_0 .var "wavedrom_enable", 0 0;
v0x1a02650_0 .var "wavedrom_title", 511 0;
E_0x19cc100/0 .event negedge, v0x1a02420_0;
E_0x19cc100/1 .event posedge, v0x1a02420_0;
E_0x19cc100 .event/or E_0x19cc100/0, E_0x19cc100/1;
E_0x19cc350 .event posedge, v0x1a02420_0;
E_0x19b59f0 .event negedge, v0x1a02420_0;
S_0x1a01d40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a019f0;
 .timescale -12 -12;
v0x1a01f40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a02040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a019f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a027b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19d1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1a06c80 .functor NOT 1, v0x1a022e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a06cf0 .functor AND 1, v0x1a02240_0, L_0x1a06c80, C4<1>, C4<1>;
L_0x1a06d80 .functor NOT 1, v0x1a02380_0, C4<0>, C4<0>, C4<0>;
L_0x1a06df0 .functor AND 1, L_0x1a06cf0, L_0x1a06d80, C4<1>, C4<1>;
L_0x1a06f30 .functor NOT 1, v0x1a024c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a06fa0 .functor AND 1, L_0x1a06df0, L_0x1a06f30, C4<1>, C4<1>;
L_0x1a070f0 .functor NOT 1, v0x1a02240_0, C4<0>, C4<0>, C4<0>;
L_0x1a07160 .functor NOT 1, v0x1a022e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a07220 .functor AND 1, L_0x1a070f0, L_0x1a07160, C4<1>, C4<1>;
L_0x1a07330 .functor AND 1, L_0x1a07220, v0x1a02380_0, C4<1>, C4<1>;
L_0x1a07450 .functor NOT 1, v0x1a024c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a074c0 .functor AND 1, L_0x1a07330, L_0x1a07450, C4<1>, C4<1>;
L_0x1a075f0 .functor OR 1, L_0x1a06fa0, L_0x1a074c0, C4<0>, C4<0>;
L_0x1a07700 .functor NOT 1, v0x1a02240_0, C4<0>, C4<0>, C4<0>;
L_0x1a07580 .functor AND 1, L_0x1a07700, v0x1a022e0_0, C4<1>, C4<1>;
L_0x1a07840 .functor NOT 1, v0x1a02380_0, C4<0>, C4<0>, C4<0>;
L_0x1a07940 .functor AND 1, L_0x1a07580, L_0x1a07840, C4<1>, C4<1>;
L_0x1a07a50 .functor AND 1, L_0x1a07940, v0x1a024c0_0, C4<1>, C4<1>;
L_0x1a07bb0 .functor OR 1, L_0x1a075f0, L_0x1a07a50, C4<0>, C4<0>;
L_0x1a07cc0 .functor NOT 1, v0x1a02240_0, C4<0>, C4<0>, C4<0>;
L_0x1a07ef0 .functor AND 1, L_0x1a07cc0, v0x1a022e0_0, C4<1>, C4<1>;
L_0x1a080c0 .functor AND 1, L_0x1a07ef0, v0x1a02380_0, C4<1>, C4<1>;
L_0x1a08350 .functor AND 1, L_0x1a080c0, v0x1a024c0_0, C4<1>, C4<1>;
L_0x1a08520 .functor OR 1, L_0x1a07bb0, L_0x1a08350, C4<0>, C4<0>;
L_0x1a08700 .functor NOT 1, v0x1a022e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a08770 .functor AND 1, v0x1a02240_0, L_0x1a08700, C4<1>, C4<1>;
L_0x1a08910 .functor AND 1, L_0x1a08770, v0x1a02380_0, C4<1>, C4<1>;
L_0x1a089d0 .functor NOT 1, v0x1a024c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a08b30 .functor AND 1, L_0x1a08910, L_0x1a089d0, C4<1>, C4<1>;
L_0x1a08c40 .functor OR 1, L_0x1a08520, L_0x1a08b30, C4<0>, C4<0>;
L_0x1a08e50 .functor NOT 1, v0x1a022e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a08ec0 .functor AND 1, v0x1a02240_0, L_0x1a08e50, C4<1>, C4<1>;
L_0x1a09090 .functor AND 1, L_0x1a08ec0, v0x1a02380_0, C4<1>, C4<1>;
L_0x1a09150 .functor AND 1, L_0x1a09090, v0x1a024c0_0, C4<1>, C4<1>;
L_0x1a09330 .functor OR 1, L_0x1a08c40, L_0x1a09150, C4<0>, C4<0>;
L_0x1a09440 .functor AND 1, v0x1a02240_0, v0x1a022e0_0, C4<1>, C4<1>;
L_0x1a095e0 .functor NOT 1, v0x1a02380_0, C4<0>, C4<0>, C4<0>;
L_0x1a09650 .functor AND 1, L_0x1a09440, L_0x1a095e0, C4<1>, C4<1>;
L_0x1a098a0 .functor NOT 1, v0x1a024c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a09910 .functor AND 1, L_0x1a09650, L_0x1a098a0, C4<1>, C4<1>;
L_0x1a09b70 .functor OR 1, L_0x1a09330, L_0x1a09910, C4<0>, C4<0>;
L_0x1a09c80 .functor AND 1, v0x1a02240_0, v0x1a022e0_0, C4<1>, C4<1>;
L_0x1a09e50 .functor NOT 1, v0x1a02380_0, C4<0>, C4<0>, C4<0>;
L_0x1a09ec0 .functor AND 1, L_0x1a09c80, L_0x1a09e50, C4<1>, C4<1>;
L_0x1a0a140 .functor AND 1, L_0x1a09ec0, v0x1a024c0_0, C4<1>, C4<1>;
L_0x1a0a200 .functor OR 1, L_0x1a09b70, L_0x1a0a140, C4<0>, C4<0>;
v0x1a02aa0_0 .net *"_ivl_0", 0 0, L_0x1a06c80;  1 drivers
v0x1a02b80_0 .net *"_ivl_10", 0 0, L_0x1a06fa0;  1 drivers
v0x1a02c60_0 .net *"_ivl_12", 0 0, L_0x1a070f0;  1 drivers
v0x1a02d50_0 .net *"_ivl_14", 0 0, L_0x1a07160;  1 drivers
v0x1a02e30_0 .net *"_ivl_16", 0 0, L_0x1a07220;  1 drivers
v0x1a02f60_0 .net *"_ivl_18", 0 0, L_0x1a07330;  1 drivers
v0x1a03040_0 .net *"_ivl_2", 0 0, L_0x1a06cf0;  1 drivers
v0x1a03120_0 .net *"_ivl_20", 0 0, L_0x1a07450;  1 drivers
v0x1a03200_0 .net *"_ivl_22", 0 0, L_0x1a074c0;  1 drivers
v0x1a032e0_0 .net *"_ivl_24", 0 0, L_0x1a075f0;  1 drivers
v0x1a033c0_0 .net *"_ivl_26", 0 0, L_0x1a07700;  1 drivers
v0x1a034a0_0 .net *"_ivl_28", 0 0, L_0x1a07580;  1 drivers
v0x1a03580_0 .net *"_ivl_30", 0 0, L_0x1a07840;  1 drivers
v0x1a03660_0 .net *"_ivl_32", 0 0, L_0x1a07940;  1 drivers
v0x1a03740_0 .net *"_ivl_34", 0 0, L_0x1a07a50;  1 drivers
v0x1a03820_0 .net *"_ivl_36", 0 0, L_0x1a07bb0;  1 drivers
v0x1a03900_0 .net *"_ivl_38", 0 0, L_0x1a07cc0;  1 drivers
v0x1a039e0_0 .net *"_ivl_4", 0 0, L_0x1a06d80;  1 drivers
v0x1a03ac0_0 .net *"_ivl_40", 0 0, L_0x1a07ef0;  1 drivers
v0x1a03ba0_0 .net *"_ivl_42", 0 0, L_0x1a080c0;  1 drivers
v0x1a03c80_0 .net *"_ivl_44", 0 0, L_0x1a08350;  1 drivers
v0x1a03d60_0 .net *"_ivl_46", 0 0, L_0x1a08520;  1 drivers
v0x1a03e40_0 .net *"_ivl_48", 0 0, L_0x1a08700;  1 drivers
v0x1a03f20_0 .net *"_ivl_50", 0 0, L_0x1a08770;  1 drivers
v0x1a04000_0 .net *"_ivl_52", 0 0, L_0x1a08910;  1 drivers
v0x1a040e0_0 .net *"_ivl_54", 0 0, L_0x1a089d0;  1 drivers
v0x1a041c0_0 .net *"_ivl_56", 0 0, L_0x1a08b30;  1 drivers
v0x1a042a0_0 .net *"_ivl_58", 0 0, L_0x1a08c40;  1 drivers
v0x1a04380_0 .net *"_ivl_6", 0 0, L_0x1a06df0;  1 drivers
v0x1a04460_0 .net *"_ivl_60", 0 0, L_0x1a08e50;  1 drivers
v0x1a04540_0 .net *"_ivl_62", 0 0, L_0x1a08ec0;  1 drivers
v0x1a04620_0 .net *"_ivl_64", 0 0, L_0x1a09090;  1 drivers
v0x1a04700_0 .net *"_ivl_66", 0 0, L_0x1a09150;  1 drivers
v0x1a049f0_0 .net *"_ivl_68", 0 0, L_0x1a09330;  1 drivers
v0x1a04ad0_0 .net *"_ivl_70", 0 0, L_0x1a09440;  1 drivers
v0x1a04bb0_0 .net *"_ivl_72", 0 0, L_0x1a095e0;  1 drivers
v0x1a04c90_0 .net *"_ivl_74", 0 0, L_0x1a09650;  1 drivers
v0x1a04d70_0 .net *"_ivl_76", 0 0, L_0x1a098a0;  1 drivers
v0x1a04e50_0 .net *"_ivl_78", 0 0, L_0x1a09910;  1 drivers
v0x1a04f30_0 .net *"_ivl_8", 0 0, L_0x1a06f30;  1 drivers
v0x1a05010_0 .net *"_ivl_80", 0 0, L_0x1a09b70;  1 drivers
v0x1a050f0_0 .net *"_ivl_82", 0 0, L_0x1a09c80;  1 drivers
v0x1a051d0_0 .net *"_ivl_84", 0 0, L_0x1a09e50;  1 drivers
v0x1a052b0_0 .net *"_ivl_86", 0 0, L_0x1a09ec0;  1 drivers
v0x1a05390_0 .net *"_ivl_88", 0 0, L_0x1a0a140;  1 drivers
v0x1a05470_0 .net "a", 0 0, v0x1a02240_0;  alias, 1 drivers
v0x1a05510_0 .net "b", 0 0, v0x1a022e0_0;  alias, 1 drivers
v0x1a05600_0 .net "c", 0 0, v0x1a02380_0;  alias, 1 drivers
v0x1a056f0_0 .net "d", 0 0, v0x1a024c0_0;  alias, 1 drivers
v0x1a057e0_0 .net "q", 0 0, L_0x1a0a200;  alias, 1 drivers
S_0x1a05940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19d1330;
 .timescale -12 -12;
E_0x19cbea0 .event anyedge, v0x1a065f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a065f0_0;
    %nor/r;
    %assign/vec4 v0x1a065f0_0, 0;
    %wait E_0x19cbea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a019f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a024c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a02380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a022e0_0, 0;
    %assign/vec4 v0x1a02240_0, 0;
    %wait E_0x19b59f0;
    %wait E_0x19cc350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a024c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a02380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a022e0_0, 0;
    %assign/vec4 v0x1a02240_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19cc100;
    %load/vec4 v0x1a02240_0;
    %load/vec4 v0x1a022e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a02380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a024c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a024c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a02380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a022e0_0, 0;
    %assign/vec4 v0x1a02240_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a02040;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19cc100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a024c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a02380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a022e0_0, 0;
    %assign/vec4 v0x1a02240_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19d1330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a062d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a065f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19d1330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a062d0_0;
    %inv;
    %store/vec4 v0x1a062d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19d1330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a02420_0, v0x1a06750_0, v0x1a060f0_0, v0x1a06190_0, v0x1a06230_0, v0x1a06370_0, v0x1a064b0_0, v0x1a06410_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19d1330;
T_7 ;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19d1330;
T_8 ;
    %wait E_0x19cc100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a06550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a06550_0, 4, 32;
    %load/vec4 v0x1a06690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a06550_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a06550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a06550_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a064b0_0;
    %load/vec4 v0x1a064b0_0;
    %load/vec4 v0x1a06410_0;
    %xor;
    %load/vec4 v0x1a064b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a06550_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a06550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a06550_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/circuit2/iter0/response13/top_module.sv";
