// Seed: 2763587421
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0;
  logic id_1 = id_0;
  logic id_2;
  assign (strong1, pull0) id_0 = 1'b0;
  assign id_2 = id_1;
  type_5(
      id_0, id_0
  );
endmodule
