// $Id$

// Copyright (c) 2007-2015, Trustees of The Leland Stanford Junior University
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice, this
// list of conditions and the following disclaimer.
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.

//polarfly+ under injection mode 


// Topology
topology = polarflyplus;
hypercubeport = 3; //hypercube port
polarflyport = 4; //polarfly port F7:8, F5:6, F3:4, F2:3
nic = 1; 
seq = 3;
chunk = 114;
// Routing
routing_function = dim_order;
credit_delay   = 1; //TX/RX XB (1GHz 1cycle=1ns) 
routing_delay  = 1; //TX/RX XB 
vc_alloc_delay = 1; //TX/RX XB
sw_alloc_delay = 1; //TX/RX XB
st_final_delay = 10; //XB
st_prepare_delay = 10;//XB
input_speedup     = 1; //TX NIC inject rate 1 flit per 1 cycle
output_speedup    = 1; //RX NIC eject rate 1 flit per 1 cycle
internal_speedup  = 1.0; //intermediate router speed 1cycle 1flit
num_vcs = 6;
vc_allocator = separable_input_first;
sw_allocator = separable_input_first;
vc_buf_size = 10000000;

// Traffic
traffic = uniform; //pairwise;//ring;//uniform;
//latency: drains all packet, throughput:no drain?
sim_type = latency;
warmup_periods = 0;
sim_count      = 1;
sample_period  = 1;
max_samples    = 100;
collective_threshold = 2;//1;
delay_threshold = 1;

//1: batch mode, 0: injection mode
use_read_write = 0;

//for injection mode
packet_size = 1;//16384; //8192; //4096; //2048; //1024;//512;//256;//128;//64;//32;//16;//8; 
injection_rate = 1.0;//0.00006103515625; //0.0001220703125; //0.000244140625; //0.00048828125;//0.0009765625;//0.001953125;//0.00390625;//0.0078125;//0.015625;//0.03125;//0.0625;//0.125; 

//for batch mode
read_request_size = 1;
write_request_size = 1;
read_reply_size = 1;
write_reply_size = 1;

//link_failures = 1;
//fail_seed=time;
