// Seed: 4013904059
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output tri id_2;
  input wire id_1;
  assign id_2 = 1;
  logic id_4;
  wire  id_5;
  ;
  parameter id_6 = 1'b0;
  for (id_7 = id_5; id_6[-1]; id_4 = -1'b0) begin : LABEL_0
    if (-1) begin : LABEL_1
      wire id_8;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_15
  );
endmodule
