
---------- Begin Simulation Statistics ----------
final_tick                               18195445452555                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110108                       # Simulator instruction rate (inst/s)
host_mem_usage                               17078908                       # Number of bytes of host memory used
host_op_rate                                   201030                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2270.50                       # Real time elapsed on the host
host_tick_rate                               21638892                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000014                       # Number of instructions simulated
sim_ops                                     456438684                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049131                       # Number of seconds simulated
sim_ticks                                 49131081072                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          12                       # Number of instructions committed
system.cpu.committedOps                            24                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests          381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      1733190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops        31806                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      3410105                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops        31806                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     14                       # Number of float alu accesses
system.cpu.num_fp_insts                            14                       # number of float instructions
system.cpu.num_fp_register_reads                   18                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    12                       # Number of integer alu accesses
system.cpu.num_int_insts                           12                       # number of integer instructions
system.cpu.num_int_register_reads                  20                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  7                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     58.33%     58.33% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                       4     16.67%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   1      4.17%     79.17% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.17% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.17% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      8.33%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      4.17%     91.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     91.67% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2      8.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         24                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       789660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        1583752                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       143134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        356297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         193070297                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        110346243                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             456438660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.590163                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.590163                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         309208656                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        225697489                       # number of floating regfile writes
system.switch_cpus.idleCycles                  639383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       616550                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         34836261                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.325708                       # Inst execution rate
system.switch_cpus.iew.exec_refs            107685459                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           30578014                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        14198249                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      77011045                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2124                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        13994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     32739727                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    499839256                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      77107445                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2031975                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     490677524                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         118676                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4403512                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         721552                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4557849                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         9786                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       223692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       392858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         537422457                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             487311814                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.600258                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         322592362                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.302896                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              489216955                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        419803668                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       182730184                       # number of integer regfile writes
system.switch_cpus.ipc                       1.694447                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.694447                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1569391      0.32%      0.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     222749349     45.21%     45.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11379      0.00%     45.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     45.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     68834620     13.97%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      9235836      1.87%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      5713923      1.16%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     23823660      4.84%     67.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       652140      0.13%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt     18079302      3.67%     71.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      5719980      1.16%     72.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     27058817      5.49%     77.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt      1017006      0.21%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     17019045      3.45%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7979560      1.62%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     60530731     12.29%     95.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     22714768      4.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      492709507                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       272124034                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    541761318                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    266646049                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    294416333                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4866678                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009877                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1314273     27.01%     27.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         95298      1.96%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         201771      4.15%     33.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         28691      0.59%     33.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        51950      1.07%     34.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            3      0.00%     34.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       139546      2.87%     37.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        16261      0.33%     37.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     37.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        87251      1.79%     39.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         1027      0.02%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     39.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         417989      8.59%     48.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        724719     14.89%     63.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1130993     23.24%     86.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       656906     13.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      223882760                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    595682844                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    220665765                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    248833051                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          499711938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         492709507                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       127318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     43400574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       257108                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       114454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     35984235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    146901370                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.354016                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     3.040884                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     49915121     33.98%     33.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7487236      5.10%     39.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      9467190      6.44%     45.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     10930813      7.44%     52.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     11359964      7.73%     60.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     12383097      8.43%     69.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11911189      8.11%     77.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     12901103      8.78%     86.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     20545657     13.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    146901370                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.339481                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      3508278                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3137373                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     77011045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     32739727                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       194537568                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                147540753                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   20555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data     93685802                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         93685802                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     94488901                       # number of overall hits
system.cpu.dcache.overall_hits::total        94488901                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3129728                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3129730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3257381                       # number of overall misses
system.cpu.dcache.overall_misses::total       3257383                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  92279360451                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  92279360451                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  92279360451                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  92279360451                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     96815530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     96815532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     97746282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     97746284                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.032327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033325                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033325                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29484.786042                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29484.767201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28329.311324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28329.293930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4218                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1165041                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1068                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            6769                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.949438                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   172.114197                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1645171                       # number of writebacks
system.cpu.dcache.writebacks::total           1645171                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1522899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1522899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1522899                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1522899                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1606829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1606829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1701652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1701652                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32036340774                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32036340774                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  35369301477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35369301477                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016597                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016597                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.017409                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017409                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19937.616743                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19937.616743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20785.273062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20785.273062                       # average overall mshr miss latency
system.cpu.dcache.replacements                1645171                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     68070799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        68070799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2492180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2492182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  81665084502                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  81665084502                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     70562979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70562981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 32768.533774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32768.507477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1517985                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1517985                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       974195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       974195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21780010188                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21780010188                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013806                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013806                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22356.930787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22356.930787                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     25615003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25615003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       637548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       637548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10614275949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10614275949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.024285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16648.591085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16648.591085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         4914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       632634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       632634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10256330586                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10256330586                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.024098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16212.107768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16212.107768                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       803099                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        803099                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       127653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       127653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       930752                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       930752                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.137150                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.137150                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        94823                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        94823                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   3332960703                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3332960703                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 35149.285543                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35149.285543                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.864353                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            96201341                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1645683                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.456787                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.863378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         783615955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        783615955                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           16                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     36732462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36732478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           16                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     36732462                       # number of overall hits
system.cpu.icache.overall_hits::total        36732478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        35639                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35641                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        35639                       # number of overall misses
system.cpu.icache.overall_misses::total         35641                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    725391216                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    725391216                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    725391216                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    725391216                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           18                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     36768101                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36768119                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           18                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     36768101                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36768119                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.111111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000969                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000969                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.111111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000969                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000969                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 20353.859985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20352.717825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 20353.859985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20352.717825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        30720                       # number of writebacks
system.cpu.icache.writebacks::total             30720                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         4409                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4409                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         4409                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4409                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        31230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        31230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    645257763                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    645257763                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    645257763                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    645257763                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000849                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000849                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000849                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000849                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20661.471758                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20661.471758                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20661.471758                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20661.471758                       # average overall mshr miss latency
system.cpu.icache.replacements                  30720                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           16                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     36732462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36732478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        35639                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35641                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    725391216                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    725391216                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     36768101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36768119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000969                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000969                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 20353.859985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20352.717825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         4409                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4409                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        31230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    645257763                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    645257763                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000849                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000849                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20661.471758                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20661.471758                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.269729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36763710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31232                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1177.116739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.021784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   508.247945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.992672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         294176184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        294176184                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          18                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         1100246                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty      1873702                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean       623449                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq         57299                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp        57299                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         576669                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        576669                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      1100246                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        93184                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      5051135                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             5144319                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      3964928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    210614656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            214579584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                        821260                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                52560640                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        2555474                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.012595                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.111520                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              2523287     98.74%     98.74% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                32187      1.26%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          2555474                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       2251707039                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            4.6                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy        31295382                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      1663123522                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           3.4                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst         3150                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       879613                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          882763                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         3150                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       879613                       # number of overall hits
system.cpu.l2cache.overall_hits::total         882763                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst        28080                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       766068                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        794152                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst        28080                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       766068                       # number of overall misses
system.cpu.l2cache.overall_misses::total       794152                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    608628762                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  30513325464                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  31121954226                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    608628762                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  30513325464                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  31121954226                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        31230                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      1645681                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      1676915                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        31230                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      1645681                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      1676915                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.899135                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.465502                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.473579                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.899135                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.465502                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.473579                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 21674.813462                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 39831.092624                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 39188.913742                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 21674.813462                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 39831.092624                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 39188.913742                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks       821260                       # number of writebacks
system.cpu.l2cache.writebacks::total           821260                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst        28080                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data       766068                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       794148                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst        28080                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data       766068                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       794148                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    599278122                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data  30258224820                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  30857502942                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    599278122                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data  30258224820                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  30857502942                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.899135                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.465502                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.473577                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.899135                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.465502                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.473577                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21341.813462                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 39498.092624                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38856.111130                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21341.813462                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 39498.092624                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38856.111130                       # average overall mshr miss latency
system.cpu.l2cache.replacements                821260                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks      1260067                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      1260067                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      1260067                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      1260067                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks       415443                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total       415443                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks       415443                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total       415443                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data        57298                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total        57298                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data        57299                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total        57299                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.000017                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.000017                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data        18315                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        18315                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        18315                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18315                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       238518                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       238518                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       338151                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       338151                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   8704379574                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   8704379574                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       576669                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       576669                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.586387                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.586387                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 25741.102567                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 25741.102567                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data       338151                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       338151                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   8591775291                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   8591775291                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.586387                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.586387                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 25408.102567                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 25408.102567                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst         3150                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       641095                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       644245                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst        28080                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data       427917                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       456001                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst    608628762                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data  21808945890                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  22417574652                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst        31230                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      1069012                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      1100246                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.899135                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.400292                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.414454                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 21674.813462                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 50965.364522                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 49161.240111                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst        28080                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data       427917                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       455997                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    599278122                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21666449529                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  22265727651                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.899135                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.400292                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.414450                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 21341.813462                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 50632.364522                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48828.671353                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4083.915354                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            3409723                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           825356                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             4.131215                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks   112.274468                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.010434                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.017069                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst    89.543569                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  3882.069813                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.027411                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.021861                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.947771                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.997050                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1811                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2163                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         55380940                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        55380940                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  49131071072                       # Cumulative time (in ticks) in various power states
system.cpu.thread-20594.numInsts                    0                       # Number of Instructions committed
system.cpu.thread-20594.numOps                      0                       # Number of Ops committed
system.cpu.thread-20594.numMemRefs                  0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              456001                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        694692                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        175824                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             61967                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             338151                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            338151                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         456001                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port      2377765                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port    101351104                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            143024                       # Total snoops (count)
system.l3bus.snoopTraffic                     5187648                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             937207                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   937207    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               937207                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            790318905                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           528902901                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.inst        26669                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus.data       554230                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              580899                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.inst        26669                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus.data       554230                       # number of overall hits
system.l3cache.overall_hits::total             580899                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst         1411                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data       211838                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            213253                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst         1411                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data       211838                       # number of overall misses
system.l3cache.overall_misses::total           213253                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst    113769783                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data  19423675328                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  19537445111                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst    113769783                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data  19423675328                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  19537445111                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst        28080                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data       766068                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          794152                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst        28080                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data       766068                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         794152                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst     0.050249                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.276526                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.268529                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst     0.050249                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.276526                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.268529                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 80630.604536                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 91691.175936                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 91616.273211                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 80630.604536                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 91691.175936                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 91616.273211                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          81057                       # number of writebacks
system.l3cache.writebacks::total                81057                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst         1411                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data       211838                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       213249                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst         1411                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data       211838                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       213249                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst    104372523                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data  18012834248                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  18117206771                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst    104372523                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data  18012834248                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  18117206771                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst     0.050249                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.276526                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.268524                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst     0.050249                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.276526                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.268524                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73970.604536                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 85031.175936                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 84957.991695                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73970.604536                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 85031.175936                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 84957.991695                       # average overall mshr miss latency
system.l3cache.replacements                    143024                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       613635                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       613635                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       613635                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       613635                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       175824                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       175824                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       175824                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       175824                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data       303900                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           303900                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus.data        34251                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          34251                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data   2988578763                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2988578763                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus.data       338151                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       338151                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.101289                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.101289                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 87255.226504                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87255.226504                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data        34251                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        34251                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   2760467103                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2760467103                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.101289                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.101289                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80595.226504                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80595.226504                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.inst        26669                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus.data       250330                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       276999                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst         1411                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data       177587                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       179002                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst    113769783                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data  16435096565                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  16548866348                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst        28080                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data       427917                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       456001                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.050249                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.415003                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.392547                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 80630.604536                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92546.732390                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 92450.734338                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst         1411                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data       177587                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       178998                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    104372523                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15252367145                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  15356739668                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.050249                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.415003                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.392539                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 73970.604536                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85886.732390                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 85792.800299                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            41904.777373                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1370359                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               789455                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.735829                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146558402874                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 41904.777373                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.639416                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.639416                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65531                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1809                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        24372                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        39241                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.999924                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             26127247                       # Number of tag accesses
system.l3cache.tags.data_accesses            26127247                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     81056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    211838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012388675940                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4981                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4982                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              490061                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              76558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      213249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81056                       # Number of write requests accepted
system.mem_ctrls.readBursts                    213249                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81056                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                213249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81056                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   28253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   5512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    27                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.803894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    847.415381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         4977     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.08%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4982                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.096756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4522     90.78%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      0.98%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              254      5.10%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               76      1.53%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.58%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.38%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.24%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.10%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4981                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13647936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5187584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    277.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   49130956863                       # Total gap between requests
system.mem_ctrls.avgGap                     166938.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        90304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     13557632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      5183872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1838021.839325343259                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 275948171.792347311974                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 105511050.986303433776                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1411                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       211838                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        81056                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     51474296                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  10063971360                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1122043920710                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     36480.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     47507.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13842823.74                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        90304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     13557632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13648192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        90304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        90432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5187584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5187584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       211838                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         213253                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        81056                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         81056                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         2605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         2605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      1838022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    275948172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        277791404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         2605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      1838022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1840627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    105586604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       105586604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    105586604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         2605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         2605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      1838022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    275948172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       383378008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               213249                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               80998                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         7137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         7125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         6595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         6775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         6829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         6460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         6680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         6846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         6517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         6726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         6924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         6550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         6047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         6084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         6070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         6387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         2404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         2598                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         2719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         2532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2866                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         2950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         2436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2294                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6385294148                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             710545668                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10115445656                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                29942.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           47434.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              189968                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              39498                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           48.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        64771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   290.709855                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   170.410497                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.407898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        27208     42.01%     42.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13327     20.58%     62.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6378      9.85%     72.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3032      4.68%     77.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2944      4.55%     81.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3247      5.01%     86.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1981      3.06%     89.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1241      1.92%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5413      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        64771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13647936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5183872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              277.786194                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.511051                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    202032754.560000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    268554347.275200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   896992851.283184                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  304423142.015997                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 17515329340.685242                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 15712747501.954309                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19999645644.517757                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  54899725582.296951                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1117.413344                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30395471990                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4425050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14310549082                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             179002                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        81056                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61967                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34251                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         179002                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       569529                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       569529                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 569529                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     18835776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     18835776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                18835776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            213253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  213253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              213253                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           226616114                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          388318816                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        38122181                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     30561406                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       554371                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     18135815                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        18109522                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.855022                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         1967153                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      2005367                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      1979774                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        25593                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1456                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     38468607                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       552348                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    141751030                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     3.220002                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.491441                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     60027671     42.35%     42.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     13826352      9.75%     52.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      3465226      2.44%     54.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      7187212      5.07%     59.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      5792477      4.09%     63.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      4004627      2.83%     66.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      2841951      2.00%     68.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      2968641      2.09%     70.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     41636873     29.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    141751030                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      456438660                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            95535589                       # Number of memory references committed
system.switch_cpus.commit.loads              69324057                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1880                       # Number of memory barriers committed
system.switch_cpus.commit.branches           33082920                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          253088999                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           282469133                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       1781692                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    206294733     45.20%     45.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd     65125216     14.27%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     15185749      3.33%     82.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      6521327      1.43%     83.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     54138308     11.86%     95.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     19690205      4.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    456438660                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     41636873                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          8354348                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      65226554                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          60698227                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      11900685                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         721552                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     17521272                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          3900                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      511574729                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         20251                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            77803935                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            30619225                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 24770                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 11417                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1399644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              284451978                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            38122181                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     22056449                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             144761421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         1450778                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1866                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        13050                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          36768101                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         10899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    146901370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.567141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.526155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         61130306     41.61%     41.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          5044233      3.43%     45.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          5067069      3.45%     48.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          8278797      5.64%     54.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          5106020      3.48%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          6239590      4.25%     61.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          5269833      3.59%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          5362114      3.65%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         45403408     30.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    146901370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.258384                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.927955                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            36770268                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  2237                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18195445452555                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             5257523                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         7686984                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1428                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         9786                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        6528191                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads       990348                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           8557                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  49131081072                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         721552                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         13065459                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        27051710                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          67502104                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      38560541                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      506502701                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        976872                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       10762604                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        9029387                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15574215                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    535603404                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1163216079                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        434731006                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         322877900                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     486355501                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         49247869                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          53398074                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                592932272                       # The number of ROB reads
system.switch_cpus.rob.writes               994968961                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000002                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           456438660                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
