0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.sim/sim_1/behav/xsim/glbl.v,1675314182,verilog,,,,glbl,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/ALU.v,1675314182,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RICV_tb.v,,ALU,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RICV_tb.v,1675314182,verilog,,,,RICV_tb,,,,,,,,
