$date
	Tue Aug 13 01:16:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! o $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$var integer 32 % i [31:0] $end
$var integer 32 & j [31:0] $end
$var integer 32 ' k [31:0] $end
$scope module a_instance $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$var reg 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
0$
0#
0"
0!
$end
#1
b0 '
b0 &
b0 %
#2
1!
1$
b1 '
#3
0$
1#
b1 &
b0 '
#4
0!
1$
b1 '
#5
1!
0$
0#
1"
b1 %
b0 &
b0 '
#6
0!
1$
b1 '
#7
0$
1#
b1 &
b0 '
#8
1!
1$
b1 '
#9
b10 %
b10 &
b10 '
