
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//col_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b8 <.init>:
  4012b8:	stp	x29, x30, [sp, #-16]!
  4012bc:	mov	x29, sp
  4012c0:	bl	4016b0 <ferror@plt+0x60>
  4012c4:	ldp	x29, x30, [sp], #16
  4012c8:	ret

Disassembly of section .plt:

00000000004012d0 <memcpy@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 414000 <ferror@plt+0x129b0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <memcpy@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <_exit@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <strtoul@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <dup@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <strtoimax@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <strtod@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <__cxa_atexit@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <fputc@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <putwchar@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <snprintf@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <localeconv@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <fileno@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <iswspace@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <strncmp@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <bindtextdomain@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <__libc_start_main@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <fgetc@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <memset@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <realloc@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <strdup@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <close@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <__gmon_start__@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <strtoumax@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <abort@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <feof@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <warn@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <__ctype_b_loc@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <strtol@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <iswgraph@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <free@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <vasprintf@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <strndup@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <strspn@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <strchr@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <getwchar@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <fflush@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <warnx@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <memchr@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <dcgettext@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <errx@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <strcspn@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139b0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <printf@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <__errno_location@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <fprintf@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <err@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

0000000000401640 <setlocale@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401644:	ldr	x17, [x16, #424]
  401648:	add	x16, x16, #0x1a8
  40164c:	br	x17

0000000000401650 <ferror@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x139b0>
  401654:	ldr	x17, [x16, #432]
  401658:	add	x16, x16, #0x1b0
  40165c:	br	x17

Disassembly of section .text:

0000000000401660 <.text>:
  401660:	mov	x29, #0x0                   	// #0
  401664:	mov	x30, #0x0                   	// #0
  401668:	mov	x5, x0
  40166c:	ldr	x1, [sp]
  401670:	add	x2, sp, #0x8
  401674:	mov	x6, sp
  401678:	movz	x0, #0x0, lsl #48
  40167c:	movk	x0, #0x0, lsl #32
  401680:	movk	x0, #0x40, lsl #16
  401684:	movk	x0, #0x17b0
  401688:	movz	x3, #0x0, lsl #48
  40168c:	movk	x3, #0x0, lsl #32
  401690:	movk	x3, #0x40, lsl #16
  401694:	movk	x3, #0x3fe8
  401698:	movz	x4, #0x0, lsl #48
  40169c:	movk	x4, #0x0, lsl #32
  4016a0:	movk	x4, #0x40, lsl #16
  4016a4:	movk	x4, #0x4068
  4016a8:	bl	401430 <__libc_start_main@plt>
  4016ac:	bl	4014b0 <abort@plt>
  4016b0:	adrp	x0, 414000 <ferror@plt+0x129b0>
  4016b4:	ldr	x0, [x0, #4064]
  4016b8:	cbz	x0, 4016c0 <ferror@plt+0x70>
  4016bc:	b	401490 <__gmon_start__@plt>
  4016c0:	ret
  4016c4:	adrp	x0, 415000 <ferror@plt+0x139b0>
  4016c8:	add	x0, x0, #0x1d0
  4016cc:	adrp	x1, 415000 <ferror@plt+0x139b0>
  4016d0:	add	x1, x1, #0x1d0
  4016d4:	cmp	x0, x1
  4016d8:	b.eq	40170c <ferror@plt+0xbc>  // b.none
  4016dc:	stp	x29, x30, [sp, #-32]!
  4016e0:	mov	x29, sp
  4016e4:	adrp	x0, 404000 <ferror@plt+0x29b0>
  4016e8:	ldr	x0, [x0, #152]
  4016ec:	str	x0, [sp, #24]
  4016f0:	mov	x1, x0
  4016f4:	cbz	x1, 401704 <ferror@plt+0xb4>
  4016f8:	adrp	x0, 415000 <ferror@plt+0x139b0>
  4016fc:	add	x0, x0, #0x1d0
  401700:	blr	x1
  401704:	ldp	x29, x30, [sp], #32
  401708:	ret
  40170c:	ret
  401710:	adrp	x0, 415000 <ferror@plt+0x139b0>
  401714:	add	x0, x0, #0x1d0
  401718:	adrp	x1, 415000 <ferror@plt+0x139b0>
  40171c:	add	x1, x1, #0x1d0
  401720:	sub	x0, x0, x1
  401724:	lsr	x1, x0, #63
  401728:	add	x0, x1, x0, asr #3
  40172c:	cmp	xzr, x0, asr #1
  401730:	b.eq	401768 <ferror@plt+0x118>  // b.none
  401734:	stp	x29, x30, [sp, #-32]!
  401738:	mov	x29, sp
  40173c:	asr	x1, x0, #1
  401740:	adrp	x0, 404000 <ferror@plt+0x29b0>
  401744:	ldr	x0, [x0, #160]
  401748:	str	x0, [sp, #24]
  40174c:	mov	x2, x0
  401750:	cbz	x2, 401760 <ferror@plt+0x110>
  401754:	adrp	x0, 415000 <ferror@plt+0x139b0>
  401758:	add	x0, x0, #0x1d0
  40175c:	blr	x2
  401760:	ldp	x29, x30, [sp], #32
  401764:	ret
  401768:	ret
  40176c:	adrp	x0, 415000 <ferror@plt+0x139b0>
  401770:	ldrb	w0, [x0, #512]
  401774:	cbnz	w0, 401798 <ferror@plt+0x148>
  401778:	stp	x29, x30, [sp, #-16]!
  40177c:	mov	x29, sp
  401780:	bl	4016c4 <ferror@plt+0x74>
  401784:	adrp	x0, 415000 <ferror@plt+0x139b0>
  401788:	mov	w1, #0x1                   	// #1
  40178c:	strb	w1, [x0, #512]
  401790:	ldp	x29, x30, [sp], #16
  401794:	ret
  401798:	ret
  40179c:	stp	x29, x30, [sp, #-16]!
  4017a0:	mov	x29, sp
  4017a4:	bl	401710 <ferror@plt+0xc0>
  4017a8:	ldp	x29, x30, [sp], #16
  4017ac:	ret
  4017b0:	sub	sp, sp, #0x80
  4017b4:	stp	x20, x19, [sp, #112]
  4017b8:	mov	x20, x1
  4017bc:	adrp	x1, 404000 <ferror@plt+0x29b0>
  4017c0:	mov	w19, w0
  4017c4:	add	x1, x1, #0x559
  4017c8:	mov	w0, #0x6                   	// #6
  4017cc:	stp	x29, x30, [sp, #32]
  4017d0:	stp	x28, x27, [sp, #48]
  4017d4:	stp	x26, x25, [sp, #64]
  4017d8:	stp	x24, x23, [sp, #80]
  4017dc:	stp	x22, x21, [sp, #96]
  4017e0:	add	x29, sp, #0x20
  4017e4:	bl	401640 <setlocale@plt>
  4017e8:	adrp	x21, 404000 <ferror@plt+0x29b0>
  4017ec:	add	x21, x21, #0x26b
  4017f0:	adrp	x1, 404000 <ferror@plt+0x29b0>
  4017f4:	add	x1, x1, #0x276
  4017f8:	mov	x0, x21
  4017fc:	bl	401420 <bindtextdomain@plt>
  401800:	mov	x0, x21
  401804:	bl	4014d0 <textdomain@plt>
  401808:	bl	401e58 <ferror@plt+0x808>
  40180c:	adrp	x21, 404000 <ferror@plt+0x29b0>
  401810:	adrp	x22, 404000 <ferror@plt+0x29b0>
  401814:	adrp	x27, 404000 <ferror@plt+0x29b0>
  401818:	adrp	x23, 404000 <ferror@plt+0x29b0>
  40181c:	adrp	x9, 415000 <ferror@plt+0x139b0>
  401820:	mov	w8, #0x100                 	// #256
  401824:	adrp	x25, 415000 <ferror@plt+0x139b0>
  401828:	mov	w26, #0x1                   	// #1
  40182c:	adrp	x10, 415000 <ferror@plt+0x139b0>
  401830:	add	x21, x21, #0x288
  401834:	add	x22, x22, #0x128
  401838:	add	x27, x27, #0xa8
  40183c:	adrp	x28, 415000 <ferror@plt+0x139b0>
  401840:	add	x23, x23, #0x292
  401844:	str	w8, [x9, #520]
  401848:	strb	w26, [x25, #524]
  40184c:	strb	wzr, [x10, #528]
  401850:	mov	w0, w19
  401854:	mov	x1, x20
  401858:	mov	x2, x21
  40185c:	mov	x3, x22
  401860:	mov	x4, xzr
  401864:	bl	4014e0 <getopt_long@plt>
  401868:	sub	w8, w0, #0x48
  40186c:	cmp	w8, #0x30
  401870:	b.hi	4018e8 <ferror@plt+0x298>  // b.pmore
  401874:	adr	x9, 401884 <ferror@plt+0x234>
  401878:	ldrh	w10, [x27, x8, lsl #1]
  40187c:	add	x9, x9, x10, lsl #2
  401880:	br	x9
  401884:	adrp	x8, 415000 <ferror@plt+0x139b0>
  401888:	strb	w26, [x8, #532]
  40188c:	b	401850 <ferror@plt+0x200>
  401890:	strb	wzr, [x25, #524]
  401894:	b	401850 <ferror@plt+0x200>
  401898:	strb	w26, [x25, #524]
  40189c:	b	401850 <ferror@plt+0x200>
  4018a0:	adrp	x8, 415000 <ferror@plt+0x139b0>
  4018a4:	strb	w26, [x8, #528]
  4018a8:	b	401850 <ferror@plt+0x200>
  4018ac:	ldr	x24, [x28, #472]
  4018b0:	mov	w2, #0x5                   	// #5
  4018b4:	mov	x0, xzr
  4018b8:	mov	x1, x23
  4018bc:	bl	4015d0 <dcgettext@plt>
  4018c0:	mov	x1, x0
  4018c4:	mov	x0, x24
  4018c8:	bl	402e98 <ferror@plt+0x1848>
  4018cc:	lsl	w8, w0, #1
  4018d0:	adrp	x9, 415000 <ferror@plt+0x139b0>
  4018d4:	str	w8, [x9, #520]
  4018d8:	b	401850 <ferror@plt+0x200>
  4018dc:	adrp	x8, 415000 <ferror@plt+0x139b0>
  4018e0:	strb	w26, [x8, #536]
  4018e4:	b	401850 <ferror@plt+0x200>
  4018e8:	cmn	w0, #0x1
  4018ec:	b.ne	401e1c <ferror@plt+0x7cc>  // b.any
  4018f0:	adrp	x8, 415000 <ferror@plt+0x139b0>
  4018f4:	ldr	w8, [x8, #480]
  4018f8:	cmp	w8, w19
  4018fc:	b.ne	401e04 <ferror@plt+0x7b4>  // b.any
  401900:	adrp	x24, 415000 <ferror@plt+0x139b0>
  401904:	mov	w8, #0x1                   	// #1
  401908:	strb	w8, [x24, #540]
  40190c:	bl	401f98 <ferror@plt+0x948>
  401910:	adrp	x20, 415000 <ferror@plt+0x139b0>
  401914:	mov	x19, x0
  401918:	ldr	x0, [x20, #496]
  40191c:	adrp	x8, 415000 <ferror@plt+0x139b0>
  401920:	str	x19, [x8, #544]
  401924:	bl	4014c0 <feof@plt>
  401928:	cbz	w0, 401944 <ferror@plt+0x2f4>
  40192c:	mov	w21, wzr
  401930:	mov	w25, wzr
  401934:	mov	w23, wzr
  401938:	stur	wzr, [x29, #-12]
  40193c:	mov	w20, wzr
  401940:	b	401d34 <ferror@plt+0x6e4>
  401944:	bl	401610 <__errno_location@plt>
  401948:	mov	x24, xzr
  40194c:	mov	w27, wzr
  401950:	mov	w23, wzr
  401954:	mov	w25, wzr
  401958:	mov	w28, wzr
  40195c:	mov	w21, wzr
  401960:	mov	w8, #0x1                   	// #1
  401964:	stur	x0, [x29, #-8]
  401968:	str	wzr, [sp, #8]
  40196c:	stur	wzr, [x29, #-12]
  401970:	stp	wzr, w8, [sp, #12]
  401974:	b	401994 <ferror@plt+0x344>
  401978:	str	w28, [x19, #36]
  40197c:	bic	w8, w0, w0, asr #31
  401980:	add	w26, w8, w28
  401984:	ldr	x0, [x20, #496]
  401988:	bl	4014c0 <feof@plt>
  40198c:	mov	w28, w26
  401990:	cbnz	w0, 401d28 <ferror@plt+0x6d8>
  401994:	ldur	x8, [x29, #-8]
  401998:	str	wzr, [x8]
  40199c:	bl	401590 <getwchar@plt>
  4019a0:	cmn	w0, #0x1
  4019a4:	b.eq	401cf0 <ferror@plt+0x6a0>  // b.none
  4019a8:	mov	w22, w0
  4019ac:	bl	401530 <iswgraph@plt>
  4019b0:	cbz	w0, 401a04 <ferror@plt+0x3b4>
  4019b4:	sub	w8, w23, w27
  4019b8:	cmp	w25, w8
  4019bc:	b.eq	401ad4 <ferror@plt+0x484>  // b.none
  4019c0:	adrp	x8, 415000 <ferror@plt+0x139b0>
  4019c4:	ldrb	w8, [x8, #536]
  4019c8:	sub	w9, w25, w23
  4019cc:	bic	w8, w25, w8
  4019d0:	and	w27, w8, #0x1
  4019d4:	adds	w8, w9, w27
  4019d8:	b.mi	401a40 <ferror@plt+0x3f0>  // b.first
  4019dc:	mov	x0, x19
  4019e0:	cbz	w8, 4019f8 <ferror@plt+0x3a8>
  4019e4:	ldr	x0, [x19, #16]
  4019e8:	cbz	x0, 401a68 <ferror@plt+0x418>
  4019ec:	subs	w8, w8, #0x1
  4019f0:	mov	x19, x0
  4019f4:	b.gt	4019e4 <ferror@plt+0x394>
  4019f8:	cmp	w8, #0x1
  4019fc:	b.ge	401a74 <ferror@plt+0x424>  // b.tcont
  401a00:	b	401a94 <ferror@plt+0x444>
  401a04:	sub	w8, w22, #0x8
  401a08:	cmp	w8, #0x18
  401a0c:	b.hi	401c38 <ferror@plt+0x5e8>  // b.pmore
  401a10:	adrp	x11, 404000 <ferror@plt+0x29b0>
  401a14:	add	x11, x11, #0x10a
  401a18:	adr	x9, 401984 <ferror@plt+0x334>
  401a1c:	ldrb	w10, [x11, x8]
  401a20:	add	x9, x9, x10, lsl #2
  401a24:	mov	w26, wzr
  401a28:	br	x9
  401a2c:	cbz	w28, 401c9c <ferror@plt+0x64c>
  401a30:	cbz	x24, 401ce8 <ferror@plt+0x698>
  401a34:	ldr	w8, [x24, #12]
  401a38:	sub	w26, w28, w8
  401a3c:	b	401984 <ferror@plt+0x334>
  401a40:	mov	x9, x19
  401a44:	ldr	x19, [x9, #8]
  401a48:	cbz	x19, 401b54 <ferror@plt+0x504>
  401a4c:	add	w24, w8, #0x1
  401a50:	cmn	w8, #0x1
  401a54:	mov	w8, w24
  401a58:	mov	x9, x19
  401a5c:	b.lt	401a44 <ferror@plt+0x3f4>  // b.tstop
  401a60:	cbnz	w24, 401b60 <ferror@plt+0x510>
  401a64:	b	401a98 <ferror@plt+0x448>
  401a68:	mov	x0, x19
  401a6c:	cmp	w8, #0x1
  401a70:	b.lt	401a94 <ferror@plt+0x444>  // b.tstop
  401a74:	add	w19, w8, #0x1
  401a78:	mov	x23, x0
  401a7c:	bl	401f98 <ferror@plt+0x948>
  401a80:	sub	w19, w19, #0x1
  401a84:	cmp	w19, #0x1
  401a88:	str	x23, [x0, #8]
  401a8c:	str	x0, [x23, #16]
  401a90:	b.gt	401a78 <ferror@plt+0x428>
  401a94:	mov	x19, x0
  401a98:	ldur	w8, [x29, #-12]
  401a9c:	add	w23, w25, w27
  401aa0:	sub	w8, w23, w8
  401aa4:	cmp	w8, #0x1
  401aa8:	b.lt	401ad4 <ferror@plt+0x484>  // b.tstop
  401aac:	adrp	x9, 415000 <ferror@plt+0x139b0>
  401ab0:	ldr	w9, [x9, #520]
  401ab4:	add	w10, w9, #0x20
  401ab8:	cmp	w8, w10
  401abc:	b.cc	401ad4 <ferror@plt+0x484>  // b.lo, b.ul, b.last
  401ac0:	sub	w0, w8, w9
  401ac4:	ldur	w8, [x29, #-12]
  401ac8:	add	w8, w0, w8
  401acc:	stur	w8, [x29, #-12]
  401ad0:	bl	402000 <ferror@plt+0x9b0>
  401ad4:	ldp	w8, w9, [x19, #24]
  401ad8:	add	w9, w9, #0x1
  401adc:	cmp	w9, w8
  401ae0:	b.lt	401b08 <ferror@plt+0x4b8>  // b.tstop
  401ae4:	ldr	x0, [x19]
  401ae8:	lsl	w9, w8, #1
  401aec:	cmp	w8, #0x0
  401af0:	mov	w8, #0x5a                  	// #90
  401af4:	csel	w24, w8, w9, eq  // eq = none
  401af8:	lsl	x1, x24, #4
  401afc:	bl	402090 <ferror@plt+0xa40>
  401b00:	str	x0, [x19]
  401b04:	str	w24, [x19, #24]
  401b08:	ldrsw	x8, [x19, #28]
  401b0c:	ldr	x9, [x19]
  401b10:	bic	w10, w28, w28, asr #31
  401b14:	mov	w0, w22
  401b18:	add	w11, w8, #0x1
  401b1c:	add	x24, x9, x8, lsl #4
  401b20:	ldr	w8, [sp, #16]
  401b24:	str	w11, [x19, #28]
  401b28:	str	w22, [x24, #8]
  401b2c:	str	w10, [x24]
  401b30:	strb	w8, [x24, #4]
  401b34:	bl	401400 <wcwidth@plt>
  401b38:	str	w0, [x24, #12]
  401b3c:	ldr	w8, [x19, #36]
  401b40:	cmp	w28, w8
  401b44:	b.ge	401978 <ferror@plt+0x328>  // b.tcont
  401b48:	mov	w8, #0x1                   	// #1
  401b4c:	str	w8, [x19, #32]
  401b50:	b	40197c <ferror@plt+0x32c>
  401b54:	mov	x19, x9
  401b58:	mov	w24, w8
  401b5c:	cbz	w24, 401a98 <ferror@plt+0x448>
  401b60:	ldur	w8, [x29, #-12]
  401b64:	cbz	w8, 401c64 <ferror@plt+0x614>
  401b68:	ldr	w8, [sp, #8]
  401b6c:	add	w26, w8, #0x1
  401b70:	cbnz	w8, 401bbc <ferror@plt+0x56c>
  401b74:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	add	x1, x1, #0x303
  401b84:	bl	4015d0 <dcgettext@plt>
  401b88:	adrp	x8, 404000 <ferror@plt+0x29b0>
  401b8c:	adrp	x9, 404000 <ferror@plt+0x29b0>
  401b90:	cmp	w25, #0x0
  401b94:	add	x8, x8, #0x32e
  401b98:	add	x9, x9, #0x31e
  401b9c:	mov	x23, x0
  401ba0:	csel	x1, x9, x8, lt  // lt = tstop
  401ba4:	mov	w2, #0x5                   	// #5
  401ba8:	mov	x0, xzr
  401bac:	bl	4015d0 <dcgettext@plt>
  401bb0:	mov	x1, x0
  401bb4:	mov	x0, x23
  401bb8:	bl	4015b0 <warnx@plt>
  401bbc:	sub	w25, w25, w24
  401bc0:	str	w26, [sp, #8]
  401bc4:	b	401a98 <ferror@plt+0x448>
  401bc8:	orr	w8, w28, #0x7
  401bcc:	add	w26, w8, #0x1
  401bd0:	b	401984 <ferror@plt+0x334>
  401bd4:	mov	w8, #0x2                   	// #2
  401bd8:	b	401be0 <ferror@plt+0x590>
  401bdc:	mov	w8, #0x1                   	// #1
  401be0:	str	w8, [sp, #16]
  401be4:	mov	w26, w28
  401be8:	b	401984 <ferror@plt+0x334>
  401bec:	bl	401590 <getwchar@plt>
  401bf0:	cmp	w0, #0x9
  401bf4:	b.eq	401cc8 <ferror@plt+0x678>  // b.none
  401bf8:	cmp	w0, #0x8
  401bfc:	b.eq	401cbc <ferror@plt+0x66c>  // b.none
  401c00:	cmp	w0, #0x7
  401c04:	b.ne	401cb4 <ferror@plt+0x664>  // b.any
  401c08:	sub	w25, w25, #0x2
  401c0c:	mov	w26, w28
  401c10:	b	401984 <ferror@plt+0x334>
  401c14:	ldr	w8, [sp, #12]
  401c18:	add	w25, w25, #0x2
  401c1c:	mov	w26, wzr
  401c20:	cmp	w25, w8
  401c24:	csel	w8, w25, w8, gt
  401c28:	str	w8, [sp, #12]
  401c2c:	b	401984 <ferror@plt+0x334>
  401c30:	add	w26, w28, #0x1
  401c34:	b	401984 <ferror@plt+0x334>
  401c38:	mov	w0, w22
  401c3c:	bl	4013e0 <iswspace@plt>
  401c40:	cbz	w0, 401ca4 <ferror@plt+0x654>
  401c44:	mov	w0, w22
  401c48:	bl	401400 <wcwidth@plt>
  401c4c:	cmp	w0, #0x1
  401c50:	b.lt	401cb4 <ferror@plt+0x664>  // b.tstop
  401c54:	mov	w0, w22
  401c58:	bl	401400 <wcwidth@plt>
  401c5c:	add	w26, w0, w28
  401c60:	b	401984 <ferror@plt+0x334>
  401c64:	tbz	w24, #31, 401a98 <ferror@plt+0x448>
  401c68:	sub	w23, w24, #0x1
  401c6c:	adrp	x26, 415000 <ferror@plt+0x139b0>
  401c70:	mov	x24, x19
  401c74:	bl	401f98 <ferror@plt+0x948>
  401c78:	add	w23, w23, #0x1
  401c7c:	mov	x19, x0
  401c80:	cmn	w23, #0x1
  401c84:	add	w21, w21, #0x1
  401c88:	str	x0, [x24, #8]
  401c8c:	str	x24, [x0, #16]
  401c90:	str	x0, [x26, #544]
  401c94:	b.lt	401c70 <ferror@plt+0x620>  // b.tstop
  401c98:	b	401a98 <ferror@plt+0x448>
  401c9c:	mov	w26, wzr
  401ca0:	b	401984 <ferror@plt+0x334>
  401ca4:	adrp	x8, 415000 <ferror@plt+0x139b0>
  401ca8:	ldrb	w8, [x8, #528]
  401cac:	cmp	w8, #0x1
  401cb0:	b.eq	4019b4 <ferror@plt+0x364>  // b.none
  401cb4:	mov	w26, w28
  401cb8:	b	401984 <ferror@plt+0x334>
  401cbc:	sub	w25, w25, #0x1
  401cc0:	mov	w26, w28
  401cc4:	b	401984 <ferror@plt+0x334>
  401cc8:	ldr	w9, [sp, #12]
  401ccc:	add	w8, w25, #0x1
  401cd0:	mov	w26, w28
  401cd4:	cmp	w25, w9
  401cd8:	csinc	w9, w9, w25, lt  // lt = tstop
  401cdc:	str	w9, [sp, #12]
  401ce0:	mov	w25, w8
  401ce4:	b	401984 <ferror@plt+0x334>
  401ce8:	sub	w26, w28, #0x1
  401cec:	b	401984 <ferror@plt+0x334>
  401cf0:	ldur	x8, [x29, #-8]
  401cf4:	ldr	w8, [x8]
  401cf8:	cmp	w8, #0x54
  401cfc:	b.ne	401d28 <ferror@plt+0x6d8>  // b.any
  401d00:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401d04:	add	x1, x1, #0x2f1
  401d08:	mov	w2, #0x5                   	// #5
  401d0c:	mov	x0, xzr
  401d10:	bl	4015d0 <dcgettext@plt>
  401d14:	ldr	w25, [sp, #12]
  401d18:	add	w1, w25, #0x1
  401d1c:	bl	401500 <warn@plt>
  401d20:	mov	w20, #0x1                   	// #1
  401d24:	b	401d30 <ferror@plt+0x6e0>
  401d28:	ldr	w25, [sp, #12]
  401d2c:	mov	w20, wzr
  401d30:	adrp	x24, 415000 <ferror@plt+0x139b0>
  401d34:	neg	w22, w23
  401d38:	ldr	x19, [x19, #16]
  401d3c:	sub	w22, w22, #0x1
  401d40:	cbnz	x19, 401d38 <ferror@plt+0x6e8>
  401d44:	cbz	w25, 401d98 <ferror@plt+0x748>
  401d48:	ldur	w8, [x29, #-12]
  401d4c:	sub	w8, w21, w8
  401d50:	sub	w0, w8, w22
  401d54:	bl	402000 <ferror@plt+0x9b0>
  401d58:	ldrb	w8, [x24, #540]
  401d5c:	cmp	w8, #0x1
  401d60:	b.eq	401d74 <ferror@plt+0x724>  // b.none
  401d64:	mov	w0, #0xf                   	// #15
  401d68:	bl	4013a0 <putwchar@plt>
  401d6c:	cmn	w0, #0x1
  401d70:	b.eq	401e54 <ferror@plt+0x804>  // b.none
  401d74:	add	w9, w25, w22
  401d78:	add	w10, w9, #0x1
  401d7c:	adrp	x8, 415000 <ferror@plt+0x139b0>
  401d80:	str	w10, [x8, #552]
  401d84:	tbnz	w25, #0, 401da0 <ferror@plt+0x750>
  401d88:	cmn	w9, #0x1
  401d8c:	b.ne	401da8 <ferror@plt+0x758>  // b.any
  401d90:	mov	w9, #0x2                   	// #2
  401d94:	b	401da4 <ferror@plt+0x754>
  401d98:	mov	w20, wzr
  401d9c:	b	401dac <ferror@plt+0x75c>
  401da0:	add	w9, w9, #0x2
  401da4:	str	w9, [x8, #552]
  401da8:	bl	4020f4 <ferror@plt+0xaa4>
  401dac:	mov	w0, w20
  401db0:	ldp	x20, x19, [sp, #112]
  401db4:	ldp	x22, x21, [sp, #96]
  401db8:	ldp	x24, x23, [sp, #80]
  401dbc:	ldp	x26, x25, [sp, #64]
  401dc0:	ldp	x28, x27, [sp, #48]
  401dc4:	ldp	x29, x30, [sp, #32]
  401dc8:	add	sp, sp, #0x80
  401dcc:	ret
  401dd0:	bl	401e74 <ferror@plt+0x824>
  401dd4:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401dd8:	add	x1, x1, #0x2a2
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	mov	x0, xzr
  401de4:	bl	4015d0 <dcgettext@plt>
  401de8:	adrp	x8, 415000 <ferror@plt+0x139b0>
  401dec:	ldr	x1, [x8, #504]
  401df0:	adrp	x2, 404000 <ferror@plt+0x29b0>
  401df4:	add	x2, x2, #0x2ae
  401df8:	bl	401600 <printf@plt>
  401dfc:	mov	w0, wzr
  401e00:	bl	401340 <exit@plt>
  401e04:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401e08:	add	x1, x1, #0x2e7
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	mov	x0, xzr
  401e14:	bl	4015d0 <dcgettext@plt>
  401e18:	bl	4015b0 <warnx@plt>
  401e1c:	adrp	x8, 415000 <ferror@plt+0x139b0>
  401e20:	ldr	x19, [x8, #464]
  401e24:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401e28:	add	x1, x1, #0x2c0
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	mov	x0, xzr
  401e34:	bl	4015d0 <dcgettext@plt>
  401e38:	adrp	x8, 415000 <ferror@plt+0x139b0>
  401e3c:	ldr	x2, [x8, #504]
  401e40:	mov	x1, x0
  401e44:	mov	x0, x19
  401e48:	bl	401620 <fprintf@plt>
  401e4c:	mov	w0, #0x1                   	// #1
  401e50:	bl	401340 <exit@plt>
  401e54:	bl	4020cc <ferror@plt+0xa7c>
  401e58:	stp	x29, x30, [sp, #-16]!
  401e5c:	adrp	x0, 402000 <ferror@plt+0x9b0>
  401e60:	add	x0, x0, #0x550
  401e64:	mov	x29, sp
  401e68:	bl	404070 <ferror@plt+0x2a20>
  401e6c:	ldp	x29, x30, [sp], #16
  401e70:	ret
  401e74:	stp	x29, x30, [sp, #-32]!
  401e78:	adrp	x8, 415000 <ferror@plt+0x139b0>
  401e7c:	stp	x20, x19, [sp, #16]
  401e80:	ldr	x19, [x8, #488]
  401e84:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401e88:	add	x1, x1, #0x352
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, xzr
  401e94:	mov	x29, sp
  401e98:	bl	4015d0 <dcgettext@plt>
  401e9c:	adrp	x20, 415000 <ferror@plt+0x139b0>
  401ea0:	ldr	x2, [x20, #504]
  401ea4:	mov	x1, x0
  401ea8:	mov	x0, x19
  401eac:	bl	401620 <fprintf@plt>
  401eb0:	mov	w0, #0xa                   	// #10
  401eb4:	mov	x1, x19
  401eb8:	bl	401390 <fputc@plt>
  401ebc:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401ec0:	add	x1, x1, #0x369
  401ec4:	mov	w2, #0x5                   	// #5
  401ec8:	mov	x0, xzr
  401ecc:	bl	4015d0 <dcgettext@plt>
  401ed0:	mov	x1, x19
  401ed4:	bl	401330 <fputs@plt>
  401ed8:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401edc:	add	x1, x1, #0x389
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	mov	x0, xzr
  401ee8:	bl	4015d0 <dcgettext@plt>
  401eec:	mov	x1, x0
  401ef0:	mov	x0, x19
  401ef4:	bl	401620 <fprintf@plt>
  401ef8:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401efc:	add	x1, x1, #0x4df
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, xzr
  401f08:	bl	4015d0 <dcgettext@plt>
  401f0c:	mov	x1, x0
  401f10:	adrp	x0, 404000 <ferror@plt+0x29b0>
  401f14:	add	x0, x0, #0x4c3
  401f18:	bl	401600 <printf@plt>
  401f1c:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401f20:	add	x1, x1, #0x50d
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	mov	x0, xzr
  401f2c:	bl	4015d0 <dcgettext@plt>
  401f30:	mov	x1, x0
  401f34:	adrp	x0, 404000 <ferror@plt+0x29b0>
  401f38:	add	x0, x0, #0x4f1
  401f3c:	bl	401600 <printf@plt>
  401f40:	mov	w0, #0xa                   	// #10
  401f44:	mov	x1, x19
  401f48:	bl	401390 <fputc@plt>
  401f4c:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401f50:	add	x1, x1, #0x51d
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	mov	x0, xzr
  401f5c:	bl	4015d0 <dcgettext@plt>
  401f60:	ldr	x2, [x20, #504]
  401f64:	mov	x1, x0
  401f68:	mov	x0, x19
  401f6c:	bl	401620 <fprintf@plt>
  401f70:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401f74:	add	x1, x1, #0x55a
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	mov	x0, xzr
  401f80:	bl	4015d0 <dcgettext@plt>
  401f84:	adrp	x1, 404000 <ferror@plt+0x29b0>
  401f88:	add	x1, x1, #0x575
  401f8c:	bl	401600 <printf@plt>
  401f90:	mov	w0, wzr
  401f94:	bl	401340 <exit@plt>
  401f98:	stp	x29, x30, [sp, #-32]!
  401f9c:	str	x19, [sp, #16]
  401fa0:	adrp	x19, 415000 <ferror@plt+0x139b0>
  401fa4:	ldr	x8, [x19, #592]
  401fa8:	mov	x29, sp
  401fac:	cbnz	x8, 401fdc <ferror@plt+0x98c>
  401fb0:	bl	402520 <ferror@plt+0xed0>
  401fb4:	mov	x8, xzr
  401fb8:	str	x0, [x19, #592]
  401fbc:	add	x9, x0, x8
  401fc0:	add	x8, x8, #0x28
  401fc4:	add	x10, x9, #0x28
  401fc8:	cmp	w8, #0x9d8
  401fcc:	str	x10, [x9, #16]
  401fd0:	b.ne	401fbc <ferror@plt+0x96c>  // b.any
  401fd4:	add	x8, x0, x8
  401fd8:	str	xzr, [x8, #16]
  401fdc:	ldr	x0, [x19, #592]
  401fe0:	movi	v0.2d, #0x0
  401fe4:	ldr	x8, [x0, #16]
  401fe8:	str	x8, [x19, #592]
  401fec:	stp	q0, q0, [x0]
  401ff0:	ldr	x19, [sp, #16]
  401ff4:	str	xzr, [x0, #32]
  401ff8:	ldp	x29, x30, [sp], #32
  401ffc:	ret
  402000:	stp	x29, x30, [sp, #-48]!
  402004:	stp	x20, x19, [sp, #32]
  402008:	adrp	x20, 415000 <ferror@plt+0x139b0>
  40200c:	ldr	x19, [x20, #544]
  402010:	cmp	w0, #0x1
  402014:	stp	x22, x21, [sp, #16]
  402018:	mov	x29, sp
  40201c:	b.lt	402078 <ferror@plt+0xa28>  // b.tstop
  402020:	add	w21, w0, #0x1
  402024:	adrp	x22, 415000 <ferror@plt+0x139b0>
  402028:	b	402058 <ferror@plt+0xa08>
  40202c:	ldr	w8, [x22, #552]
  402030:	add	w8, w8, #0x1
  402034:	str	w8, [x22, #552]
  402038:	ldr	x0, [x19]
  40203c:	bl	401540 <free@plt>
  402040:	mov	x0, x19
  402044:	bl	40250c <ferror@plt+0xebc>
  402048:	ldr	x19, [x20, #544]
  40204c:	sub	w21, w21, #0x1
  402050:	cmp	w21, #0x1
  402054:	b.le	402078 <ferror@plt+0xa28>
  402058:	ldr	x8, [x19, #16]
  40205c:	str	x8, [x20, #544]
  402060:	ldr	x8, [x19]
  402064:	cbz	x8, 40202c <ferror@plt+0x9dc>
  402068:	bl	4020f4 <ferror@plt+0xaa4>
  40206c:	mov	x0, x19
  402070:	bl	4021b4 <ferror@plt+0xb64>
  402074:	b	40202c <ferror@plt+0x9dc>
  402078:	cbz	x19, 402080 <ferror@plt+0xa30>
  40207c:	str	xzr, [x19, #8]
  402080:	ldp	x20, x19, [sp, #32]
  402084:	ldp	x22, x21, [sp, #16]
  402088:	ldp	x29, x30, [sp], #48
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-32]!
  402094:	str	x19, [sp, #16]
  402098:	mov	x29, sp
  40209c:	mov	x19, x1
  4020a0:	bl	401460 <realloc@plt>
  4020a4:	cbz	x19, 4020ac <ferror@plt+0xa5c>
  4020a8:	cbz	x0, 4020b8 <ferror@plt+0xa68>
  4020ac:	ldr	x19, [sp, #16]
  4020b0:	ldp	x29, x30, [sp], #32
  4020b4:	ret
  4020b8:	adrp	x1, 404000 <ferror@plt+0x29b0>
  4020bc:	add	x1, x1, #0x57c
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	mov	x2, x19
  4020c8:	bl	401630 <err@plt>
  4020cc:	stp	x29, x30, [sp, #-16]!
  4020d0:	adrp	x1, 404000 <ferror@plt+0x29b0>
  4020d4:	add	x1, x1, #0x346
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	mov	x0, xzr
  4020e0:	mov	x29, sp
  4020e4:	bl	4015d0 <dcgettext@plt>
  4020e8:	mov	x1, x0
  4020ec:	mov	w0, #0x1                   	// #1
  4020f0:	bl	4015e0 <errx@plt>
  4020f4:	stp	x29, x30, [sp, #-64]!
  4020f8:	stp	x20, x19, [sp, #48]
  4020fc:	adrp	x19, 415000 <ferror@plt+0x139b0>
  402100:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402104:	stp	x22, x21, [sp, #32]
  402108:	ldr	w22, [x19, #552]
  40210c:	ldrb	w21, [x8, #536]
  402110:	str	x23, [sp, #16]
  402114:	mov	x29, sp
  402118:	bic	w8, w22, w21
  40211c:	and	w8, w8, #0x1
  402120:	add	w20, w22, w8
  402124:	cmp	w20, #0x0
  402128:	cinc	w8, w20, lt  // lt = tstop
  40212c:	asr	w8, w8, #1
  402130:	add	w23, w8, #0x1
  402134:	sub	w23, w23, #0x1
  402138:	cmp	w23, #0x1
  40213c:	b.lt	402154 <ferror@plt+0xb04>  // b.tstop
  402140:	mov	w0, #0xa                   	// #10
  402144:	bl	4013a0 <putwchar@plt>
  402148:	cmn	w0, #0x1
  40214c:	b.ne	402134 <ferror@plt+0xae4>  // b.any
  402150:	bl	4020cc <ferror@plt+0xa7c>
  402154:	tbz	w22, #0, 40219c <ferror@plt+0xb4c>
  402158:	eor	w8, w21, #0x1
  40215c:	tbnz	w8, #0, 40219c <ferror@plt+0xb4c>
  402160:	mov	w0, #0x1b                  	// #27
  402164:	bl	4013a0 <putwchar@plt>
  402168:	cmn	w0, #0x1
  40216c:	b.eq	402150 <ferror@plt+0xb00>  // b.none
  402170:	mov	w0, #0x39                  	// #57
  402174:	bl	4013a0 <putwchar@plt>
  402178:	cmn	w0, #0x1
  40217c:	b.eq	402150 <ferror@plt+0xb00>  // b.none
  402180:	add	w8, w20, #0x1
  402184:	cmp	w8, #0x2
  402188:	b.hi	40219c <ferror@plt+0xb4c>  // b.pmore
  40218c:	mov	w0, #0xd                   	// #13
  402190:	bl	4013a0 <putwchar@plt>
  402194:	cmn	w0, #0x1
  402198:	b.eq	402150 <ferror@plt+0xb00>  // b.none
  40219c:	str	wzr, [x19, #552]
  4021a0:	ldp	x20, x19, [sp, #48]
  4021a4:	ldp	x22, x21, [sp, #32]
  4021a8:	ldr	x23, [sp, #16]
  4021ac:	ldp	x29, x30, [sp], #64
  4021b0:	ret
  4021b4:	stp	x29, x30, [sp, #-96]!
  4021b8:	str	x27, [sp, #16]
  4021bc:	stp	x26, x25, [sp, #32]
  4021c0:	stp	x24, x23, [sp, #48]
  4021c4:	stp	x22, x21, [sp, #64]
  4021c8:	stp	x20, x19, [sp, #80]
  4021cc:	ldp	w20, w8, [x0, #28]
  4021d0:	mov	x19, x0
  4021d4:	mov	x29, sp
  4021d8:	cbz	w8, 402314 <ferror@plt+0xcc4>
  4021dc:	adrp	x9, 415000 <ferror@plt+0x139b0>
  4021e0:	ldr	w8, [x19, #24]
  4021e4:	ldr	w10, [x9, #584]
  4021e8:	adrp	x21, 415000 <ferror@plt+0x139b0>
  4021ec:	cmp	w8, w10
  4021f0:	b.le	402208 <ferror@plt+0xbb8>
  4021f4:	ldr	x0, [x21, #560]
  4021f8:	lsl	w1, w8, #4
  4021fc:	str	w8, [x9, #584]
  402200:	bl	402090 <ferror@plt+0xa40>
  402204:	str	x0, [x21, #560]
  402208:	adrp	x9, 415000 <ferror@plt+0x139b0>
  40220c:	ldr	w8, [x19, #36]
  402210:	ldr	w10, [x9, #568]
  402214:	adrp	x22, 415000 <ferror@plt+0x139b0>
  402218:	cmp	w8, w10
  40221c:	b.lt	402238 <ferror@plt+0xbe8>  // b.tstop
  402220:	ldr	x0, [x22, #576]
  402224:	add	w8, w8, #0x1
  402228:	lsl	w1, w8, #2
  40222c:	str	w8, [x9, #568]
  402230:	bl	402090 <ferror@plt+0xa40>
  402234:	str	x0, [x22, #576]
  402238:	ldrsw	x8, [x19, #36]
  40223c:	ldr	x0, [x22, #576]
  402240:	mov	w2, #0x1                   	// #1
  402244:	mov	w1, wzr
  402248:	bfi	x2, x8, #2, #62
  40224c:	bl	401450 <memset@plt>
  402250:	ldr	x8, [x19]
  402254:	cmp	w20, #0x1
  402258:	b.lt	40228c <ferror@plt+0xc3c>  // b.tstop
  40225c:	cbz	x8, 40228c <ferror@plt+0xc3c>
  402260:	ldr	x9, [x22, #576]
  402264:	add	w10, w20, #0x1
  402268:	mov	x11, x8
  40226c:	ldrsw	x12, [x11], #16
  402270:	sub	w10, w10, #0x1
  402274:	cmp	w10, #0x1
  402278:	lsl	x12, x12, #2
  40227c:	ldr	w13, [x9, x12]
  402280:	add	w13, w13, #0x1
  402284:	str	w13, [x9, x12]
  402288:	b.gt	40226c <ferror@plt+0xc1c>
  40228c:	ldr	w9, [x19, #36]
  402290:	tbnz	w9, #31, 4022c0 <ferror@plt+0xc70>
  402294:	ldr	x9, [x22, #576]
  402298:	mov	x10, xzr
  40229c:	mov	w11, wzr
  4022a0:	lsl	x12, x10, #2
  4022a4:	ldr	w13, [x9, x12]
  4022a8:	str	w11, [x9, x12]
  4022ac:	ldrsw	x12, [x19, #36]
  4022b0:	add	w11, w13, w11
  4022b4:	cmp	x10, x12
  4022b8:	add	x10, x10, #0x1
  4022bc:	b.lt	4022a0 <ferror@plt+0xc50>  // b.tstop
  4022c0:	ldr	x23, [x21, #560]
  4022c4:	cmp	w20, #0x1
  4022c8:	b.lt	402318 <ferror@plt+0xcc8>  // b.tstop
  4022cc:	ldr	x9, [x22, #576]
  4022d0:	ldr	x10, [x21, #560]
  4022d4:	add	w11, w20, #0x1
  4022d8:	mov	x12, x8
  4022dc:	ldrsw	x13, [x12], #16
  4022e0:	sub	w11, w11, #0x1
  4022e4:	cmp	w11, #0x1
  4022e8:	lsl	x13, x13, #2
  4022ec:	ldrsw	x14, [x9, x13]
  4022f0:	add	w15, w14, #0x1
  4022f4:	str	w15, [x9, x13]
  4022f8:	ldr	q0, [x8]
  4022fc:	mov	x8, x12
  402300:	str	q0, [x23, x14, lsl #4]
  402304:	mov	x23, x10
  402308:	b.gt	4022dc <ferror@plt+0xc8c>
  40230c:	mov	x23, x10
  402310:	b	402318 <ferror@plt+0xcc8>
  402314:	ldr	x23, [x19]
  402318:	mov	w25, wzr
  40231c:	adrp	x19, 415000 <ferror@plt+0x139b0>
  402320:	adrp	x21, 415000 <ferror@plt+0x139b0>
  402324:	adrp	x22, 415000 <ferror@plt+0x139b0>
  402328:	b	402334 <ferror@plt+0xce4>
  40232c:	ldr	w8, [x26, #12]
  402330:	add	w25, w8, w25
  402334:	ldrb	w8, [x19, #532]
  402338:	cmp	w20, #0x1
  40233c:	b.lt	4024ec <ferror@plt+0xe9c>  // b.tstop
  402340:	ldr	w26, [x23]
  402344:	add	w9, w20, #0x1
  402348:	mov	x11, x23
  40234c:	mov	w10, w9
  402350:	sub	w9, w9, #0x1
  402354:	cmp	w9, #0x2
  402358:	mov	x24, x11
  40235c:	b.lt	402370 <ferror@plt+0xd20>  // b.tstop
  402360:	ldr	w11, [x24, #16]
  402364:	cmp	w26, w11
  402368:	add	x11, x24, #0x10
  40236c:	b.eq	40234c <ferror@plt+0xcfc>  // b.none
  402370:	cmp	w9, #0x2
  402374:	cset	w9, lt  // lt = tstop
  402378:	eor	w11, w8, #0x1
  40237c:	orr	w9, w9, w11
  402380:	sub	w20, w10, #0x2
  402384:	tbnz	w9, #0, 4023ac <ferror@plt+0xd5c>
  402388:	ldp	w9, w10, [x24, #12]
  40238c:	mov	x23, x24
  402390:	add	w9, w9, w26
  402394:	cmp	w9, w10
  402398:	b.gt	402338 <ferror@plt+0xce8>
  40239c:	mov	x23, x24
  4023a0:	subs	w27, w26, w25
  4023a4:	b.le	402458 <ferror@plt+0xe08>
  4023a8:	b	4023bc <ferror@plt+0xd6c>
  4023ac:	cmp	w8, #0x0
  4023b0:	csel	x23, x24, x23, ne  // ne = any
  4023b4:	subs	w27, w26, w25
  4023b8:	b.le	402458 <ferror@plt+0xe08>
  4023bc:	cmp	w27, #0x2
  4023c0:	b.lt	402420 <ferror@plt+0xdd0>  // b.tstop
  4023c4:	ldrb	w8, [x21, #524]
  4023c8:	tbz	w8, #0, 402420 <ferror@plt+0xdd0>
  4023cc:	add	w8, w26, #0x7
  4023d0:	cmp	w26, #0x0
  4023d4:	add	w9, w25, #0x7
  4023d8:	csel	w8, w8, w26, lt  // lt = tstop
  4023dc:	cmp	w25, #0x0
  4023e0:	csel	w9, w9, w25, lt  // lt = tstop
  4023e4:	asr	w8, w8, #3
  4023e8:	asr	w9, w9, #3
  4023ec:	sub	w8, w8, w9
  4023f0:	cmp	w8, #0x1
  4023f4:	b.lt	402420 <ferror@plt+0xdd0>  // b.tstop
  4023f8:	and	w27, w26, #0x7
  4023fc:	add	w25, w8, #0x1
  402400:	sub	w25, w25, #0x1
  402404:	cmp	w25, #0x1
  402408:	b.lt	402420 <ferror@plt+0xdd0>  // b.tstop
  40240c:	mov	w0, #0x9                   	// #9
  402410:	bl	4013a0 <putwchar@plt>
  402414:	cmn	w0, #0x1
  402418:	b.ne	402400 <ferror@plt+0xdb0>  // b.any
  40241c:	b	402508 <ferror@plt+0xeb8>
  402420:	add	w25, w27, #0x1
  402424:	sub	w25, w25, #0x1
  402428:	cmp	w25, #0x1
  40242c:	b.lt	402444 <ferror@plt+0xdf4>  // b.tstop
  402430:	mov	w0, #0x20                  	// #32
  402434:	bl	4013a0 <putwchar@plt>
  402438:	cmn	w0, #0x1
  40243c:	b.ne	402424 <ferror@plt+0xdd4>  // b.any
  402440:	b	402508 <ferror@plt+0xeb8>
  402444:	mov	w25, w26
  402448:	b	402458 <ferror@plt+0xe08>
  40244c:	cmp	x26, x24
  402450:	add	x23, x26, #0x10
  402454:	b.cs	40232c <ferror@plt+0xcdc>  // b.hs, b.nlast
  402458:	ldrb	w8, [x23, #4]
  40245c:	ldrb	w9, [x22, #540]
  402460:	mov	x26, x23
  402464:	cmp	w8, w9
  402468:	b.eq	4024a0 <ferror@plt+0xe50>  // b.none
  40246c:	sxtb	w8, w8
  402470:	cmp	w8, #0x2
  402474:	b.eq	402488 <ferror@plt+0xe38>  // b.none
  402478:	cmp	w8, #0x1
  40247c:	b.ne	402498 <ferror@plt+0xe48>  // b.any
  402480:	mov	w0, #0xf                   	// #15
  402484:	b	40248c <ferror@plt+0xe3c>
  402488:	mov	w0, #0xe                   	// #14
  40248c:	bl	4013a0 <putwchar@plt>
  402490:	cmn	w0, #0x1
  402494:	b.eq	402508 <ferror@plt+0xeb8>  // b.none
  402498:	ldrb	w8, [x26, #4]
  40249c:	strb	w8, [x22, #540]
  4024a0:	ldr	w0, [x26, #8]
  4024a4:	bl	4013a0 <putwchar@plt>
  4024a8:	cmn	w0, #0x1
  4024ac:	b.eq	402508 <ferror@plt+0xeb8>  // b.none
  4024b0:	cmp	x26, x24
  4024b4:	b.cs	40244c <ferror@plt+0xdfc>  // b.hs, b.nlast
  4024b8:	ldr	w8, [x26, #12]
  4024bc:	cmp	w8, #0x1
  4024c0:	b.lt	40244c <ferror@plt+0xdfc>  // b.tstop
  4024c4:	mov	w23, wzr
  4024c8:	mov	w0, #0x8                   	// #8
  4024cc:	bl	4013a0 <putwchar@plt>
  4024d0:	cmn	w0, #0x1
  4024d4:	b.eq	402508 <ferror@plt+0xeb8>  // b.none
  4024d8:	ldr	w8, [x26, #12]
  4024dc:	add	w23, w23, #0x1
  4024e0:	cmp	w23, w8
  4024e4:	b.lt	4024c8 <ferror@plt+0xe78>  // b.tstop
  4024e8:	b	40244c <ferror@plt+0xdfc>
  4024ec:	ldp	x20, x19, [sp, #80]
  4024f0:	ldp	x22, x21, [sp, #64]
  4024f4:	ldp	x24, x23, [sp, #48]
  4024f8:	ldp	x26, x25, [sp, #32]
  4024fc:	ldr	x27, [sp, #16]
  402500:	ldp	x29, x30, [sp], #96
  402504:	ret
  402508:	bl	4020cc <ferror@plt+0xa7c>
  40250c:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402510:	ldr	x9, [x8, #592]
  402514:	str	x9, [x0, #16]
  402518:	str	x0, [x8, #592]
  40251c:	ret
  402520:	stp	x29, x30, [sp, #-16]!
  402524:	mov	w0, #0xa00                 	// #2560
  402528:	mov	x29, sp
  40252c:	bl	4013f0 <malloc@plt>
  402530:	cbz	x0, 40253c <ferror@plt+0xeec>
  402534:	ldp	x29, x30, [sp], #16
  402538:	ret
  40253c:	adrp	x1, 404000 <ferror@plt+0x29b0>
  402540:	add	x1, x1, #0x57c
  402544:	mov	w0, #0x1                   	// #1
  402548:	mov	w2, #0xa00                 	// #2560
  40254c:	bl	401630 <err@plt>
  402550:	stp	x29, x30, [sp, #-32]!
  402554:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402558:	ldr	x0, [x8, #488]
  40255c:	str	x19, [sp, #16]
  402560:	mov	x29, sp
  402564:	bl	4025cc <ferror@plt+0xf7c>
  402568:	cbz	w0, 40257c <ferror@plt+0xf2c>
  40256c:	bl	401610 <__errno_location@plt>
  402570:	ldr	w8, [x0]
  402574:	cmp	w8, #0x20
  402578:	b.ne	402598 <ferror@plt+0xf48>  // b.any
  40257c:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402580:	ldr	x0, [x8, #464]
  402584:	bl	4025cc <ferror@plt+0xf7c>
  402588:	cbnz	w0, 4025b8 <ferror@plt+0xf68>
  40258c:	ldr	x19, [sp, #16]
  402590:	ldp	x29, x30, [sp], #32
  402594:	ret
  402598:	adrp	x1, 404000 <ferror@plt+0x29b0>
  40259c:	add	x1, x1, #0x346
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	mov	x0, xzr
  4025a8:	mov	w19, w8
  4025ac:	bl	4015d0 <dcgettext@plt>
  4025b0:	cbnz	w19, 4025c0 <ferror@plt+0xf70>
  4025b4:	bl	4015b0 <warnx@plt>
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	bl	401300 <_exit@plt>
  4025c0:	bl	401500 <warn@plt>
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	bl	401300 <_exit@plt>
  4025cc:	stp	x29, x30, [sp, #-32]!
  4025d0:	stp	x20, x19, [sp, #16]
  4025d4:	mov	x29, sp
  4025d8:	mov	x20, x0
  4025dc:	bl	401610 <__errno_location@plt>
  4025e0:	mov	x19, x0
  4025e4:	str	wzr, [x0]
  4025e8:	mov	x0, x20
  4025ec:	bl	401650 <ferror@plt>
  4025f0:	cbnz	w0, 402600 <ferror@plt+0xfb0>
  4025f4:	mov	x0, x20
  4025f8:	bl	4015a0 <fflush@plt>
  4025fc:	cbz	w0, 402618 <ferror@plt+0xfc8>
  402600:	ldr	w8, [x19]
  402604:	cmp	w8, #0x9
  402608:	csetm	w0, ne  // ne = any
  40260c:	ldp	x20, x19, [sp, #16]
  402610:	ldp	x29, x30, [sp], #32
  402614:	ret
  402618:	mov	x0, x20
  40261c:	bl	4013d0 <fileno@plt>
  402620:	tbnz	w0, #31, 402600 <ferror@plt+0xfb0>
  402624:	bl	401350 <dup@plt>
  402628:	tbnz	w0, #31, 402600 <ferror@plt+0xfb0>
  40262c:	bl	401480 <close@plt>
  402630:	cbnz	w0, 402600 <ferror@plt+0xfb0>
  402634:	b	40260c <ferror@plt+0xfbc>
  402638:	adrp	x8, 415000 <ferror@plt+0x139b0>
  40263c:	str	w0, [x8, #456]
  402640:	ret
  402644:	sub	sp, sp, #0x80
  402648:	stp	x29, x30, [sp, #32]
  40264c:	stp	x28, x27, [sp, #48]
  402650:	stp	x26, x25, [sp, #64]
  402654:	stp	x24, x23, [sp, #80]
  402658:	stp	x22, x21, [sp, #96]
  40265c:	stp	x20, x19, [sp, #112]
  402660:	add	x29, sp, #0x20
  402664:	str	xzr, [x1]
  402668:	cbz	x0, 4026a4 <ferror@plt+0x1054>
  40266c:	ldrb	w8, [x0]
  402670:	mov	x21, x0
  402674:	cbz	w8, 4026a4 <ferror@plt+0x1054>
  402678:	mov	x20, x2
  40267c:	mov	x19, x1
  402680:	bl	401510 <__ctype_b_loc@plt>
  402684:	ldr	x8, [x0]
  402688:	mov	x23, x0
  40268c:	mov	x9, x21
  402690:	ldrb	w10, [x9], #1
  402694:	ldrh	w11, [x8, x10, lsl #1]
  402698:	tbnz	w11, #13, 402690 <ferror@plt+0x1040>
  40269c:	cmp	w10, #0x2d
  4026a0:	b.ne	4026bc <ferror@plt+0x106c>  // b.any
  4026a4:	mov	w21, #0xffffffea            	// #-22
  4026a8:	tbz	w21, #31, 4028e8 <ferror@plt+0x1298>
  4026ac:	neg	w19, w21
  4026b0:	bl	401610 <__errno_location@plt>
  4026b4:	str	w19, [x0]
  4026b8:	b	4028e8 <ferror@plt+0x1298>
  4026bc:	bl	401610 <__errno_location@plt>
  4026c0:	mov	x25, x0
  4026c4:	str	wzr, [x0]
  4026c8:	sub	x1, x29, #0x8
  4026cc:	mov	x0, x21
  4026d0:	mov	w2, wzr
  4026d4:	stur	xzr, [x29, #-8]
  4026d8:	bl	4014a0 <strtoumax@plt>
  4026dc:	ldur	x24, [x29, #-8]
  4026e0:	str	x0, [sp, #16]
  4026e4:	cmp	x24, x21
  4026e8:	b.eq	402700 <ferror@plt+0x10b0>  // b.none
  4026ec:	add	x8, x0, #0x1
  4026f0:	cmp	x8, #0x1
  4026f4:	b.hi	402718 <ferror@plt+0x10c8>  // b.pmore
  4026f8:	ldr	w8, [x25]
  4026fc:	cbz	w8, 402718 <ferror@plt+0x10c8>
  402700:	ldr	w8, [x25]
  402704:	mov	w9, #0xffffffea            	// #-22
  402708:	cmp	w8, #0x0
  40270c:	csneg	w21, w9, w8, eq  // eq = none
  402710:	tbz	w21, #31, 4028e8 <ferror@plt+0x1298>
  402714:	b	4026ac <ferror@plt+0x105c>
  402718:	cbz	x24, 4028d8 <ferror@plt+0x1288>
  40271c:	ldrb	w8, [x24]
  402720:	cbz	w8, 4028d8 <ferror@plt+0x1288>
  402724:	mov	w28, wzr
  402728:	mov	w21, wzr
  40272c:	mov	x22, xzr
  402730:	b	402748 <ferror@plt+0x10f8>
  402734:	mov	x27, xzr
  402738:	cbz	x22, 4027d0 <ferror@plt+0x1180>
  40273c:	mov	w21, #0xffffffea            	// #-22
  402740:	mov	w8, wzr
  402744:	tbz	wzr, #0, 4028e4 <ferror@plt+0x1294>
  402748:	ldrb	w8, [x24, #1]
  40274c:	cmp	w8, #0x61
  402750:	b.le	402790 <ferror@plt+0x1140>
  402754:	cmp	w8, #0x62
  402758:	b.eq	402798 <ferror@plt+0x1148>  // b.none
  40275c:	cmp	w8, #0x69
  402760:	b.ne	4027a4 <ferror@plt+0x1154>  // b.any
  402764:	ldrb	w9, [x24, #2]
  402768:	orr	w9, w9, #0x20
  40276c:	cmp	w9, #0x62
  402770:	b.ne	40277c <ferror@plt+0x112c>  // b.any
  402774:	ldrb	w9, [x24, #3]
  402778:	cbz	w9, 40290c <ferror@plt+0x12bc>
  40277c:	cmp	w8, #0x42
  402780:	b.eq	402798 <ferror@plt+0x1148>  // b.none
  402784:	cmp	w8, #0x62
  402788:	b.ne	4027a0 <ferror@plt+0x1150>  // b.any
  40278c:	b	402798 <ferror@plt+0x1148>
  402790:	cmp	w8, #0x42
  402794:	b.ne	4027a0 <ferror@plt+0x1150>  // b.any
  402798:	ldrb	w9, [x24, #2]
  40279c:	cbz	w9, 402914 <ferror@plt+0x12c4>
  4027a0:	cbz	w8, 40290c <ferror@plt+0x12bc>
  4027a4:	bl	4013c0 <localeconv@plt>
  4027a8:	cbz	x0, 4027b8 <ferror@plt+0x1168>
  4027ac:	ldr	x26, [x0]
  4027b0:	cbnz	x26, 4027c0 <ferror@plt+0x1170>
  4027b4:	b	402734 <ferror@plt+0x10e4>
  4027b8:	mov	x26, xzr
  4027bc:	cbz	x26, 402734 <ferror@plt+0x10e4>
  4027c0:	mov	x0, x26
  4027c4:	bl	401320 <strlen@plt>
  4027c8:	mov	x27, x0
  4027cc:	cbnz	x22, 40273c <ferror@plt+0x10ec>
  4027d0:	mov	w8, wzr
  4027d4:	cbz	x26, 402850 <ferror@plt+0x1200>
  4027d8:	ldrb	w9, [x24]
  4027dc:	cbz	w9, 40285c <ferror@plt+0x120c>
  4027e0:	mov	x0, x26
  4027e4:	mov	x1, x24
  4027e8:	mov	x2, x27
  4027ec:	bl	401410 <strncmp@plt>
  4027f0:	cbnz	w0, 40273c <ferror@plt+0x10ec>
  4027f4:	add	x24, x24, x27
  4027f8:	ldrb	w8, [x24]
  4027fc:	cmp	w8, #0x30
  402800:	b.ne	402814 <ferror@plt+0x11c4>  // b.any
  402804:	ldrb	w8, [x24, #1]!
  402808:	add	w28, w28, #0x1
  40280c:	cmp	w8, #0x30
  402810:	b.eq	402804 <ferror@plt+0x11b4>  // b.none
  402814:	ldr	x9, [x23]
  402818:	sxtb	x8, w8
  40281c:	ldrh	w8, [x9, x8, lsl #1]
  402820:	tbnz	w8, #11, 402868 <ferror@plt+0x1218>
  402824:	mov	x22, xzr
  402828:	stur	x24, [x29, #-8]
  40282c:	cbz	x22, 402840 <ferror@plt+0x11f0>
  402830:	ldur	x8, [x29, #-8]
  402834:	cbz	x8, 4028c0 <ferror@plt+0x1270>
  402838:	ldrb	w8, [x8]
  40283c:	cbz	w8, 4028cc <ferror@plt+0x127c>
  402840:	ldur	x24, [x29, #-8]
  402844:	mov	w8, #0x1                   	// #1
  402848:	tbnz	w8, #0, 402748 <ferror@plt+0x10f8>
  40284c:	b	4028e4 <ferror@plt+0x1294>
  402850:	mov	w21, #0xffffffea            	// #-22
  402854:	tbnz	w8, #0, 402748 <ferror@plt+0x10f8>
  402858:	b	4028e4 <ferror@plt+0x1294>
  40285c:	mov	w21, #0xffffffea            	// #-22
  402860:	tbnz	w8, #0, 402748 <ferror@plt+0x10f8>
  402864:	b	4028e4 <ferror@plt+0x1294>
  402868:	sub	x1, x29, #0x8
  40286c:	mov	x0, x24
  402870:	mov	w2, wzr
  402874:	str	wzr, [x25]
  402878:	stur	xzr, [x29, #-8]
  40287c:	bl	4014a0 <strtoumax@plt>
  402880:	ldur	x8, [x29, #-8]
  402884:	mov	x22, x0
  402888:	cmp	x8, x24
  40288c:	b.eq	4028a4 <ferror@plt+0x1254>  // b.none
  402890:	add	x8, x22, #0x1
  402894:	cmp	x8, #0x1
  402898:	b.hi	40282c <ferror@plt+0x11dc>  // b.pmore
  40289c:	ldr	w8, [x25]
  4028a0:	cbz	w8, 40282c <ferror@plt+0x11dc>
  4028a4:	ldr	w9, [x25]
  4028a8:	mov	w10, #0xffffffea            	// #-22
  4028ac:	mov	w8, wzr
  4028b0:	cmp	w9, #0x0
  4028b4:	csneg	w21, w10, w9, eq  // eq = none
  4028b8:	tbnz	w8, #0, 402748 <ferror@plt+0x10f8>
  4028bc:	b	4028e4 <ferror@plt+0x1294>
  4028c0:	mov	w21, #0xffffffea            	// #-22
  4028c4:	tbnz	w8, #0, 402748 <ferror@plt+0x10f8>
  4028c8:	b	4028e4 <ferror@plt+0x1294>
  4028cc:	mov	w21, #0xffffffea            	// #-22
  4028d0:	tbnz	w8, #0, 402748 <ferror@plt+0x10f8>
  4028d4:	b	4028e4 <ferror@plt+0x1294>
  4028d8:	mov	w21, wzr
  4028dc:	ldr	x8, [sp, #16]
  4028e0:	str	x8, [x19]
  4028e4:	tbnz	w21, #31, 4026ac <ferror@plt+0x105c>
  4028e8:	mov	w0, w21
  4028ec:	ldp	x20, x19, [sp, #112]
  4028f0:	ldp	x22, x21, [sp, #96]
  4028f4:	ldp	x24, x23, [sp, #80]
  4028f8:	ldp	x26, x25, [sp, #64]
  4028fc:	ldp	x28, x27, [sp, #48]
  402900:	ldp	x29, x30, [sp, #32]
  402904:	add	sp, sp, #0x80
  402908:	ret
  40290c:	mov	w23, #0x400                 	// #1024
  402910:	b	402918 <ferror@plt+0x12c8>
  402914:	mov	w23, #0x3e8                 	// #1000
  402918:	ldrsb	w24, [x24]
  40291c:	adrp	x21, 404000 <ferror@plt+0x29b0>
  402920:	add	x21, x21, #0x5a2
  402924:	mov	w2, #0x9                   	// #9
  402928:	mov	x0, x21
  40292c:	mov	w1, w24
  402930:	bl	4015c0 <memchr@plt>
  402934:	cbnz	x0, 402954 <ferror@plt+0x1304>
  402938:	adrp	x21, 404000 <ferror@plt+0x29b0>
  40293c:	add	x21, x21, #0x5ab
  402940:	mov	w2, #0x9                   	// #9
  402944:	mov	x0, x21
  402948:	mov	w1, w24
  40294c:	bl	4015c0 <memchr@plt>
  402950:	cbz	x0, 4026a4 <ferror@plt+0x1054>
  402954:	sub	w8, w0, w21
  402958:	add	w24, w8, #0x1
  40295c:	add	x0, sp, #0x10
  402960:	mov	w1, w23
  402964:	mov	w2, w24
  402968:	bl	402a28 <ferror@plt+0x13d8>
  40296c:	mov	w21, w0
  402970:	cbz	x20, 402978 <ferror@plt+0x1328>
  402974:	str	w24, [x20]
  402978:	cbz	x22, 4028dc <ferror@plt+0x128c>
  40297c:	cbz	w24, 4028dc <ferror@plt+0x128c>
  402980:	mov	w8, #0x1                   	// #1
  402984:	add	x0, sp, #0x8
  402988:	mov	w1, w23
  40298c:	mov	w2, w24
  402990:	str	x8, [sp, #8]
  402994:	bl	402a28 <ferror@plt+0x13d8>
  402998:	mov	w8, #0xa                   	// #10
  40299c:	cmp	x22, #0xb
  4029a0:	b.cc	4029b4 <ferror@plt+0x1364>  // b.lo, b.ul, b.last
  4029a4:	add	x8, x8, x8, lsl #2
  4029a8:	lsl	x8, x8, #1
  4029ac:	cmp	x8, x22
  4029b0:	b.cc	4029a4 <ferror@plt+0x1354>  // b.lo, b.ul, b.last
  4029b4:	cmp	w28, #0x1
  4029b8:	b.lt	4029cc <ferror@plt+0x137c>  // b.tstop
  4029bc:	add	x8, x8, x8, lsl #2
  4029c0:	subs	w28, w28, #0x1
  4029c4:	lsl	x8, x8, #1
  4029c8:	b.ne	4029bc <ferror@plt+0x136c>  // b.any
  4029cc:	ldp	x10, x9, [sp, #8]
  4029d0:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  4029d4:	mov	w13, #0x1                   	// #1
  4029d8:	movk	x11, #0xcccd
  4029dc:	mov	w12, #0xa                   	// #10
  4029e0:	b	4029f4 <ferror@plt+0x13a4>
  4029e4:	cmp	x22, #0x9
  4029e8:	mov	x22, x14
  4029ec:	mov	x13, x15
  4029f0:	b.ls	402a20 <ferror@plt+0x13d0>  // b.plast
  4029f4:	umulh	x14, x22, x11
  4029f8:	lsr	x14, x14, #3
  4029fc:	add	x15, x13, x13, lsl #2
  402a00:	msub	x16, x14, x12, x22
  402a04:	lsl	x15, x15, #1
  402a08:	cbz	x16, 4029e4 <ferror@plt+0x1394>
  402a0c:	udiv	x13, x8, x13
  402a10:	udiv	x13, x13, x16
  402a14:	udiv	x13, x10, x13
  402a18:	add	x9, x9, x13
  402a1c:	b	4029e4 <ferror@plt+0x1394>
  402a20:	str	x9, [sp, #16]
  402a24:	b	4028dc <ferror@plt+0x128c>
  402a28:	cbz	w2, 402a50 <ferror@plt+0x1400>
  402a2c:	sxtw	x8, w1
  402a30:	ldr	x9, [x0]
  402a34:	umulh	x10, x8, x9
  402a38:	cmp	xzr, x10
  402a3c:	b.ne	402a58 <ferror@plt+0x1408>  // b.any
  402a40:	sub	w2, w2, #0x1
  402a44:	mul	x9, x9, x8
  402a48:	str	x9, [x0]
  402a4c:	cbnz	w2, 402a30 <ferror@plt+0x13e0>
  402a50:	mov	w0, wzr
  402a54:	ret
  402a58:	mov	w0, #0xffffffde            	// #-34
  402a5c:	ret
  402a60:	stp	x29, x30, [sp, #-16]!
  402a64:	mov	x2, xzr
  402a68:	mov	x29, sp
  402a6c:	bl	402644 <ferror@plt+0xff4>
  402a70:	ldp	x29, x30, [sp], #16
  402a74:	ret
  402a78:	stp	x29, x30, [sp, #-48]!
  402a7c:	stp	x22, x21, [sp, #16]
  402a80:	stp	x20, x19, [sp, #32]
  402a84:	mov	x20, x1
  402a88:	mov	x19, x0
  402a8c:	mov	x21, x0
  402a90:	mov	x29, sp
  402a94:	cbz	x0, 402ac4 <ferror@plt+0x1474>
  402a98:	ldrb	w22, [x19]
  402a9c:	mov	x21, x19
  402aa0:	cbz	w22, 402ac4 <ferror@plt+0x1474>
  402aa4:	mov	x21, x19
  402aa8:	bl	401510 <__ctype_b_loc@plt>
  402aac:	ldr	x8, [x0]
  402ab0:	and	x9, x22, #0xff
  402ab4:	ldrh	w8, [x8, x9, lsl #1]
  402ab8:	tbz	w8, #11, 402ac4 <ferror@plt+0x1474>
  402abc:	ldrb	w22, [x21, #1]!
  402ac0:	cbnz	w22, 402aa8 <ferror@plt+0x1458>
  402ac4:	cbz	x20, 402acc <ferror@plt+0x147c>
  402ac8:	str	x21, [x20]
  402acc:	cmp	x21, x19
  402ad0:	b.ls	402ae4 <ferror@plt+0x1494>  // b.plast
  402ad4:	ldrb	w8, [x21]
  402ad8:	cmp	w8, #0x0
  402adc:	cset	w0, eq  // eq = none
  402ae0:	b	402ae8 <ferror@plt+0x1498>
  402ae4:	mov	w0, wzr
  402ae8:	ldp	x20, x19, [sp, #32]
  402aec:	ldp	x22, x21, [sp, #16]
  402af0:	ldp	x29, x30, [sp], #48
  402af4:	ret
  402af8:	stp	x29, x30, [sp, #-48]!
  402afc:	stp	x22, x21, [sp, #16]
  402b00:	stp	x20, x19, [sp, #32]
  402b04:	mov	x20, x1
  402b08:	mov	x19, x0
  402b0c:	mov	x21, x0
  402b10:	mov	x29, sp
  402b14:	cbz	x0, 402b44 <ferror@plt+0x14f4>
  402b18:	ldrb	w22, [x19]
  402b1c:	mov	x21, x19
  402b20:	cbz	w22, 402b44 <ferror@plt+0x14f4>
  402b24:	mov	x21, x19
  402b28:	bl	401510 <__ctype_b_loc@plt>
  402b2c:	ldr	x8, [x0]
  402b30:	and	x9, x22, #0xff
  402b34:	ldrh	w8, [x8, x9, lsl #1]
  402b38:	tbz	w8, #12, 402b44 <ferror@plt+0x14f4>
  402b3c:	ldrb	w22, [x21, #1]!
  402b40:	cbnz	w22, 402b28 <ferror@plt+0x14d8>
  402b44:	cbz	x20, 402b4c <ferror@plt+0x14fc>
  402b48:	str	x21, [x20]
  402b4c:	cmp	x21, x19
  402b50:	b.ls	402b64 <ferror@plt+0x1514>  // b.plast
  402b54:	ldrb	w8, [x21]
  402b58:	cmp	w8, #0x0
  402b5c:	cset	w0, eq  // eq = none
  402b60:	b	402b68 <ferror@plt+0x1518>
  402b64:	mov	w0, wzr
  402b68:	ldp	x20, x19, [sp, #32]
  402b6c:	ldp	x22, x21, [sp, #16]
  402b70:	ldp	x29, x30, [sp], #48
  402b74:	ret
  402b78:	sub	sp, sp, #0x100
  402b7c:	stp	x29, x30, [sp, #208]
  402b80:	add	x29, sp, #0xd0
  402b84:	mov	x8, #0xffffffffffffffd0    	// #-48
  402b88:	mov	x9, sp
  402b8c:	sub	x10, x29, #0x50
  402b90:	stp	x22, x21, [sp, #224]
  402b94:	stp	x20, x19, [sp, #240]
  402b98:	mov	x20, x1
  402b9c:	mov	x19, x0
  402ba0:	movk	x8, #0xff80, lsl #32
  402ba4:	add	x11, x29, #0x30
  402ba8:	add	x9, x9, #0x80
  402bac:	add	x22, x10, #0x30
  402bb0:	stp	x2, x3, [x29, #-80]
  402bb4:	stp	x4, x5, [x29, #-64]
  402bb8:	stp	x6, x7, [x29, #-48]
  402bbc:	stp	q1, q2, [sp, #16]
  402bc0:	stp	q3, q4, [sp, #48]
  402bc4:	str	q0, [sp]
  402bc8:	stp	q5, q6, [sp, #80]
  402bcc:	str	q7, [sp, #112]
  402bd0:	stp	x9, x8, [x29, #-16]
  402bd4:	stp	x11, x22, [x29, #-32]
  402bd8:	ldursw	x8, [x29, #-8]
  402bdc:	tbz	w8, #31, 402bf0 <ferror@plt+0x15a0>
  402be0:	add	w9, w8, #0x8
  402be4:	cmp	w9, #0x0
  402be8:	stur	w9, [x29, #-8]
  402bec:	b.le	402c50 <ferror@plt+0x1600>
  402bf0:	ldur	x8, [x29, #-32]
  402bf4:	add	x9, x8, #0x8
  402bf8:	stur	x9, [x29, #-32]
  402bfc:	ldr	x1, [x8]
  402c00:	cbz	x1, 402c6c <ferror@plt+0x161c>
  402c04:	ldursw	x8, [x29, #-8]
  402c08:	tbz	w8, #31, 402c1c <ferror@plt+0x15cc>
  402c0c:	add	w9, w8, #0x8
  402c10:	cmp	w9, #0x0
  402c14:	stur	w9, [x29, #-8]
  402c18:	b.le	402c60 <ferror@plt+0x1610>
  402c1c:	ldur	x8, [x29, #-32]
  402c20:	add	x9, x8, #0x8
  402c24:	stur	x9, [x29, #-32]
  402c28:	ldr	x21, [x8]
  402c2c:	cbz	x21, 402c6c <ferror@plt+0x161c>
  402c30:	mov	x0, x19
  402c34:	bl	4014f0 <strcmp@plt>
  402c38:	cbz	w0, 402c88 <ferror@plt+0x1638>
  402c3c:	mov	x0, x19
  402c40:	mov	x1, x21
  402c44:	bl	4014f0 <strcmp@plt>
  402c48:	cbnz	w0, 402bd8 <ferror@plt+0x1588>
  402c4c:	b	402c8c <ferror@plt+0x163c>
  402c50:	add	x8, x22, x8
  402c54:	ldr	x1, [x8]
  402c58:	cbnz	x1, 402c04 <ferror@plt+0x15b4>
  402c5c:	b	402c6c <ferror@plt+0x161c>
  402c60:	add	x8, x22, x8
  402c64:	ldr	x21, [x8]
  402c68:	cbnz	x21, 402c30 <ferror@plt+0x15e0>
  402c6c:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402c70:	ldr	w0, [x8, #456]
  402c74:	adrp	x1, 404000 <ferror@plt+0x29b0>
  402c78:	add	x1, x1, #0x5b4
  402c7c:	mov	x2, x20
  402c80:	mov	x3, x19
  402c84:	bl	4015e0 <errx@plt>
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	ldp	x20, x19, [sp, #240]
  402c90:	ldp	x22, x21, [sp, #224]
  402c94:	ldp	x29, x30, [sp, #208]
  402c98:	add	sp, sp, #0x100
  402c9c:	ret
  402ca0:	cbz	x1, 402cc4 <ferror@plt+0x1674>
  402ca4:	sxtb	w8, w2
  402ca8:	ldrsb	w9, [x0]
  402cac:	cbz	w9, 402cc4 <ferror@plt+0x1674>
  402cb0:	cmp	w8, w9
  402cb4:	b.eq	402cc8 <ferror@plt+0x1678>  // b.none
  402cb8:	sub	x1, x1, #0x1
  402cbc:	add	x0, x0, #0x1
  402cc0:	cbnz	x1, 402ca8 <ferror@plt+0x1658>
  402cc4:	mov	x0, xzr
  402cc8:	ret
  402ccc:	stp	x29, x30, [sp, #-32]!
  402cd0:	stp	x20, x19, [sp, #16]
  402cd4:	mov	x29, sp
  402cd8:	mov	x20, x1
  402cdc:	mov	x19, x0
  402ce0:	bl	402d20 <ferror@plt+0x16d0>
  402ce4:	cmp	w0, w0, sxth
  402ce8:	b.ne	402cf8 <ferror@plt+0x16a8>  // b.any
  402cec:	ldp	x20, x19, [sp, #16]
  402cf0:	ldp	x29, x30, [sp], #32
  402cf4:	ret
  402cf8:	bl	401610 <__errno_location@plt>
  402cfc:	mov	w8, #0x22                  	// #34
  402d00:	str	w8, [x0]
  402d04:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402d08:	ldr	w0, [x8, #456]
  402d0c:	adrp	x1, 404000 <ferror@plt+0x29b0>
  402d10:	add	x1, x1, #0x5b4
  402d14:	mov	x2, x20
  402d18:	mov	x3, x19
  402d1c:	bl	401630 <err@plt>
  402d20:	stp	x29, x30, [sp, #-32]!
  402d24:	stp	x20, x19, [sp, #16]
  402d28:	mov	x29, sp
  402d2c:	mov	x20, x1
  402d30:	mov	x19, x0
  402d34:	bl	402df8 <ferror@plt+0x17a8>
  402d38:	cmp	x0, w0, sxtw
  402d3c:	b.ne	402d4c <ferror@plt+0x16fc>  // b.any
  402d40:	ldp	x20, x19, [sp, #16]
  402d44:	ldp	x29, x30, [sp], #32
  402d48:	ret
  402d4c:	bl	401610 <__errno_location@plt>
  402d50:	mov	w8, #0x22                  	// #34
  402d54:	str	w8, [x0]
  402d58:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402d5c:	ldr	w0, [x8, #456]
  402d60:	adrp	x1, 404000 <ferror@plt+0x29b0>
  402d64:	add	x1, x1, #0x5b4
  402d68:	mov	x2, x20
  402d6c:	mov	x3, x19
  402d70:	bl	401630 <err@plt>
  402d74:	stp	x29, x30, [sp, #-16]!
  402d78:	mov	w2, #0xa                   	// #10
  402d7c:	mov	x29, sp
  402d80:	bl	402d8c <ferror@plt+0x173c>
  402d84:	ldp	x29, x30, [sp], #16
  402d88:	ret
  402d8c:	stp	x29, x30, [sp, #-32]!
  402d90:	stp	x20, x19, [sp, #16]
  402d94:	mov	x29, sp
  402d98:	mov	x20, x1
  402d9c:	mov	x19, x0
  402da0:	bl	402eb0 <ferror@plt+0x1860>
  402da4:	cmp	w0, #0x10, lsl #12
  402da8:	b.cs	402db8 <ferror@plt+0x1768>  // b.hs, b.nlast
  402dac:	ldp	x20, x19, [sp, #16]
  402db0:	ldp	x29, x30, [sp], #32
  402db4:	ret
  402db8:	bl	401610 <__errno_location@plt>
  402dbc:	mov	w8, #0x22                  	// #34
  402dc0:	str	w8, [x0]
  402dc4:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402dc8:	ldr	w0, [x8, #456]
  402dcc:	adrp	x1, 404000 <ferror@plt+0x29b0>
  402dd0:	add	x1, x1, #0x5b4
  402dd4:	mov	x2, x20
  402dd8:	mov	x3, x19
  402ddc:	bl	401630 <err@plt>
  402de0:	stp	x29, x30, [sp, #-16]!
  402de4:	mov	w2, #0x10                  	// #16
  402de8:	mov	x29, sp
  402dec:	bl	402d8c <ferror@plt+0x173c>
  402df0:	ldp	x29, x30, [sp], #16
  402df4:	ret
  402df8:	stp	x29, x30, [sp, #-48]!
  402dfc:	mov	x29, sp
  402e00:	str	x21, [sp, #16]
  402e04:	stp	x20, x19, [sp, #32]
  402e08:	mov	x20, x1
  402e0c:	mov	x19, x0
  402e10:	str	xzr, [x29, #24]
  402e14:	bl	401610 <__errno_location@plt>
  402e18:	mov	x21, x0
  402e1c:	str	wzr, [x0]
  402e20:	cbz	x19, 402e6c <ferror@plt+0x181c>
  402e24:	ldrb	w8, [x19]
  402e28:	cbz	w8, 402e6c <ferror@plt+0x181c>
  402e2c:	add	x1, x29, #0x18
  402e30:	mov	w2, #0xa                   	// #10
  402e34:	mov	x0, x19
  402e38:	bl	401360 <strtoimax@plt>
  402e3c:	ldr	w8, [x21]
  402e40:	cbnz	w8, 402e6c <ferror@plt+0x181c>
  402e44:	ldr	x8, [x29, #24]
  402e48:	cmp	x8, x19
  402e4c:	b.eq	402e6c <ferror@plt+0x181c>  // b.none
  402e50:	cbz	x8, 402e5c <ferror@plt+0x180c>
  402e54:	ldrb	w8, [x8]
  402e58:	cbnz	w8, 402e6c <ferror@plt+0x181c>
  402e5c:	ldp	x20, x19, [sp, #32]
  402e60:	ldr	x21, [sp, #16]
  402e64:	ldp	x29, x30, [sp], #48
  402e68:	ret
  402e6c:	ldr	w8, [x21]
  402e70:	adrp	x9, 415000 <ferror@plt+0x139b0>
  402e74:	ldr	w0, [x9, #456]
  402e78:	adrp	x1, 404000 <ferror@plt+0x29b0>
  402e7c:	add	x1, x1, #0x5b4
  402e80:	mov	x2, x20
  402e84:	mov	x3, x19
  402e88:	cmp	w8, #0x22
  402e8c:	b.ne	402e94 <ferror@plt+0x1844>  // b.any
  402e90:	bl	401630 <err@plt>
  402e94:	bl	4015e0 <errx@plt>
  402e98:	stp	x29, x30, [sp, #-16]!
  402e9c:	mov	w2, #0xa                   	// #10
  402ea0:	mov	x29, sp
  402ea4:	bl	402eb0 <ferror@plt+0x1860>
  402ea8:	ldp	x29, x30, [sp], #16
  402eac:	ret
  402eb0:	stp	x29, x30, [sp, #-32]!
  402eb4:	stp	x20, x19, [sp, #16]
  402eb8:	mov	x29, sp
  402ebc:	mov	x20, x1
  402ec0:	mov	x19, x0
  402ec4:	bl	402f34 <ferror@plt+0x18e4>
  402ec8:	lsr	x8, x0, #32
  402ecc:	cbnz	x8, 402edc <ferror@plt+0x188c>
  402ed0:	ldp	x20, x19, [sp, #16]
  402ed4:	ldp	x29, x30, [sp], #32
  402ed8:	ret
  402edc:	bl	401610 <__errno_location@plt>
  402ee0:	mov	w8, #0x22                  	// #34
  402ee4:	str	w8, [x0]
  402ee8:	adrp	x8, 415000 <ferror@plt+0x139b0>
  402eec:	ldr	w0, [x8, #456]
  402ef0:	adrp	x1, 404000 <ferror@plt+0x29b0>
  402ef4:	add	x1, x1, #0x5b4
  402ef8:	mov	x2, x20
  402efc:	mov	x3, x19
  402f00:	bl	401630 <err@plt>
  402f04:	stp	x29, x30, [sp, #-16]!
  402f08:	mov	w2, #0x10                  	// #16
  402f0c:	mov	x29, sp
  402f10:	bl	402eb0 <ferror@plt+0x1860>
  402f14:	ldp	x29, x30, [sp], #16
  402f18:	ret
  402f1c:	stp	x29, x30, [sp, #-16]!
  402f20:	mov	w2, #0xa                   	// #10
  402f24:	mov	x29, sp
  402f28:	bl	402f34 <ferror@plt+0x18e4>
  402f2c:	ldp	x29, x30, [sp], #16
  402f30:	ret
  402f34:	sub	sp, sp, #0x40
  402f38:	stp	x29, x30, [sp, #16]
  402f3c:	stp	x22, x21, [sp, #32]
  402f40:	stp	x20, x19, [sp, #48]
  402f44:	add	x29, sp, #0x10
  402f48:	mov	w22, w2
  402f4c:	mov	x20, x1
  402f50:	mov	x19, x0
  402f54:	str	xzr, [sp, #8]
  402f58:	bl	401610 <__errno_location@plt>
  402f5c:	mov	x21, x0
  402f60:	str	wzr, [x0]
  402f64:	cbz	x19, 402fb4 <ferror@plt+0x1964>
  402f68:	ldrb	w8, [x19]
  402f6c:	cbz	w8, 402fb4 <ferror@plt+0x1964>
  402f70:	add	x1, sp, #0x8
  402f74:	mov	x0, x19
  402f78:	mov	w2, w22
  402f7c:	bl	4014a0 <strtoumax@plt>
  402f80:	ldr	w8, [x21]
  402f84:	cbnz	w8, 402fb4 <ferror@plt+0x1964>
  402f88:	ldr	x8, [sp, #8]
  402f8c:	cmp	x8, x19
  402f90:	b.eq	402fb4 <ferror@plt+0x1964>  // b.none
  402f94:	cbz	x8, 402fa0 <ferror@plt+0x1950>
  402f98:	ldrb	w8, [x8]
  402f9c:	cbnz	w8, 402fb4 <ferror@plt+0x1964>
  402fa0:	ldp	x20, x19, [sp, #48]
  402fa4:	ldp	x22, x21, [sp, #32]
  402fa8:	ldp	x29, x30, [sp, #16]
  402fac:	add	sp, sp, #0x40
  402fb0:	ret
  402fb4:	ldr	w8, [x21]
  402fb8:	adrp	x9, 415000 <ferror@plt+0x139b0>
  402fbc:	ldr	w0, [x9, #456]
  402fc0:	adrp	x1, 404000 <ferror@plt+0x29b0>
  402fc4:	add	x1, x1, #0x5b4
  402fc8:	mov	x2, x20
  402fcc:	mov	x3, x19
  402fd0:	cmp	w8, #0x22
  402fd4:	b.ne	402fdc <ferror@plt+0x198c>  // b.any
  402fd8:	bl	401630 <err@plt>
  402fdc:	bl	4015e0 <errx@plt>
  402fe0:	stp	x29, x30, [sp, #-16]!
  402fe4:	mov	w2, #0x10                  	// #16
  402fe8:	mov	x29, sp
  402fec:	bl	402f34 <ferror@plt+0x18e4>
  402ff0:	ldp	x29, x30, [sp], #16
  402ff4:	ret
  402ff8:	stp	x29, x30, [sp, #-48]!
  402ffc:	mov	x29, sp
  403000:	str	x21, [sp, #16]
  403004:	stp	x20, x19, [sp, #32]
  403008:	mov	x20, x1
  40300c:	mov	x19, x0
  403010:	str	xzr, [x29, #24]
  403014:	bl	401610 <__errno_location@plt>
  403018:	mov	x21, x0
  40301c:	str	wzr, [x0]
  403020:	cbz	x19, 403068 <ferror@plt+0x1a18>
  403024:	ldrb	w8, [x19]
  403028:	cbz	w8, 403068 <ferror@plt+0x1a18>
  40302c:	add	x1, x29, #0x18
  403030:	mov	x0, x19
  403034:	bl	401370 <strtod@plt>
  403038:	ldr	w8, [x21]
  40303c:	cbnz	w8, 403068 <ferror@plt+0x1a18>
  403040:	ldr	x8, [x29, #24]
  403044:	cmp	x8, x19
  403048:	b.eq	403068 <ferror@plt+0x1a18>  // b.none
  40304c:	cbz	x8, 403058 <ferror@plt+0x1a08>
  403050:	ldrb	w8, [x8]
  403054:	cbnz	w8, 403068 <ferror@plt+0x1a18>
  403058:	ldp	x20, x19, [sp, #32]
  40305c:	ldr	x21, [sp, #16]
  403060:	ldp	x29, x30, [sp], #48
  403064:	ret
  403068:	ldr	w8, [x21]
  40306c:	adrp	x9, 415000 <ferror@plt+0x139b0>
  403070:	ldr	w0, [x9, #456]
  403074:	adrp	x1, 404000 <ferror@plt+0x29b0>
  403078:	add	x1, x1, #0x5b4
  40307c:	mov	x2, x20
  403080:	mov	x3, x19
  403084:	cmp	w8, #0x22
  403088:	b.ne	403090 <ferror@plt+0x1a40>  // b.any
  40308c:	bl	401630 <err@plt>
  403090:	bl	4015e0 <errx@plt>
  403094:	stp	x29, x30, [sp, #-48]!
  403098:	mov	x29, sp
  40309c:	str	x21, [sp, #16]
  4030a0:	stp	x20, x19, [sp, #32]
  4030a4:	mov	x20, x1
  4030a8:	mov	x19, x0
  4030ac:	str	xzr, [x29, #24]
  4030b0:	bl	401610 <__errno_location@plt>
  4030b4:	mov	x21, x0
  4030b8:	str	wzr, [x0]
  4030bc:	cbz	x19, 403108 <ferror@plt+0x1ab8>
  4030c0:	ldrb	w8, [x19]
  4030c4:	cbz	w8, 403108 <ferror@plt+0x1ab8>
  4030c8:	add	x1, x29, #0x18
  4030cc:	mov	w2, #0xa                   	// #10
  4030d0:	mov	x0, x19
  4030d4:	bl	401520 <strtol@plt>
  4030d8:	ldr	w8, [x21]
  4030dc:	cbnz	w8, 403108 <ferror@plt+0x1ab8>
  4030e0:	ldr	x8, [x29, #24]
  4030e4:	cmp	x8, x19
  4030e8:	b.eq	403108 <ferror@plt+0x1ab8>  // b.none
  4030ec:	cbz	x8, 4030f8 <ferror@plt+0x1aa8>
  4030f0:	ldrb	w8, [x8]
  4030f4:	cbnz	w8, 403108 <ferror@plt+0x1ab8>
  4030f8:	ldp	x20, x19, [sp, #32]
  4030fc:	ldr	x21, [sp, #16]
  403100:	ldp	x29, x30, [sp], #48
  403104:	ret
  403108:	ldr	w8, [x21]
  40310c:	adrp	x9, 415000 <ferror@plt+0x139b0>
  403110:	ldr	w0, [x9, #456]
  403114:	adrp	x1, 404000 <ferror@plt+0x29b0>
  403118:	add	x1, x1, #0x5b4
  40311c:	mov	x2, x20
  403120:	mov	x3, x19
  403124:	cmp	w8, #0x22
  403128:	b.ne	403130 <ferror@plt+0x1ae0>  // b.any
  40312c:	bl	401630 <err@plt>
  403130:	bl	4015e0 <errx@plt>
  403134:	stp	x29, x30, [sp, #-48]!
  403138:	mov	x29, sp
  40313c:	str	x21, [sp, #16]
  403140:	stp	x20, x19, [sp, #32]
  403144:	mov	x20, x1
  403148:	mov	x19, x0
  40314c:	str	xzr, [x29, #24]
  403150:	bl	401610 <__errno_location@plt>
  403154:	mov	x21, x0
  403158:	str	wzr, [x0]
  40315c:	cbz	x19, 4031a8 <ferror@plt+0x1b58>
  403160:	ldrb	w8, [x19]
  403164:	cbz	w8, 4031a8 <ferror@plt+0x1b58>
  403168:	add	x1, x29, #0x18
  40316c:	mov	w2, #0xa                   	// #10
  403170:	mov	x0, x19
  403174:	bl	401310 <strtoul@plt>
  403178:	ldr	w8, [x21]
  40317c:	cbnz	w8, 4031a8 <ferror@plt+0x1b58>
  403180:	ldr	x8, [x29, #24]
  403184:	cmp	x8, x19
  403188:	b.eq	4031a8 <ferror@plt+0x1b58>  // b.none
  40318c:	cbz	x8, 403198 <ferror@plt+0x1b48>
  403190:	ldrb	w8, [x8]
  403194:	cbnz	w8, 4031a8 <ferror@plt+0x1b58>
  403198:	ldp	x20, x19, [sp, #32]
  40319c:	ldr	x21, [sp, #16]
  4031a0:	ldp	x29, x30, [sp], #48
  4031a4:	ret
  4031a8:	ldr	w8, [x21]
  4031ac:	adrp	x9, 415000 <ferror@plt+0x139b0>
  4031b0:	ldr	w0, [x9, #456]
  4031b4:	adrp	x1, 404000 <ferror@plt+0x29b0>
  4031b8:	add	x1, x1, #0x5b4
  4031bc:	mov	x2, x20
  4031c0:	mov	x3, x19
  4031c4:	cmp	w8, #0x22
  4031c8:	b.ne	4031d0 <ferror@plt+0x1b80>  // b.any
  4031cc:	bl	401630 <err@plt>
  4031d0:	bl	4015e0 <errx@plt>
  4031d4:	sub	sp, sp, #0x30
  4031d8:	stp	x20, x19, [sp, #32]
  4031dc:	mov	x20, x1
  4031e0:	add	x1, sp, #0x8
  4031e4:	stp	x29, x30, [sp, #16]
  4031e8:	add	x29, sp, #0x10
  4031ec:	mov	x19, x0
  4031f0:	bl	402a60 <ferror@plt+0x1410>
  4031f4:	cbnz	w0, 40320c <ferror@plt+0x1bbc>
  4031f8:	ldr	x0, [sp, #8]
  4031fc:	ldp	x20, x19, [sp, #32]
  403200:	ldp	x29, x30, [sp, #16]
  403204:	add	sp, sp, #0x30
  403208:	ret
  40320c:	bl	401610 <__errno_location@plt>
  403210:	adrp	x9, 415000 <ferror@plt+0x139b0>
  403214:	ldr	w8, [x0]
  403218:	ldr	w0, [x9, #456]
  40321c:	adrp	x1, 404000 <ferror@plt+0x29b0>
  403220:	add	x1, x1, #0x5b4
  403224:	mov	x2, x20
  403228:	mov	x3, x19
  40322c:	cbnz	w8, 403234 <ferror@plt+0x1be4>
  403230:	bl	4015e0 <errx@plt>
  403234:	bl	401630 <err@plt>
  403238:	stp	x29, x30, [sp, #-32]!
  40323c:	str	x19, [sp, #16]
  403240:	mov	x19, x1
  403244:	mov	x1, x2
  403248:	mov	x29, sp
  40324c:	bl	402ff8 <ferror@plt+0x19a8>
  403250:	fcvtzs	x8, d0
  403254:	mov	x9, #0x848000000000        	// #145685290680320
  403258:	movk	x9, #0x412e, lsl #48
  40325c:	scvtf	d1, x8
  403260:	fmov	d2, x9
  403264:	fsub	d0, d0, d1
  403268:	fmul	d0, d0, d2
  40326c:	fcvtzs	x9, d0
  403270:	stp	x8, x9, [x19]
  403274:	ldr	x19, [sp, #16]
  403278:	ldp	x29, x30, [sp], #32
  40327c:	ret
  403280:	and	w8, w0, #0xf000
  403284:	sub	w8, w8, #0x1, lsl #12
  403288:	lsr	w9, w8, #12
  40328c:	cmp	w9, #0xb
  403290:	mov	w8, wzr
  403294:	b.hi	4032e8 <ferror@plt+0x1c98>  // b.pmore
  403298:	adrp	x10, 404000 <ferror@plt+0x29b0>
  40329c:	add	x10, x10, #0x596
  4032a0:	adr	x11, 4032b4 <ferror@plt+0x1c64>
  4032a4:	ldrb	w12, [x10, x9]
  4032a8:	add	x11, x11, x12, lsl #2
  4032ac:	mov	w9, #0x64                  	// #100
  4032b0:	br	x11
  4032b4:	mov	w9, #0x70                  	// #112
  4032b8:	b	4032e0 <ferror@plt+0x1c90>
  4032bc:	mov	w9, #0x63                  	// #99
  4032c0:	b	4032e0 <ferror@plt+0x1c90>
  4032c4:	mov	w9, #0x62                  	// #98
  4032c8:	b	4032e0 <ferror@plt+0x1c90>
  4032cc:	mov	w9, #0x6c                  	// #108
  4032d0:	b	4032e0 <ferror@plt+0x1c90>
  4032d4:	mov	w9, #0x73                  	// #115
  4032d8:	b	4032e0 <ferror@plt+0x1c90>
  4032dc:	mov	w9, #0x2d                  	// #45
  4032e0:	mov	w8, #0x1                   	// #1
  4032e4:	strb	w9, [x1]
  4032e8:	tst	w0, #0x100
  4032ec:	mov	w9, #0x72                  	// #114
  4032f0:	mov	w10, #0x2d                  	// #45
  4032f4:	add	x11, x1, x8
  4032f8:	mov	w12, #0x77                  	// #119
  4032fc:	csel	w17, w10, w9, eq  // eq = none
  403300:	tst	w0, #0x80
  403304:	mov	w14, #0x53                  	// #83
  403308:	mov	w15, #0x73                  	// #115
  40330c:	mov	w16, #0x78                  	// #120
  403310:	strb	w17, [x11]
  403314:	csel	w17, w10, w12, eq  // eq = none
  403318:	tst	w0, #0x40
  40331c:	orr	x13, x8, #0x2
  403320:	strb	w17, [x11, #1]
  403324:	csel	w11, w15, w14, ne  // ne = any
  403328:	csel	w17, w16, w10, ne  // ne = any
  40332c:	tst	w0, #0x800
  403330:	csel	w11, w17, w11, eq  // eq = none
  403334:	add	x13, x13, x1
  403338:	tst	w0, #0x20
  40333c:	strb	w11, [x13]
  403340:	csel	w11, w10, w9, eq  // eq = none
  403344:	tst	w0, #0x10
  403348:	strb	w11, [x13, #1]
  40334c:	csel	w11, w10, w12, eq  // eq = none
  403350:	tst	w0, #0x8
  403354:	csel	w14, w15, w14, ne  // ne = any
  403358:	csel	w15, w16, w10, ne  // ne = any
  40335c:	tst	w0, #0x400
  403360:	orr	x8, x8, #0x6
  403364:	csel	w14, w15, w14, eq  // eq = none
  403368:	tst	w0, #0x4
  40336c:	add	x8, x8, x1
  403370:	csel	w9, w10, w9, eq  // eq = none
  403374:	tst	w0, #0x2
  403378:	mov	w17, #0x54                  	// #84
  40337c:	strb	w11, [x13, #2]
  403380:	mov	w11, #0x74                  	// #116
  403384:	strb	w14, [x13, #3]
  403388:	strb	w9, [x8]
  40338c:	csel	w9, w10, w12, eq  // eq = none
  403390:	tst	w0, #0x1
  403394:	strb	w9, [x8, #1]
  403398:	csel	w9, w11, w17, ne  // ne = any
  40339c:	csel	w10, w16, w10, ne  // ne = any
  4033a0:	tst	w0, #0x200
  4033a4:	csel	w9, w10, w9, eq  // eq = none
  4033a8:	mov	x0, x1
  4033ac:	strb	w9, [x8, #2]
  4033b0:	strb	wzr, [x8, #3]
  4033b4:	ret
  4033b8:	sub	sp, sp, #0x60
  4033bc:	stp	x22, x21, [sp, #64]
  4033c0:	stp	x20, x19, [sp, #80]
  4033c4:	mov	x21, x1
  4033c8:	mov	w20, w0
  4033cc:	add	x22, sp, #0x8
  4033d0:	stp	x29, x30, [sp, #48]
  4033d4:	add	x29, sp, #0x30
  4033d8:	tbz	w0, #1, 4033e8 <ferror@plt+0x1d98>
  4033dc:	orr	x22, x22, #0x1
  4033e0:	mov	w8, #0x20                  	// #32
  4033e4:	strb	w8, [sp, #8]
  4033e8:	mov	x0, x21
  4033ec:	bl	403588 <ferror@plt+0x1f38>
  4033f0:	cbz	w0, 403414 <ferror@plt+0x1dc4>
  4033f4:	mov	w8, #0x6667                	// #26215
  4033f8:	movk	w8, #0x6666, lsl #16
  4033fc:	smull	x8, w0, w8
  403400:	lsr	x9, x8, #63
  403404:	asr	x8, x8, #34
  403408:	add	w8, w8, w9
  40340c:	sxtw	x9, w8
  403410:	b	403418 <ferror@plt+0x1dc8>
  403414:	mov	x9, xzr
  403418:	adrp	x8, 404000 <ferror@plt+0x29b0>
  40341c:	add	x8, x8, #0x5bd
  403420:	ldrb	w11, [x8, x9]
  403424:	mov	x10, #0xffffffffffffffff    	// #-1
  403428:	lsl	x8, x10, x0
  40342c:	bic	x8, x21, x8
  403430:	cmp	w0, #0x0
  403434:	mov	x10, x22
  403438:	lsr	x19, x21, x0
  40343c:	csel	x8, x8, xzr, ne  // ne = any
  403440:	strb	w11, [x10], #1
  403444:	tbz	w20, #0, 403458 <ferror@plt+0x1e08>
  403448:	cbz	x9, 403458 <ferror@plt+0x1e08>
  40344c:	mov	w9, #0x4269                	// #17001
  403450:	add	x10, x22, #0x3
  403454:	sturh	w9, [x22, #1]
  403458:	strb	wzr, [x10]
  40345c:	cbz	x8, 4034a4 <ferror@plt+0x1e54>
  403460:	sub	w9, w0, #0xa
  403464:	lsr	x8, x8, x9
  403468:	tbnz	w20, #2, 4034b0 <ferror@plt+0x1e60>
  40346c:	mov	x10, #0xf5c3                	// #62915
  403470:	movk	x10, #0x5c28, lsl #16
  403474:	add	x9, x8, #0x32
  403478:	movk	x10, #0xc28f, lsl #32
  40347c:	movk	x10, #0x28f5, lsl #48
  403480:	sub	x8, x8, #0x3b6
  403484:	lsr	x9, x9, #2
  403488:	cmp	x8, #0x64
  40348c:	umulh	x8, x9, x10
  403490:	lsr	x8, x8, #2
  403494:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  403498:	cinc	w19, w19, cc  // cc = lo, ul, last
  40349c:	cbnz	x20, 4034e0 <ferror@plt+0x1e90>
  4034a0:	b	403550 <ferror@plt+0x1f00>
  4034a4:	mov	x20, xzr
  4034a8:	cbnz	x20, 4034e0 <ferror@plt+0x1e90>
  4034ac:	b	403550 <ferror@plt+0x1f00>
  4034b0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4034b4:	add	x8, x8, #0x5
  4034b8:	movk	x9, #0xcccd
  4034bc:	umulh	x10, x8, x9
  4034c0:	lsr	x20, x10, #3
  4034c4:	mul	x9, x20, x9
  4034c8:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4034cc:	ror	x9, x9, #1
  4034d0:	movk	x10, #0x1999, lsl #48
  4034d4:	cmp	x9, x10
  4034d8:	b.ls	403530 <ferror@plt+0x1ee0>  // b.plast
  4034dc:	cbz	x20, 403550 <ferror@plt+0x1f00>
  4034e0:	bl	4013c0 <localeconv@plt>
  4034e4:	cbz	x0, 4034f4 <ferror@plt+0x1ea4>
  4034e8:	ldr	x4, [x0]
  4034ec:	cbnz	x4, 4034fc <ferror@plt+0x1eac>
  4034f0:	b	403504 <ferror@plt+0x1eb4>
  4034f4:	mov	x4, xzr
  4034f8:	cbz	x4, 403504 <ferror@plt+0x1eb4>
  4034fc:	ldrb	w8, [x4]
  403500:	cbnz	w8, 40350c <ferror@plt+0x1ebc>
  403504:	adrp	x4, 404000 <ferror@plt+0x29b0>
  403508:	add	x4, x4, #0x31c
  40350c:	adrp	x2, 404000 <ferror@plt+0x29b0>
  403510:	add	x2, x2, #0x5c5
  403514:	add	x0, sp, #0x10
  403518:	add	x6, sp, #0x8
  40351c:	mov	w1, #0x20                  	// #32
  403520:	mov	w3, w19
  403524:	mov	x5, x20
  403528:	bl	4013b0 <snprintf@plt>
  40352c:	b	40356c <ferror@plt+0x1f1c>
  403530:	mov	x9, #0xf5c3                	// #62915
  403534:	movk	x9, #0x5c28, lsl #16
  403538:	movk	x9, #0xc28f, lsl #32
  40353c:	lsr	x8, x8, #2
  403540:	movk	x9, #0x28f5, lsl #48
  403544:	umulh	x8, x8, x9
  403548:	lsr	x20, x8, #2
  40354c:	cbnz	x20, 4034e0 <ferror@plt+0x1e90>
  403550:	adrp	x2, 404000 <ferror@plt+0x29b0>
  403554:	add	x2, x2, #0x5cf
  403558:	add	x0, sp, #0x10
  40355c:	add	x4, sp, #0x8
  403560:	mov	w1, #0x20                  	// #32
  403564:	mov	w3, w19
  403568:	bl	4013b0 <snprintf@plt>
  40356c:	add	x0, sp, #0x10
  403570:	bl	401470 <strdup@plt>
  403574:	ldp	x20, x19, [sp, #80]
  403578:	ldp	x22, x21, [sp, #64]
  40357c:	ldp	x29, x30, [sp, #48]
  403580:	add	sp, sp, #0x60
  403584:	ret
  403588:	mov	w8, #0xa                   	// #10
  40358c:	lsr	x9, x0, x8
  403590:	cbz	x9, 4035a4 <ferror@plt+0x1f54>
  403594:	cmp	x8, #0x33
  403598:	add	x8, x8, #0xa
  40359c:	b.cc	40358c <ferror@plt+0x1f3c>  // b.lo, b.ul, b.last
  4035a0:	mov	w8, #0x46                  	// #70
  4035a4:	sub	w0, w8, #0xa
  4035a8:	ret
  4035ac:	stp	x29, x30, [sp, #-80]!
  4035b0:	stp	x26, x25, [sp, #16]
  4035b4:	stp	x24, x23, [sp, #32]
  4035b8:	stp	x22, x21, [sp, #48]
  4035bc:	stp	x20, x19, [sp, #64]
  4035c0:	mov	x29, sp
  4035c4:	cbz	x0, 4036a8 <ferror@plt+0x2058>
  4035c8:	mov	x20, x3
  4035cc:	mov	w19, #0xffffffff            	// #-1
  4035d0:	cbz	x3, 4036c4 <ferror@plt+0x2074>
  4035d4:	mov	x21, x2
  4035d8:	cbz	x2, 4036c4 <ferror@plt+0x2074>
  4035dc:	mov	x22, x1
  4035e0:	cbz	x1, 4036c4 <ferror@plt+0x2074>
  4035e4:	ldrb	w8, [x0]
  4035e8:	cbz	w8, 4036c4 <ferror@plt+0x2074>
  4035ec:	ldrb	w8, [x0]
  4035f0:	cbz	w8, 4036b0 <ferror@plt+0x2060>
  4035f4:	mov	x24, xzr
  4035f8:	mov	x23, xzr
  4035fc:	add	x25, x0, #0x1
  403600:	b	40360c <ferror@plt+0x1fbc>
  403604:	ldrb	w8, [x25], #1
  403608:	cbz	w8, 4036c0 <ferror@plt+0x2070>
  40360c:	cmp	x24, x21
  403610:	b.cs	403680 <ferror@plt+0x2030>  // b.hs, b.nlast
  403614:	ldrb	w10, [x25]
  403618:	sub	x9, x25, #0x1
  40361c:	cmp	x23, #0x0
  403620:	and	w8, w8, #0xff
  403624:	csel	x23, x9, x23, eq  // eq = none
  403628:	cmp	w8, #0x2c
  40362c:	csel	x8, x9, xzr, eq  // eq = none
  403630:	cmp	w10, #0x0
  403634:	csel	x26, x25, x8, eq  // eq = none
  403638:	mov	w8, #0x4                   	// #4
  40363c:	cbz	x23, 403688 <ferror@plt+0x2038>
  403640:	cbz	x26, 403688 <ferror@plt+0x2038>
  403644:	subs	x1, x26, x23
  403648:	b.ls	403698 <ferror@plt+0x2048>  // b.plast
  40364c:	mov	x0, x23
  403650:	blr	x20
  403654:	cmn	w0, #0x1
  403658:	b.eq	403698 <ferror@plt+0x2048>  // b.none
  40365c:	str	w0, [x22, x24, lsl #2]
  403660:	ldrb	w8, [x26]
  403664:	mov	x23, xzr
  403668:	add	x24, x24, #0x1
  40366c:	cmp	w8, #0x0
  403670:	cset	w8, eq  // eq = none
  403674:	lsl	w8, w8, #1
  403678:	cbnz	w8, 40368c <ferror@plt+0x203c>
  40367c:	b	403604 <ferror@plt+0x1fb4>
  403680:	mov	w19, #0xfffffffe            	// #-2
  403684:	mov	w8, #0x1                   	// #1
  403688:	cbz	w8, 403604 <ferror@plt+0x1fb4>
  40368c:	cmp	w8, #0x4
  403690:	b.eq	403604 <ferror@plt+0x1fb4>  // b.none
  403694:	b	4036b8 <ferror@plt+0x2068>
  403698:	mov	w19, #0xffffffff            	// #-1
  40369c:	mov	w8, #0x1                   	// #1
  4036a0:	cbnz	w8, 40368c <ferror@plt+0x203c>
  4036a4:	b	403604 <ferror@plt+0x1fb4>
  4036a8:	mov	w19, #0xffffffff            	// #-1
  4036ac:	b	4036c4 <ferror@plt+0x2074>
  4036b0:	mov	x24, xzr
  4036b4:	b	4036c0 <ferror@plt+0x2070>
  4036b8:	cmp	w8, #0x2
  4036bc:	b.ne	4036c4 <ferror@plt+0x2074>  // b.any
  4036c0:	mov	w19, w24
  4036c4:	mov	w0, w19
  4036c8:	ldp	x20, x19, [sp, #64]
  4036cc:	ldp	x22, x21, [sp, #48]
  4036d0:	ldp	x24, x23, [sp, #32]
  4036d4:	ldp	x26, x25, [sp, #16]
  4036d8:	ldp	x29, x30, [sp], #80
  4036dc:	ret
  4036e0:	stp	x29, x30, [sp, #-32]!
  4036e4:	str	x19, [sp, #16]
  4036e8:	mov	x29, sp
  4036ec:	cbz	x0, 403710 <ferror@plt+0x20c0>
  4036f0:	mov	x19, x3
  4036f4:	mov	w8, #0xffffffff            	// #-1
  4036f8:	cbz	x3, 403714 <ferror@plt+0x20c4>
  4036fc:	ldrb	w9, [x0]
  403700:	cbz	w9, 403714 <ferror@plt+0x20c4>
  403704:	ldr	x8, [x19]
  403708:	cmp	x8, x2
  40370c:	b.ls	403724 <ferror@plt+0x20d4>  // b.plast
  403710:	mov	w8, #0xffffffff            	// #-1
  403714:	ldr	x19, [sp, #16]
  403718:	mov	w0, w8
  40371c:	ldp	x29, x30, [sp], #32
  403720:	ret
  403724:	cmp	w9, #0x2b
  403728:	b.ne	403734 <ferror@plt+0x20e4>  // b.any
  40372c:	add	x0, x0, #0x1
  403730:	b	403738 <ferror@plt+0x20e8>
  403734:	str	xzr, [x19]
  403738:	ldr	x8, [x19]
  40373c:	mov	x3, x4
  403740:	add	x1, x1, x8, lsl #2
  403744:	sub	x2, x2, x8
  403748:	bl	4035ac <ferror@plt+0x1f5c>
  40374c:	mov	w8, w0
  403750:	cmp	w0, #0x1
  403754:	b.lt	403714 <ferror@plt+0x20c4>  // b.tstop
  403758:	ldr	x9, [x19]
  40375c:	add	x9, x9, w8, sxtw
  403760:	str	x9, [x19]
  403764:	b	403714 <ferror@plt+0x20c4>
  403768:	stp	x29, x30, [sp, #-80]!
  40376c:	stp	x22, x21, [sp, #48]
  403770:	mov	w21, #0xffffffea            	// #-22
  403774:	str	x25, [sp, #16]
  403778:	stp	x24, x23, [sp, #32]
  40377c:	stp	x20, x19, [sp, #64]
  403780:	mov	x29, sp
  403784:	cbz	x1, 403870 <ferror@plt+0x2220>
  403788:	cbz	x0, 403870 <ferror@plt+0x2220>
  40378c:	mov	x19, x2
  403790:	cbz	x2, 403870 <ferror@plt+0x2220>
  403794:	ldrb	w8, [x0]
  403798:	cbz	w8, 40386c <ferror@plt+0x221c>
  40379c:	mov	x20, x1
  4037a0:	mov	x22, xzr
  4037a4:	add	x23, x0, #0x1
  4037a8:	mov	w24, #0x1                   	// #1
  4037ac:	b	4037b8 <ferror@plt+0x2168>
  4037b0:	ldrb	w8, [x23], #1
  4037b4:	cbz	w8, 40386c <ferror@plt+0x221c>
  4037b8:	mov	x9, x23
  4037bc:	ldrb	w10, [x9], #-1
  4037c0:	cmp	x22, #0x0
  4037c4:	and	w8, w8, #0xff
  4037c8:	csel	x22, x9, x22, eq  // eq = none
  4037cc:	cmp	w8, #0x2c
  4037d0:	csel	x8, x9, xzr, eq  // eq = none
  4037d4:	cmp	w10, #0x0
  4037d8:	csel	x25, x23, x8, eq  // eq = none
  4037dc:	mov	w8, #0x4                   	// #4
  4037e0:	cbz	x22, 403844 <ferror@plt+0x21f4>
  4037e4:	cbz	x25, 403844 <ferror@plt+0x21f4>
  4037e8:	subs	x1, x25, x22
  4037ec:	b.ls	40383c <ferror@plt+0x21ec>  // b.plast
  4037f0:	mov	x0, x22
  4037f4:	blr	x19
  4037f8:	tbnz	w0, #31, 403854 <ferror@plt+0x2204>
  4037fc:	add	w8, w0, #0x7
  403800:	cmp	w0, #0x0
  403804:	csel	w8, w8, w0, lt  // lt = tstop
  403808:	sbfx	x8, x8, #3, #29
  40380c:	ldrb	w9, [x20, x8]
  403810:	and	w10, w0, #0x7
  403814:	lsl	w10, w24, w10
  403818:	mov	x22, xzr
  40381c:	orr	w9, w9, w10
  403820:	strb	w9, [x20, x8]
  403824:	ldrb	w8, [x25]
  403828:	cmp	w8, #0x0
  40382c:	cset	w8, eq  // eq = none
  403830:	lsl	w8, w8, #1
  403834:	cbnz	w8, 403848 <ferror@plt+0x21f8>
  403838:	b	4037b0 <ferror@plt+0x2160>
  40383c:	mov	w21, #0xffffffff            	// #-1
  403840:	mov	w8, #0x1                   	// #1
  403844:	cbz	w8, 4037b0 <ferror@plt+0x2160>
  403848:	cmp	w8, #0x4
  40384c:	b.eq	4037b0 <ferror@plt+0x2160>  // b.none
  403850:	b	403864 <ferror@plt+0x2214>
  403854:	mov	w8, #0x1                   	// #1
  403858:	mov	w21, w0
  40385c:	cbnz	w8, 403848 <ferror@plt+0x21f8>
  403860:	b	4037b0 <ferror@plt+0x2160>
  403864:	cmp	w8, #0x2
  403868:	b.ne	403870 <ferror@plt+0x2220>  // b.any
  40386c:	mov	w21, wzr
  403870:	mov	w0, w21
  403874:	ldp	x20, x19, [sp, #64]
  403878:	ldp	x22, x21, [sp, #48]
  40387c:	ldp	x24, x23, [sp, #32]
  403880:	ldr	x25, [sp, #16]
  403884:	ldp	x29, x30, [sp], #80
  403888:	ret
  40388c:	stp	x29, x30, [sp, #-64]!
  403890:	stp	x22, x21, [sp, #32]
  403894:	mov	w21, #0xffffffea            	// #-22
  403898:	stp	x24, x23, [sp, #16]
  40389c:	stp	x20, x19, [sp, #48]
  4038a0:	mov	x29, sp
  4038a4:	cbz	x1, 403974 <ferror@plt+0x2324>
  4038a8:	cbz	x0, 403974 <ferror@plt+0x2324>
  4038ac:	mov	x19, x2
  4038b0:	cbz	x2, 403974 <ferror@plt+0x2324>
  4038b4:	ldrb	w8, [x0]
  4038b8:	cbz	w8, 403970 <ferror@plt+0x2320>
  4038bc:	mov	x20, x1
  4038c0:	mov	x22, xzr
  4038c4:	add	x23, x0, #0x1
  4038c8:	b	4038d4 <ferror@plt+0x2284>
  4038cc:	ldrb	w8, [x23], #1
  4038d0:	cbz	w8, 403970 <ferror@plt+0x2320>
  4038d4:	mov	x9, x23
  4038d8:	ldrb	w10, [x9], #-1
  4038dc:	cmp	x22, #0x0
  4038e0:	and	w8, w8, #0xff
  4038e4:	csel	x22, x9, x22, eq  // eq = none
  4038e8:	cmp	w8, #0x2c
  4038ec:	csel	x8, x9, xzr, eq  // eq = none
  4038f0:	cmp	w10, #0x0
  4038f4:	csel	x24, x23, x8, eq  // eq = none
  4038f8:	mov	w8, #0x4                   	// #4
  4038fc:	cbz	x22, 403948 <ferror@plt+0x22f8>
  403900:	cbz	x24, 403948 <ferror@plt+0x22f8>
  403904:	subs	x1, x24, x22
  403908:	b.ls	403940 <ferror@plt+0x22f0>  // b.plast
  40390c:	mov	x0, x22
  403910:	blr	x19
  403914:	tbnz	x0, #63, 403958 <ferror@plt+0x2308>
  403918:	ldr	x8, [x20]
  40391c:	mov	x22, xzr
  403920:	orr	x8, x8, x0
  403924:	str	x8, [x20]
  403928:	ldrb	w8, [x24]
  40392c:	cmp	w8, #0x0
  403930:	cset	w8, eq  // eq = none
  403934:	lsl	w8, w8, #1
  403938:	cbnz	w8, 40394c <ferror@plt+0x22fc>
  40393c:	b	4038cc <ferror@plt+0x227c>
  403940:	mov	w21, #0xffffffff            	// #-1
  403944:	mov	w8, #0x1                   	// #1
  403948:	cbz	w8, 4038cc <ferror@plt+0x227c>
  40394c:	cmp	w8, #0x4
  403950:	b.eq	4038cc <ferror@plt+0x227c>  // b.none
  403954:	b	403968 <ferror@plt+0x2318>
  403958:	mov	w8, #0x1                   	// #1
  40395c:	mov	w21, w0
  403960:	cbnz	w8, 40394c <ferror@plt+0x22fc>
  403964:	b	4038cc <ferror@plt+0x227c>
  403968:	cmp	w8, #0x2
  40396c:	b.ne	403974 <ferror@plt+0x2324>  // b.any
  403970:	mov	w21, wzr
  403974:	mov	w0, w21
  403978:	ldp	x20, x19, [sp, #48]
  40397c:	ldp	x22, x21, [sp, #32]
  403980:	ldp	x24, x23, [sp, #16]
  403984:	ldp	x29, x30, [sp], #64
  403988:	ret
  40398c:	stp	x29, x30, [sp, #-64]!
  403990:	mov	x29, sp
  403994:	str	x23, [sp, #16]
  403998:	stp	x22, x21, [sp, #32]
  40399c:	stp	x20, x19, [sp, #48]
  4039a0:	str	xzr, [x29, #24]
  4039a4:	cbz	x0, 403a94 <ferror@plt+0x2444>
  4039a8:	mov	w21, w3
  4039ac:	mov	x19, x2
  4039b0:	mov	x23, x1
  4039b4:	mov	x22, x0
  4039b8:	str	w3, [x1]
  4039bc:	str	w3, [x2]
  4039c0:	bl	401610 <__errno_location@plt>
  4039c4:	str	wzr, [x0]
  4039c8:	ldrb	w8, [x22]
  4039cc:	mov	x20, x0
  4039d0:	cmp	w8, #0x3a
  4039d4:	b.ne	403a1c <ferror@plt+0x23cc>  // b.any
  4039d8:	add	x21, x22, #0x1
  4039dc:	add	x1, x29, #0x18
  4039e0:	mov	w2, #0xa                   	// #10
  4039e4:	mov	x0, x21
  4039e8:	bl	401520 <strtol@plt>
  4039ec:	str	w0, [x19]
  4039f0:	ldr	w8, [x20]
  4039f4:	mov	w0, #0xffffffff            	// #-1
  4039f8:	cbnz	w8, 403a94 <ferror@plt+0x2444>
  4039fc:	ldr	x8, [x29, #24]
  403a00:	cbz	x8, 403a94 <ferror@plt+0x2444>
  403a04:	cmp	x8, x21
  403a08:	mov	w0, #0xffffffff            	// #-1
  403a0c:	b.eq	403a94 <ferror@plt+0x2444>  // b.none
  403a10:	ldrb	w8, [x8]
  403a14:	cbz	w8, 403a90 <ferror@plt+0x2440>
  403a18:	b	403a94 <ferror@plt+0x2444>
  403a1c:	add	x1, x29, #0x18
  403a20:	mov	w2, #0xa                   	// #10
  403a24:	mov	x0, x22
  403a28:	bl	401520 <strtol@plt>
  403a2c:	str	w0, [x23]
  403a30:	str	w0, [x19]
  403a34:	ldr	x8, [x29, #24]
  403a38:	mov	w0, #0xffffffff            	// #-1
  403a3c:	cmp	x8, x22
  403a40:	b.eq	403a94 <ferror@plt+0x2444>  // b.none
  403a44:	ldr	w9, [x20]
  403a48:	cbnz	w9, 403a94 <ferror@plt+0x2444>
  403a4c:	cbz	x8, 403a94 <ferror@plt+0x2444>
  403a50:	ldrb	w9, [x8]
  403a54:	cmp	w9, #0x2d
  403a58:	b.eq	403a7c <ferror@plt+0x242c>  // b.none
  403a5c:	cmp	w9, #0x3a
  403a60:	b.ne	403a90 <ferror@plt+0x2440>  // b.any
  403a64:	ldrb	w10, [x8, #1]
  403a68:	cbz	w10, 403a8c <ferror@plt+0x243c>
  403a6c:	cmp	w9, #0x3a
  403a70:	b.eq	403a7c <ferror@plt+0x242c>  // b.none
  403a74:	cmp	w9, #0x2d
  403a78:	b.ne	403a90 <ferror@plt+0x2440>  // b.any
  403a7c:	add	x21, x8, #0x1
  403a80:	str	xzr, [x29, #24]
  403a84:	str	wzr, [x20]
  403a88:	b	4039dc <ferror@plt+0x238c>
  403a8c:	str	w21, [x19]
  403a90:	mov	w0, wzr
  403a94:	ldp	x20, x19, [sp, #48]
  403a98:	ldp	x22, x21, [sp, #32]
  403a9c:	ldr	x23, [sp, #16]
  403aa0:	ldp	x29, x30, [sp], #64
  403aa4:	ret
  403aa8:	sub	sp, sp, #0x50
  403aac:	stp	x20, x19, [sp, #64]
  403ab0:	mov	x20, x1
  403ab4:	mov	x19, x0
  403ab8:	stp	x29, x30, [sp, #16]
  403abc:	stp	x24, x23, [sp, #32]
  403ac0:	stp	x22, x21, [sp, #48]
  403ac4:	add	x29, sp, #0x10
  403ac8:	mov	w0, wzr
  403acc:	cbz	x20, 403b98 <ferror@plt+0x2548>
  403ad0:	cbz	x19, 403b98 <ferror@plt+0x2548>
  403ad4:	add	x1, sp, #0x8
  403ad8:	mov	x0, x19
  403adc:	bl	403bb0 <ferror@plt+0x2560>
  403ae0:	mov	x21, x0
  403ae4:	mov	x1, sp
  403ae8:	mov	x0, x20
  403aec:	bl	403bb0 <ferror@plt+0x2560>
  403af0:	ldp	x24, x22, [sp]
  403af4:	adds	x8, x24, x22
  403af8:	b.eq	403b24 <ferror@plt+0x24d4>  // b.none
  403afc:	mov	x23, x0
  403b00:	cmp	x8, #0x1
  403b04:	b.ne	403b4c <ferror@plt+0x24fc>  // b.any
  403b08:	cbz	x21, 403b30 <ferror@plt+0x24e0>
  403b0c:	ldrb	w8, [x21]
  403b10:	cmp	w8, #0x2f
  403b14:	b.ne	403b30 <ferror@plt+0x24e0>  // b.any
  403b18:	mov	w0, #0x1                   	// #1
  403b1c:	cbnz	w0, 403b8c <ferror@plt+0x253c>
  403b20:	b	403ac8 <ferror@plt+0x2478>
  403b24:	mov	w0, #0x1                   	// #1
  403b28:	cbnz	w0, 403b8c <ferror@plt+0x253c>
  403b2c:	b	403ac8 <ferror@plt+0x2478>
  403b30:	cbz	x23, 403b4c <ferror@plt+0x24fc>
  403b34:	ldrb	w8, [x23]
  403b38:	cmp	w8, #0x2f
  403b3c:	b.ne	403b4c <ferror@plt+0x24fc>  // b.any
  403b40:	mov	w0, #0x1                   	// #1
  403b44:	cbnz	w0, 403b8c <ferror@plt+0x253c>
  403b48:	b	403ac8 <ferror@plt+0x2478>
  403b4c:	mov	w0, #0x3                   	// #3
  403b50:	cbz	x21, 403b78 <ferror@plt+0x2528>
  403b54:	cbz	x23, 403b78 <ferror@plt+0x2528>
  403b58:	cmp	x22, x24
  403b5c:	b.ne	403b78 <ferror@plt+0x2528>  // b.any
  403b60:	mov	x0, x21
  403b64:	mov	x1, x23
  403b68:	mov	x2, x22
  403b6c:	bl	401410 <strncmp@plt>
  403b70:	cbz	w0, 403b80 <ferror@plt+0x2530>
  403b74:	mov	w0, #0x3                   	// #3
  403b78:	cbnz	w0, 403b8c <ferror@plt+0x253c>
  403b7c:	b	403ac8 <ferror@plt+0x2478>
  403b80:	add	x19, x21, x22
  403b84:	add	x20, x23, x24
  403b88:	cbz	w0, 403ac8 <ferror@plt+0x2478>
  403b8c:	cmp	w0, #0x3
  403b90:	b.ne	403b98 <ferror@plt+0x2548>  // b.any
  403b94:	mov	w0, wzr
  403b98:	ldp	x20, x19, [sp, #64]
  403b9c:	ldp	x22, x21, [sp, #48]
  403ba0:	ldp	x24, x23, [sp, #32]
  403ba4:	ldp	x29, x30, [sp, #16]
  403ba8:	add	sp, sp, #0x50
  403bac:	ret
  403bb0:	mov	x8, x0
  403bb4:	str	xzr, [x1]
  403bb8:	mov	x0, x8
  403bbc:	cbz	x8, 403c04 <ferror@plt+0x25b4>
  403bc0:	ldrb	w9, [x0]
  403bc4:	cmp	w9, #0x2f
  403bc8:	b.ne	403bdc <ferror@plt+0x258c>  // b.any
  403bcc:	mov	x8, x0
  403bd0:	ldrb	w10, [x8, #1]!
  403bd4:	cmp	w10, #0x2f
  403bd8:	b.eq	403bb8 <ferror@plt+0x2568>  // b.none
  403bdc:	cbz	w9, 403c00 <ferror@plt+0x25b0>
  403be0:	mov	w8, #0x1                   	// #1
  403be4:	str	x8, [x1]
  403be8:	ldrb	w9, [x0, x8]
  403bec:	cbz	w9, 403c04 <ferror@plt+0x25b4>
  403bf0:	cmp	w9, #0x2f
  403bf4:	b.eq	403c04 <ferror@plt+0x25b4>  // b.none
  403bf8:	add	x8, x8, #0x1
  403bfc:	b	403be4 <ferror@plt+0x2594>
  403c00:	mov	x0, xzr
  403c04:	ret
  403c08:	stp	x29, x30, [sp, #-64]!
  403c0c:	orr	x8, x0, x1
  403c10:	stp	x24, x23, [sp, #16]
  403c14:	stp	x22, x21, [sp, #32]
  403c18:	stp	x20, x19, [sp, #48]
  403c1c:	mov	x29, sp
  403c20:	cbz	x8, 403c54 <ferror@plt+0x2604>
  403c24:	mov	x19, x1
  403c28:	mov	x22, x0
  403c2c:	mov	x20, x2
  403c30:	cbz	x0, 403c68 <ferror@plt+0x2618>
  403c34:	cbz	x19, 403c7c <ferror@plt+0x262c>
  403c38:	mov	x0, x22
  403c3c:	bl	401320 <strlen@plt>
  403c40:	mvn	x8, x0
  403c44:	cmp	x8, x20
  403c48:	b.cs	403c84 <ferror@plt+0x2634>  // b.hs, b.nlast
  403c4c:	mov	x21, xzr
  403c50:	b	403cc0 <ferror@plt+0x2670>
  403c54:	adrp	x0, 404000 <ferror@plt+0x29b0>
  403c58:	add	x0, x0, #0x559
  403c5c:	bl	401470 <strdup@plt>
  403c60:	mov	x21, x0
  403c64:	b	403cc0 <ferror@plt+0x2670>
  403c68:	mov	x0, x19
  403c6c:	mov	x1, x20
  403c70:	bl	401560 <strndup@plt>
  403c74:	mov	x21, x0
  403c78:	b	403cc0 <ferror@plt+0x2670>
  403c7c:	mov	x0, x22
  403c80:	b	403c5c <ferror@plt+0x260c>
  403c84:	add	x24, x0, x20
  403c88:	mov	x23, x0
  403c8c:	add	x0, x24, #0x1
  403c90:	bl	4013f0 <malloc@plt>
  403c94:	mov	x21, x0
  403c98:	cbz	x0, 403cc0 <ferror@plt+0x2670>
  403c9c:	mov	x0, x21
  403ca0:	mov	x1, x22
  403ca4:	mov	x2, x23
  403ca8:	bl	4012f0 <memcpy@plt>
  403cac:	add	x0, x21, x23
  403cb0:	mov	x1, x19
  403cb4:	mov	x2, x20
  403cb8:	bl	4012f0 <memcpy@plt>
  403cbc:	strb	wzr, [x21, x24]
  403cc0:	mov	x0, x21
  403cc4:	ldp	x20, x19, [sp, #48]
  403cc8:	ldp	x22, x21, [sp, #32]
  403ccc:	ldp	x24, x23, [sp, #16]
  403cd0:	ldp	x29, x30, [sp], #64
  403cd4:	ret
  403cd8:	stp	x29, x30, [sp, #-32]!
  403cdc:	stp	x20, x19, [sp, #16]
  403ce0:	mov	x19, x1
  403ce4:	mov	x20, x0
  403ce8:	mov	x29, sp
  403cec:	cbz	x1, 403d00 <ferror@plt+0x26b0>
  403cf0:	mov	x0, x19
  403cf4:	bl	401320 <strlen@plt>
  403cf8:	mov	x2, x0
  403cfc:	b	403d04 <ferror@plt+0x26b4>
  403d00:	mov	x2, xzr
  403d04:	mov	x0, x20
  403d08:	mov	x1, x19
  403d0c:	bl	403c08 <ferror@plt+0x25b8>
  403d10:	ldp	x20, x19, [sp, #16]
  403d14:	ldp	x29, x30, [sp], #32
  403d18:	ret
  403d1c:	sub	sp, sp, #0x120
  403d20:	stp	x29, x30, [sp, #256]
  403d24:	add	x29, sp, #0x100
  403d28:	add	x9, sp, #0x80
  403d2c:	mov	x10, sp
  403d30:	mov	x11, #0xffffffffffffffd0    	// #-48
  403d34:	add	x8, x29, #0x20
  403d38:	movk	x11, #0xff80, lsl #32
  403d3c:	add	x9, x9, #0x30
  403d40:	add	x10, x10, #0x80
  403d44:	stp	x8, x9, [x29, #-32]
  403d48:	stp	x10, x11, [x29, #-16]
  403d4c:	stp	q1, q2, [sp, #16]
  403d50:	str	q0, [sp]
  403d54:	ldp	q0, q1, [x29, #-32]
  403d58:	stp	x28, x19, [sp, #272]
  403d5c:	mov	x19, x0
  403d60:	stp	x2, x3, [sp, #128]
  403d64:	sub	x0, x29, #0x28
  403d68:	sub	x2, x29, #0x50
  403d6c:	stp	x4, x5, [sp, #144]
  403d70:	stp	x6, x7, [sp, #160]
  403d74:	stp	q3, q4, [sp, #48]
  403d78:	stp	q5, q6, [sp, #80]
  403d7c:	str	q7, [sp, #112]
  403d80:	stp	q0, q1, [x29, #-80]
  403d84:	bl	401550 <vasprintf@plt>
  403d88:	tbnz	w0, #31, 403db0 <ferror@plt+0x2760>
  403d8c:	ldur	x1, [x29, #-40]
  403d90:	sxtw	x2, w0
  403d94:	mov	x0, x19
  403d98:	bl	403c08 <ferror@plt+0x25b8>
  403d9c:	ldur	x8, [x29, #-40]
  403da0:	mov	x19, x0
  403da4:	mov	x0, x8
  403da8:	bl	401540 <free@plt>
  403dac:	b	403db4 <ferror@plt+0x2764>
  403db0:	mov	x19, xzr
  403db4:	mov	x0, x19
  403db8:	ldp	x28, x19, [sp, #272]
  403dbc:	ldp	x29, x30, [sp, #256]
  403dc0:	add	sp, sp, #0x120
  403dc4:	ret
  403dc8:	stp	x29, x30, [sp, #-80]!
  403dcc:	stp	x24, x23, [sp, #32]
  403dd0:	stp	x22, x21, [sp, #48]
  403dd4:	stp	x20, x19, [sp, #64]
  403dd8:	ldr	x19, [x0]
  403ddc:	str	x25, [sp, #16]
  403de0:	mov	x29, sp
  403de4:	ldrb	w8, [x19]
  403de8:	cbz	w8, 403ee8 <ferror@plt+0x2898>
  403dec:	mov	x20, x0
  403df0:	mov	x22, x1
  403df4:	mov	x0, x19
  403df8:	mov	x1, x2
  403dfc:	mov	w23, w3
  403e00:	mov	x21, x2
  403e04:	bl	401570 <strspn@plt>
  403e08:	add	x19, x19, x0
  403e0c:	ldrb	w8, [x19]
  403e10:	cbz	x8, 403ee4 <ferror@plt+0x2894>
  403e14:	cbz	w23, 403e9c <ferror@plt+0x284c>
  403e18:	cmp	w8, #0x3f
  403e1c:	b.hi	403eb4 <ferror@plt+0x2864>  // b.pmore
  403e20:	mov	w9, #0x1                   	// #1
  403e24:	lsl	x8, x9, x8
  403e28:	mov	x9, #0x1                   	// #1
  403e2c:	movk	x9, #0x84, lsl #32
  403e30:	and	x8, x8, x9
  403e34:	cbz	x8, 403eb4 <ferror@plt+0x2864>
  403e38:	mov	x23, x19
  403e3c:	ldrb	w25, [x23], #1
  403e40:	add	x1, x29, #0x1c
  403e44:	strb	wzr, [x29, #29]
  403e48:	mov	x0, x23
  403e4c:	strb	w25, [x29, #28]
  403e50:	bl	403f20 <ferror@plt+0x28d0>
  403e54:	str	x0, [x22]
  403e58:	add	x8, x0, x19
  403e5c:	ldrb	w9, [x8, #1]
  403e60:	mov	w8, wzr
  403e64:	cbz	w9, 403f0c <ferror@plt+0x28bc>
  403e68:	cmp	w9, w25
  403e6c:	b.ne	403f0c <ferror@plt+0x28bc>  // b.any
  403e70:	add	x8, x0, x19
  403e74:	ldrsb	w1, [x8, #2]
  403e78:	mov	x24, x0
  403e7c:	cbz	w1, 403e8c <ferror@plt+0x283c>
  403e80:	mov	x0, x21
  403e84:	bl	401580 <strchr@plt>
  403e88:	cbz	x0, 403f08 <ferror@plt+0x28b8>
  403e8c:	add	x8, x19, x24
  403e90:	add	x19, x8, #0x2
  403e94:	mov	w8, #0x1                   	// #1
  403e98:	b	403f10 <ferror@plt+0x28c0>
  403e9c:	mov	x0, x19
  403ea0:	mov	x1, x21
  403ea4:	bl	4015f0 <strcspn@plt>
  403ea8:	str	x0, [x22]
  403eac:	add	x22, x19, x0
  403eb0:	b	403edc <ferror@plt+0x288c>
  403eb4:	mov	x0, x19
  403eb8:	mov	x1, x21
  403ebc:	bl	403f20 <ferror@plt+0x28d0>
  403ec0:	str	x0, [x22]
  403ec4:	add	x22, x19, x0
  403ec8:	ldrsb	w1, [x22]
  403ecc:	cbz	w1, 403edc <ferror@plt+0x288c>
  403ed0:	mov	x0, x21
  403ed4:	bl	401580 <strchr@plt>
  403ed8:	cbz	x0, 403ee4 <ferror@plt+0x2894>
  403edc:	str	x22, [x20]
  403ee0:	b	403eec <ferror@plt+0x289c>
  403ee4:	str	x19, [x20]
  403ee8:	mov	x19, xzr
  403eec:	mov	x0, x19
  403ef0:	ldp	x20, x19, [sp, #64]
  403ef4:	ldp	x22, x21, [sp, #48]
  403ef8:	ldp	x24, x23, [sp, #32]
  403efc:	ldr	x25, [sp, #16]
  403f00:	ldp	x29, x30, [sp], #80
  403f04:	ret
  403f08:	mov	w8, wzr
  403f0c:	mov	x23, x19
  403f10:	str	x19, [x20]
  403f14:	mov	x19, x23
  403f18:	tbz	w8, #0, 403ee8 <ferror@plt+0x2898>
  403f1c:	b	403eec <ferror@plt+0x289c>
  403f20:	stp	x29, x30, [sp, #-48]!
  403f24:	stp	x22, x21, [sp, #16]
  403f28:	stp	x20, x19, [sp, #32]
  403f2c:	ldrb	w8, [x0]
  403f30:	mov	x29, sp
  403f34:	cbz	w8, 403f84 <ferror@plt+0x2934>
  403f38:	mov	x19, x1
  403f3c:	mov	x22, xzr
  403f40:	mov	w20, wzr
  403f44:	add	x21, x0, #0x1
  403f48:	b	403f6c <ferror@plt+0x291c>
  403f4c:	sxtb	w1, w8
  403f50:	mov	x0, x19
  403f54:	bl	401580 <strchr@plt>
  403f58:	cbnz	x0, 403f90 <ferror@plt+0x2940>
  403f5c:	mov	w20, wzr
  403f60:	ldrb	w8, [x21, x22]
  403f64:	add	x22, x22, #0x1
  403f68:	cbz	w8, 403f90 <ferror@plt+0x2940>
  403f6c:	cbnz	w20, 403f5c <ferror@plt+0x290c>
  403f70:	and	w9, w8, #0xff
  403f74:	cmp	w9, #0x5c
  403f78:	b.ne	403f4c <ferror@plt+0x28fc>  // b.any
  403f7c:	mov	w20, #0x1                   	// #1
  403f80:	b	403f60 <ferror@plt+0x2910>
  403f84:	mov	w20, wzr
  403f88:	mov	w22, wzr
  403f8c:	b	403f90 <ferror@plt+0x2940>
  403f90:	sub	w8, w22, w20
  403f94:	ldp	x20, x19, [sp, #32]
  403f98:	ldp	x22, x21, [sp, #16]
  403f9c:	sxtw	x0, w8
  403fa0:	ldp	x29, x30, [sp], #48
  403fa4:	ret
  403fa8:	stp	x29, x30, [sp, #-32]!
  403fac:	str	x19, [sp, #16]
  403fb0:	mov	x19, x0
  403fb4:	mov	x29, sp
  403fb8:	mov	x0, x19
  403fbc:	bl	401440 <fgetc@plt>
  403fc0:	cmn	w0, #0x1
  403fc4:	b.eq	403fd8 <ferror@plt+0x2988>  // b.none
  403fc8:	cmp	w0, #0xa
  403fcc:	b.ne	403fb8 <ferror@plt+0x2968>  // b.any
  403fd0:	mov	w0, wzr
  403fd4:	b	403fdc <ferror@plt+0x298c>
  403fd8:	mov	w0, #0x1                   	// #1
  403fdc:	ldr	x19, [sp, #16]
  403fe0:	ldp	x29, x30, [sp], #32
  403fe4:	ret
  403fe8:	stp	x29, x30, [sp, #-64]!
  403fec:	mov	x29, sp
  403ff0:	stp	x19, x20, [sp, #16]
  403ff4:	adrp	x20, 414000 <ferror@plt+0x129b0>
  403ff8:	add	x20, x20, #0xdf0
  403ffc:	stp	x21, x22, [sp, #32]
  404000:	adrp	x21, 414000 <ferror@plt+0x129b0>
  404004:	add	x21, x21, #0xde8
  404008:	sub	x20, x20, x21
  40400c:	mov	w22, w0
  404010:	stp	x23, x24, [sp, #48]
  404014:	mov	x23, x1
  404018:	mov	x24, x2
  40401c:	bl	4012b8 <memcpy@plt-0x38>
  404020:	cmp	xzr, x20, asr #3
  404024:	b.eq	404050 <ferror@plt+0x2a00>  // b.none
  404028:	asr	x20, x20, #3
  40402c:	mov	x19, #0x0                   	// #0
  404030:	ldr	x3, [x21, x19, lsl #3]
  404034:	mov	x2, x24
  404038:	add	x19, x19, #0x1
  40403c:	mov	x1, x23
  404040:	mov	w0, w22
  404044:	blr	x3
  404048:	cmp	x20, x19
  40404c:	b.ne	404030 <ferror@plt+0x29e0>  // b.any
  404050:	ldp	x19, x20, [sp, #16]
  404054:	ldp	x21, x22, [sp, #32]
  404058:	ldp	x23, x24, [sp, #48]
  40405c:	ldp	x29, x30, [sp], #64
  404060:	ret
  404064:	nop
  404068:	ret
  40406c:	nop
  404070:	adrp	x2, 415000 <ferror@plt+0x139b0>
  404074:	mov	x1, #0x0                   	// #0
  404078:	ldr	x2, [x2, #448]
  40407c:	b	401380 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404080 <.fini>:
  404080:	stp	x29, x30, [sp, #-16]!
  404084:	mov	x29, sp
  404088:	ldp	x29, x30, [sp], #16
  40408c:	ret
