
#SeqL-locked flip-flops Stage connection logic
NUM_REG_4__2 = BUF(U680_1enc)
NUM_REG_4__3 = BUF(U680_2enc)

#SeqL-locked flip-flops Stage connection logic
NUM_REG_3__2 = BUF(U679_1enc)
NUM_REG_3__3 = BUF(U679_2enc)

#SeqL-locked flip-flops Stage connection logic
NUM_REG_2__2 = BUF(U678_1enc)
NUM_REG_2__3 = BUF(U678_2enc)
NUM_REG_1__2 = BUF(U677_1)
NUM_REG_1__3 = BUF(U677_2)
NUM_REG_0__2 = BUF(U676_1)
NUM_REG_0__3 = BUF(U676_2)
MAR_REG_4__2 = BUF(U675_1)
MAR_REG_4__3 = BUF(U675_2)
MAR_REG_3__2 = BUF(U674_1)
MAR_REG_3__3 = BUF(U674_2)
MAR_REG_2__2 = BUF(U673_1)
MAR_REG_2__3 = BUF(U673_2)
MAR_REG_1__2 = BUF(U672_1)
MAR_REG_1__3 = BUF(U672_2)
MAR_REG_0__2 = BUF(U671_1)
MAR_REG_0__3 = BUF(U671_2)
TEMP_REG_8__2 = BUF(U727_1)
TEMP_REG_8__3 = BUF(U727_2)
TEMP_REG_7__2 = BUF(U728_1)
TEMP_REG_7__3 = BUF(U728_2)
TEMP_REG_6__2 = BUF(U729_1)
TEMP_REG_6__3 = BUF(U729_2)
TEMP_REG_5__2 = BUF(U730_1)
TEMP_REG_5__3 = BUF(U730_2)
TEMP_REG_4__2 = BUF(U731_1)
TEMP_REG_4__3 = BUF(U731_2)
TEMP_REG_3__2 = BUF(U732_1)
TEMP_REG_3__3 = BUF(U732_2)
TEMP_REG_2__2 = BUF(U733_1)
TEMP_REG_2__3 = BUF(U733_2)
TEMP_REG_1__2 = BUF(U734_1)
TEMP_REG_1__3 = BUF(U734_2)
TEMP_REG_0__2 = BUF(U735_1)
TEMP_REG_0__3 = BUF(U735_2)
MAX_REG_8__2 = BUF(U736_1)
MAX_REG_8__3 = BUF(U736_2)
MAX_REG_7__2 = BUF(U737_1)
MAX_REG_7__3 = BUF(U737_2)
MAX_REG_6__2 = BUF(U738_1)
MAX_REG_6__3 = BUF(U738_2)
MAX_REG_5__2 = BUF(U739_1)
MAX_REG_5__3 = BUF(U739_2)
MAX_REG_4__2 = BUF(U740_1)
MAX_REG_4__3 = BUF(U740_2)
MAX_REG_3__2 = BUF(U741_1)
MAX_REG_3__3 = BUF(U741_2)
MAX_REG_2__2 = BUF(U742_1)
MAX_REG_2__3 = BUF(U742_2)
MAX_REG_1__2 = BUF(U743_1)
MAX_REG_1__3 = BUF(U743_2)
MAX_REG_0__2 = BUF(U744_1)
MAX_REG_0__3 = BUF(U744_2)
EN_DISP_REG_2 = BUF(U670_1)
EN_DISP_REG_3 = BUF(U670_2)
RES_DISP_REG_2 = BUF(U669_1)
RES_DISP_REG_3 = BUF(U669_2)
FLAG_REG_2 = BUF(U668_1)
FLAG_REG_3 = BUF(U668_2)
STATO_REG_0__2 = BUF(U645_1)
STATO_REG_0__3 = BUF(U645_2)
STATO_REG_1__2 = BUF(U644_1)
STATO_REG_1__3 = BUF(U644_2)
STATO_REG_2__2 = BUF(U643_1)
STATO_REG_2__3 = BUF(U643_2)
