Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 14 11:53:48 2025
| Host         : pc-Warre running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file space_invaders_timing_summary_routed.rpt -pb space_invaders_timing_summary_routed.pb -rpx space_invaders_timing_summary_routed.rpx -warn_on_violation
| Design       : space_invaders
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 351 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.893        0.000                      0                  505        0.120        0.000                      0                  505        3.000        0.000                       0                   357  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         26.893        0.000                      0                  505        0.218        0.000                      0                  505       19.500        0.000                       0                   353  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       26.896        0.000                      0                  505        0.218        0.000                      0                  505       19.500        0.000                       0                   353  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         26.893        0.000                      0                  505        0.120        0.000                      0                  505  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       26.893        0.000                      0                  505        0.120        0.000                      0                  505  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.893ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.871ns  (logic 2.621ns (20.364%)  route 10.250ns (79.636%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.957    11.994    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.103    38.887    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                 26.893    

Slack (MET) :             26.899ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 2.621ns (20.377%)  route 10.242ns (79.623%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.949    11.986    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.105    38.885    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.885    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 26.899    

Slack (MET) :             27.297ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 2.621ns (20.978%)  route 9.873ns (79.022%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.581    11.618    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.075    38.915    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                 27.297    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.408ns  (logic 2.621ns (21.124%)  route 9.787ns (78.876%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.494    11.531    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.058    38.932    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.548ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.218ns  (logic 2.621ns (21.453%)  route 9.597ns (78.547%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.996    11.341    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.101    38.889    pixel_inst/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                 27.548    

Slack (MET) :             27.893ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.621ns (22.002%)  route 9.292ns (77.998%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.691    11.036    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.061    38.929    pixel_inst/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 27.893    

Slack (MET) :             27.898ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.621ns (22.023%)  route 9.280ns (77.977%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.679    11.025    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.067    38.923    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 27.898    

Slack (MET) :             28.074ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 2.621ns (22.379%)  route 9.091ns (77.621%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.490    10.835    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.081    38.909    pixel_inst/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 28.074    

Slack (MET) :             29.964ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 2.447ns (24.682%)  route 7.467ns (75.318%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630    -0.882    bullet_inst/CLK
    SLICE_X2Y16          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    -0.404 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          1.251     0.848    bullet_inst/Q[3]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.175 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.441     1.615    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.326     1.941 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.647     3.589    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  bullet_inst/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.472     4.185    bullet_inst/i__carry__0_i_2__7_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.673 f  bullet_inst/hit2_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.558     5.231    bullet_inst/hit215_in
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.332     5.563 f  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           0.867     6.431    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.555 r  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.418     7.973    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.124     8.097 r  bullet_inst/by[6]_i_2/O
                         net (fo=3, routed)           0.812     8.909    bullet_inst/by[6]_i_2_n_0
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     9.033 r  bullet_inst/by[2]_i_1/O
                         net (fo=1, routed)           0.000     9.033    bullet_inst/by[2]_i_1_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.449    38.454    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[2]/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.098    38.920    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.077    38.997    bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                 29.964    

Slack (MET) :             29.970ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 2.323ns (24.045%)  route 7.338ns (75.955%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630    -0.882    bullet_inst/CLK
    SLICE_X2Y16          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    -0.404 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          1.251     0.848    bullet_inst/Q[3]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.175 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.441     1.615    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.326     1.941 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.647     3.589    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  bullet_inst/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.472     4.185    bullet_inst/i__carry__0_i_2__7_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.673 r  bullet_inst/hit2_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.558     5.231    bullet_inst/hit215_in
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.332     5.563 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           0.867     6.431    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.555 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.560     8.115    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.239 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.540     8.779    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y9          FDCE                                         r  bullet_inst/by_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.448    38.453    bullet_inst/CLK
    SLICE_X12Y9          FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.098    38.919    
    SLICE_X12Y9          FDCE (Setup_fdce_C_CE)      -0.169    38.750    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 game_logic_inst/hit_guard_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/game_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.322%)  route 0.116ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.593    -0.588    game_logic_inst/clk_out1
    SLICE_X6Y3           FDCE                                         r  game_logic_inst/hit_guard_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  game_logic_inst/hit_guard_reg/Q
                         net (fo=3, routed)           0.116    -0.308    game_logic_inst/hit_guard
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  game_logic_inst/game_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.263    game_logic_inst/game_over_reg_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  game_logic_inst/game_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    game_logic_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  game_logic_inst/game_over_reg_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.091    -0.481    game_logic_inst/game_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.382%)  route 0.169ns (47.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X15Y4          FDCE                                         r  enemy_inst/down_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  enemy_inst/down_counter_reg[13]/Q
                         net (fo=27, routed)          0.169    -0.305    enemy_inst/down_counter_reg_n_0_[13]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  enemy_inst/down_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    enemy_inst/down_counter[14]
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[14]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.120    -0.482    enemy_inst/down_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.799%)  route 0.173ns (48.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X15Y4          FDCE                                         r  enemy_inst/down_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  enemy_inst/down_counter_reg[13]/Q
                         net (fo=27, routed)          0.173    -0.301    enemy_inst/down_counter_reg_n_0_[13]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  enemy_inst/down_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    enemy_inst/down_counter[16]
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[16]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.121    -0.481    enemy_inst/down_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    enemy_bullet_inst/clk_out1
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  enemy_bullet_inst/by_reg[8]/Q
                         net (fo=8, routed)           0.139    -0.287    enemy_bullet_inst/by_reg[8]_0[3]
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  enemy_bullet_inst/by[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.242    enemy_bullet_inst/by[8]_i_2__0_n_0
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.863    -0.827    enemy_bullet_inst/clk_out1
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.468    enemy_bullet_inst/by_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X0Y0           FDCE                                         r  vga_sync_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[1]/Q
                         net (fo=40, routed)          0.145    -0.299    vga_sync_inst/vcount_reg[9]_0[1]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  vga_sync_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_sync_inst/vcount[5]_i_1_n_0
    SLICE_X1Y0           FDCE                                         r  vga_sync_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X1Y0           FDCE                                         r  vga_sync_inst/vcount_reg[5]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.091    -0.481    vga_sync_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 player_inst/x_pos_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_inst/x_pos_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    player_inst/clk_out1
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  player_inst/x_pos_reg[3]/Q
                         net (fo=24, routed)          0.134    -0.314    player_inst/Q[2]
    SLICE_X5Y9           LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  player_inst/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    player_inst/p_0_in[3]
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.863    -0.827    player_inst/clk_out1
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X5Y9           FDPE (Hold_fdpe_C_D)         0.092    -0.497    player_inst/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bullet_inst/by_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.887%)  route 0.180ns (49.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X13Y9          FDCE                                         r  bullet_inst/by_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  bullet_inst/by_reg[5]/Q
                         net (fo=18, routed)          0.180    -0.296    bullet_inst/by_reg[8]_0[3]
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.251 r  bullet_inst/by[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    bullet_inst/by[6]_i_1__0_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[6]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121    -0.479    bullet_inst/by_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.336%)  route 0.144ns (43.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.593    -0.588    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          0.144    -0.303    vga_sync_inst/Q[5]
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  vga_sync_inst/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_sync_inst/hcount[8]
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.092    -0.496    vga_sync_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.539%)  route 0.167ns (44.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X12Y6          FDCE                                         r  enemy_inst/down_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.451 f  enemy_inst/down_counter_reg[25]/Q
                         net (fo=27, routed)          0.167    -0.284    enemy_inst/down_counter_reg_n_0_[25]
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  enemy_inst/down_counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    enemy_inst/down_counter[20]
    SLICE_X12Y5          FDCE                                         r  enemy_inst/down_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X12Y5          FDCE                                         r  enemy_inst/down_counter_reg[20]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X12Y5          FDCE (Hold_fdce_C_D)         0.121    -0.478    enemy_inst/down_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.111%)  route 0.151ns (39.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    enemy_bullet_inst/clk_out1
    SLICE_X5Y7           FDCE                                         r  enemy_bullet_inst/by_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.128    -0.461 r  enemy_bullet_inst/by_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.311    enemy_bullet_inst/by_reg_n_0_[1]
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.099    -0.212 r  enemy_bullet_inst/by[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    enemy_bullet_inst/by[2]_i_1__0_n_0
    SLICE_X6Y6           FDCE                                         r  enemy_bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    enemy_bullet_inst/clk_out1
    SLICE_X6Y6           FDCE                                         r  enemy_bullet_inst/by_reg[2]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y6           FDCE (Hold_fdce_C_D)         0.121    -0.451    enemy_bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X13Y8      bullet_inst/active_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y16      bullet_inst/bx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y13      bullet_inst/bx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y16      bullet_inst/bx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y16      bullet_inst/bx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y14      bullet_inst/bx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y16      bullet_inst/bx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y16      bullet_inst/bx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      enemy_inst/ex_reg[1][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     enemy_inst/ex_reg[3][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y16      bullet_inst/bx_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y16      bullet_inst/bx_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y16      bullet_inst/bx_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y13      bullet_inst/bx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y13      bullet_inst/bx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      bullet_inst/bx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      bullet_inst/bx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y16      bullet_inst/bx_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.896ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.871ns  (logic 2.621ns (20.364%)  route 10.250ns (79.636%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.957    11.994    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.103    38.890    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                 26.896    

Slack (MET) :             26.902ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 2.621ns (20.377%)  route 10.242ns (79.623%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.949    11.986    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.105    38.888    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.888    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 26.902    

Slack (MET) :             27.300ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 2.621ns (20.978%)  route 9.873ns (79.022%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.581    11.618    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.075    38.918    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                 27.300    

Slack (MET) :             27.404ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.408ns  (logic 2.621ns (21.124%)  route 9.787ns (78.876%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.494    11.531    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.058    38.935    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.935    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 27.404    

Slack (MET) :             27.551ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.218ns  (logic 2.621ns (21.453%)  route 9.597ns (78.547%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.996    11.341    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.101    38.892    pixel_inst/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.892    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                 27.551    

Slack (MET) :             27.896ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.621ns (22.002%)  route 9.292ns (77.998%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.691    11.036    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.061    38.932    pixel_inst/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 27.896    

Slack (MET) :             27.901ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.621ns (22.023%)  route 9.280ns (77.977%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.679    11.025    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.067    38.926    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 27.901    

Slack (MET) :             28.077ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 2.621ns (22.379%)  route 9.091ns (77.621%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.490    10.835    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.081    38.912    pixel_inst/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 28.077    

Slack (MET) :             29.967ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 2.447ns (24.682%)  route 7.467ns (75.318%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630    -0.882    bullet_inst/CLK
    SLICE_X2Y16          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    -0.404 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          1.251     0.848    bullet_inst/Q[3]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.175 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.441     1.615    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.326     1.941 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.647     3.589    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  bullet_inst/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.472     4.185    bullet_inst/i__carry__0_i_2__7_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.673 f  bullet_inst/hit2_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.558     5.231    bullet_inst/hit215_in
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.332     5.563 f  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           0.867     6.431    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.555 r  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.418     7.973    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.124     8.097 r  bullet_inst/by[6]_i_2/O
                         net (fo=3, routed)           0.812     8.909    bullet_inst/by[6]_i_2_n_0
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     9.033 r  bullet_inst/by[2]_i_1/O
                         net (fo=1, routed)           0.000     9.033    bullet_inst/by[2]_i_1_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.449    38.454    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[2]/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.094    38.923    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.077    39.000    bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                 29.967    

Slack (MET) :             29.974ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 2.323ns (24.045%)  route 7.338ns (75.955%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630    -0.882    bullet_inst/CLK
    SLICE_X2Y16          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    -0.404 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          1.251     0.848    bullet_inst/Q[3]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.175 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.441     1.615    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.326     1.941 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.647     3.589    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  bullet_inst/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.472     4.185    bullet_inst/i__carry__0_i_2__7_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.673 r  bullet_inst/hit2_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.558     5.231    bullet_inst/hit215_in
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.332     5.563 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           0.867     6.431    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.555 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.560     8.115    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.239 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.540     8.779    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y9          FDCE                                         r  bullet_inst/by_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.448    38.453    bullet_inst/CLK
    SLICE_X12Y9          FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.094    38.922    
    SLICE_X12Y9          FDCE (Setup_fdce_C_CE)      -0.169    38.753    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 game_logic_inst/hit_guard_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/game_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.322%)  route 0.116ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.593    -0.588    game_logic_inst/clk_out1
    SLICE_X6Y3           FDCE                                         r  game_logic_inst/hit_guard_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  game_logic_inst/hit_guard_reg/Q
                         net (fo=3, routed)           0.116    -0.308    game_logic_inst/hit_guard
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  game_logic_inst/game_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.263    game_logic_inst/game_over_reg_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  game_logic_inst/game_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    game_logic_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  game_logic_inst/game_over_reg_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.091    -0.481    game_logic_inst/game_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.382%)  route 0.169ns (47.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X15Y4          FDCE                                         r  enemy_inst/down_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  enemy_inst/down_counter_reg[13]/Q
                         net (fo=27, routed)          0.169    -0.305    enemy_inst/down_counter_reg_n_0_[13]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  enemy_inst/down_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    enemy_inst/down_counter[14]
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[14]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.120    -0.482    enemy_inst/down_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.799%)  route 0.173ns (48.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X15Y4          FDCE                                         r  enemy_inst/down_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  enemy_inst/down_counter_reg[13]/Q
                         net (fo=27, routed)          0.173    -0.301    enemy_inst/down_counter_reg_n_0_[13]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  enemy_inst/down_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    enemy_inst/down_counter[16]
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[16]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.121    -0.481    enemy_inst/down_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    enemy_bullet_inst/clk_out1
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  enemy_bullet_inst/by_reg[8]/Q
                         net (fo=8, routed)           0.139    -0.287    enemy_bullet_inst/by_reg[8]_0[3]
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  enemy_bullet_inst/by[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.242    enemy_bullet_inst/by[8]_i_2__0_n_0
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.863    -0.827    enemy_bullet_inst/clk_out1
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.468    enemy_bullet_inst/by_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X0Y0           FDCE                                         r  vga_sync_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[1]/Q
                         net (fo=40, routed)          0.145    -0.299    vga_sync_inst/vcount_reg[9]_0[1]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  vga_sync_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_sync_inst/vcount[5]_i_1_n_0
    SLICE_X1Y0           FDCE                                         r  vga_sync_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X1Y0           FDCE                                         r  vga_sync_inst/vcount_reg[5]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.091    -0.481    vga_sync_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 player_inst/x_pos_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_inst/x_pos_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    player_inst/clk_out1
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  player_inst/x_pos_reg[3]/Q
                         net (fo=24, routed)          0.134    -0.314    player_inst/Q[2]
    SLICE_X5Y9           LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  player_inst/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    player_inst/p_0_in[3]
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.863    -0.827    player_inst/clk_out1
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X5Y9           FDPE (Hold_fdpe_C_D)         0.092    -0.497    player_inst/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bullet_inst/by_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.887%)  route 0.180ns (49.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X13Y9          FDCE                                         r  bullet_inst/by_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  bullet_inst/by_reg[5]/Q
                         net (fo=18, routed)          0.180    -0.296    bullet_inst/by_reg[8]_0[3]
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.251 r  bullet_inst/by[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    bullet_inst/by[6]_i_1__0_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[6]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121    -0.479    bullet_inst/by_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.336%)  route 0.144ns (43.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.593    -0.588    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          0.144    -0.303    vga_sync_inst/Q[5]
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  vga_sync_inst/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_sync_inst/hcount[8]
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.092    -0.496    vga_sync_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.539%)  route 0.167ns (44.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X12Y6          FDCE                                         r  enemy_inst/down_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.451 f  enemy_inst/down_counter_reg[25]/Q
                         net (fo=27, routed)          0.167    -0.284    enemy_inst/down_counter_reg_n_0_[25]
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  enemy_inst/down_counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    enemy_inst/down_counter[20]
    SLICE_X12Y5          FDCE                                         r  enemy_inst/down_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X12Y5          FDCE                                         r  enemy_inst/down_counter_reg[20]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X12Y5          FDCE (Hold_fdce_C_D)         0.121    -0.478    enemy_inst/down_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.111%)  route 0.151ns (39.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    enemy_bullet_inst/clk_out1
    SLICE_X5Y7           FDCE                                         r  enemy_bullet_inst/by_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.128    -0.461 r  enemy_bullet_inst/by_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.311    enemy_bullet_inst/by_reg_n_0_[1]
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.099    -0.212 r  enemy_bullet_inst/by[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    enemy_bullet_inst/by[2]_i_1__0_n_0
    SLICE_X6Y6           FDCE                                         r  enemy_bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    enemy_bullet_inst/clk_out1
    SLICE_X6Y6           FDCE                                         r  enemy_bullet_inst/by_reg[2]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y6           FDCE (Hold_fdce_C_D)         0.121    -0.451    enemy_bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X13Y8      bullet_inst/active_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y16      bullet_inst/bx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y13      bullet_inst/bx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y16      bullet_inst/bx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y16      bullet_inst/bx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y14      bullet_inst/bx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y16      bullet_inst/bx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y16      bullet_inst/bx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      enemy_inst/ex_reg[1][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     enemy_inst/ex_reg[3][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y16      bullet_inst/bx_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y16      bullet_inst/bx_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y16      bullet_inst/bx_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y13      bullet_inst/bx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y13      bullet_inst/bx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      bullet_inst/bx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      bullet_inst/bx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      bullet_inst/bx_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y16      bullet_inst/bx_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.893ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.871ns  (logic 2.621ns (20.364%)  route 10.250ns (79.636%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.957    11.994    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.103    38.887    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                 26.893    

Slack (MET) :             26.899ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 2.621ns (20.377%)  route 10.242ns (79.623%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.949    11.986    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.105    38.885    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.885    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 26.899    

Slack (MET) :             27.297ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 2.621ns (20.978%)  route 9.873ns (79.022%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.581    11.618    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.075    38.915    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                 27.297    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.408ns  (logic 2.621ns (21.124%)  route 9.787ns (78.876%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.494    11.531    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.058    38.932    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.548ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.218ns  (logic 2.621ns (21.453%)  route 9.597ns (78.547%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.996    11.341    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.101    38.889    pixel_inst/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                 27.548    

Slack (MET) :             27.893ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.621ns (22.002%)  route 9.292ns (77.998%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.691    11.036    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.061    38.929    pixel_inst/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 27.893    

Slack (MET) :             27.898ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.621ns (22.023%)  route 9.280ns (77.977%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.679    11.025    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.067    38.923    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 27.898    

Slack (MET) :             28.074ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 2.621ns (22.379%)  route 9.091ns (77.621%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.490    10.835    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.081    38.909    pixel_inst/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 28.074    

Slack (MET) :             29.964ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 2.447ns (24.682%)  route 7.467ns (75.318%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630    -0.882    bullet_inst/CLK
    SLICE_X2Y16          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    -0.404 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          1.251     0.848    bullet_inst/Q[3]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.175 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.441     1.615    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.326     1.941 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.647     3.589    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  bullet_inst/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.472     4.185    bullet_inst/i__carry__0_i_2__7_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.673 f  bullet_inst/hit2_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.558     5.231    bullet_inst/hit215_in
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.332     5.563 f  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           0.867     6.431    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.555 r  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.418     7.973    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.124     8.097 r  bullet_inst/by[6]_i_2/O
                         net (fo=3, routed)           0.812     8.909    bullet_inst/by[6]_i_2_n_0
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     9.033 r  bullet_inst/by[2]_i_1/O
                         net (fo=1, routed)           0.000     9.033    bullet_inst/by[2]_i_1_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.449    38.454    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[2]/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.098    38.920    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.077    38.997    bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                 29.964    

Slack (MET) :             29.970ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 2.323ns (24.045%)  route 7.338ns (75.955%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630    -0.882    bullet_inst/CLK
    SLICE_X2Y16          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    -0.404 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          1.251     0.848    bullet_inst/Q[3]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.175 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.441     1.615    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.326     1.941 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.647     3.589    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  bullet_inst/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.472     4.185    bullet_inst/i__carry__0_i_2__7_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.673 r  bullet_inst/hit2_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.558     5.231    bullet_inst/hit215_in
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.332     5.563 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           0.867     6.431    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.555 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.560     8.115    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.239 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.540     8.779    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y9          FDCE                                         r  bullet_inst/by_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.448    38.453    bullet_inst/CLK
    SLICE_X12Y9          FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.098    38.919    
    SLICE_X12Y9          FDCE (Setup_fdce_C_CE)      -0.169    38.750    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 game_logic_inst/hit_guard_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/game_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.322%)  route 0.116ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.593    -0.588    game_logic_inst/clk_out1
    SLICE_X6Y3           FDCE                                         r  game_logic_inst/hit_guard_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  game_logic_inst/hit_guard_reg/Q
                         net (fo=3, routed)           0.116    -0.308    game_logic_inst/hit_guard
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  game_logic_inst/game_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.263    game_logic_inst/game_over_reg_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  game_logic_inst/game_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    game_logic_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  game_logic_inst/game_over_reg_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.091    -0.384    game_logic_inst/game_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.382%)  route 0.169ns (47.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X15Y4          FDCE                                         r  enemy_inst/down_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  enemy_inst/down_counter_reg[13]/Q
                         net (fo=27, routed)          0.169    -0.305    enemy_inst/down_counter_reg_n_0_[13]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  enemy_inst/down_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    enemy_inst/down_counter[14]
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[14]/C
                         clock pessimism              0.251    -0.602    
                         clock uncertainty            0.098    -0.505    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.120    -0.385    enemy_inst/down_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.799%)  route 0.173ns (48.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X15Y4          FDCE                                         r  enemy_inst/down_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  enemy_inst/down_counter_reg[13]/Q
                         net (fo=27, routed)          0.173    -0.301    enemy_inst/down_counter_reg_n_0_[13]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  enemy_inst/down_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    enemy_inst/down_counter[16]
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[16]/C
                         clock pessimism              0.251    -0.602    
                         clock uncertainty            0.098    -0.505    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.121    -0.384    enemy_inst/down_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    enemy_bullet_inst/clk_out1
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  enemy_bullet_inst/by_reg[8]/Q
                         net (fo=8, routed)           0.139    -0.287    enemy_bullet_inst/by_reg[8]_0[3]
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  enemy_bullet_inst/by[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.242    enemy_bullet_inst/by[8]_i_2__0_n_0
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.863    -0.827    enemy_bullet_inst/clk_out1
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.371    enemy_bullet_inst/by_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X0Y0           FDCE                                         r  vga_sync_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[1]/Q
                         net (fo=40, routed)          0.145    -0.299    vga_sync_inst/vcount_reg[9]_0[1]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  vga_sync_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_sync_inst/vcount[5]_i_1_n_0
    SLICE_X1Y0           FDCE                                         r  vga_sync_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X1Y0           FDCE                                         r  vga_sync_inst/vcount_reg[5]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.091    -0.384    vga_sync_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 player_inst/x_pos_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_inst/x_pos_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    player_inst/clk_out1
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  player_inst/x_pos_reg[3]/Q
                         net (fo=24, routed)          0.134    -0.314    player_inst/Q[2]
    SLICE_X5Y9           LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  player_inst/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    player_inst/p_0_in[3]
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.863    -0.827    player_inst/clk_out1
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X5Y9           FDPE (Hold_fdpe_C_D)         0.092    -0.400    player_inst/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bullet_inst/by_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.887%)  route 0.180ns (49.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X13Y9          FDCE                                         r  bullet_inst/by_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  bullet_inst/by_reg[5]/Q
                         net (fo=18, routed)          0.180    -0.296    bullet_inst/by_reg[8]_0[3]
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.251 r  bullet_inst/by[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    bullet_inst/by[6]_i_1__0_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[6]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.098    -0.503    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121    -0.382    bullet_inst/by_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.336%)  route 0.144ns (43.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.593    -0.588    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          0.144    -0.303    vga_sync_inst/Q[5]
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  vga_sync_inst/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_sync_inst/hcount[8]
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.092    -0.399    vga_sync_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.539%)  route 0.167ns (44.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X12Y6          FDCE                                         r  enemy_inst/down_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.451 f  enemy_inst/down_counter_reg[25]/Q
                         net (fo=27, routed)          0.167    -0.284    enemy_inst/down_counter_reg_n_0_[25]
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  enemy_inst/down_counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    enemy_inst/down_counter[20]
    SLICE_X12Y5          FDCE                                         r  enemy_inst/down_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X12Y5          FDCE                                         r  enemy_inst/down_counter_reg[20]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X12Y5          FDCE (Hold_fdce_C_D)         0.121    -0.381    enemy_inst/down_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.111%)  route 0.151ns (39.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    enemy_bullet_inst/clk_out1
    SLICE_X5Y7           FDCE                                         r  enemy_bullet_inst/by_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.128    -0.461 r  enemy_bullet_inst/by_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.311    enemy_bullet_inst/by_reg_n_0_[1]
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.099    -0.212 r  enemy_bullet_inst/by[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    enemy_bullet_inst/by[2]_i_1__0_n_0
    SLICE_X6Y6           FDCE                                         r  enemy_bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    enemy_bullet_inst/clk_out1
    SLICE_X6Y6           FDCE                                         r  enemy_bullet_inst/by_reg[2]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X6Y6           FDCE (Hold_fdce_C_D)         0.121    -0.354    enemy_bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.893ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.871ns  (logic 2.621ns (20.364%)  route 10.250ns (79.636%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.957    11.994    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.103    38.887    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                 26.893    

Slack (MET) :             26.899ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.863ns  (logic 2.621ns (20.377%)  route 10.242ns (79.623%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.949    11.986    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.105    38.885    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.885    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 26.899    

Slack (MET) :             27.297ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 2.621ns (20.978%)  route 9.873ns (79.022%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.581    11.618    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.075    38.915    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                 27.297    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.408ns  (logic 2.621ns (21.124%)  route 9.787ns (78.876%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 f  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 r  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 f  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 f  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           1.536    10.913    vga_sync_inst/vga_g_reg[3]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.037 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.494    11.531    pixel_inst/vga_g_reg[3]_1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X0Y6           FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.058    38.932    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.548ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.218ns  (logic 2.621ns (21.453%)  route 9.597ns (78.547%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.996    11.341    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.101    38.889    pixel_inst/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                 27.548    

Slack (MET) :             27.893ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.621ns (22.002%)  route 9.292ns (77.998%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.691    11.036    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.061    38.929    pixel_inst/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 27.893    

Slack (MET) :             27.898ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.621ns (22.023%)  route 9.280ns (77.977%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.679    11.025    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.067    38.923    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 27.898    

Slack (MET) :             28.074ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 2.621ns (22.379%)  route 9.091ns (77.621%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.635    -0.877    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          3.756     3.335    vga_sync_inst/Q[5]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.855 r  vga_sync_inst/vga_r_reg[3]_i_336/CO[3]
                         net (fo=1, routed)           0.000     3.855    vga_sync_inst/vga_r_reg[3]_i_336_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.084 r  vga_sync_inst/vga_r_reg[3]_i_229/CO[2]
                         net (fo=33, routed)          1.420     5.504    pixel_inst/vga_r_reg[3]_i_118_0[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.686     6.190 r  pixel_inst/vga_r_reg[3]_i_339/CO[3]
                         net (fo=1, routed)           0.000     6.190    pixel_inst/vga_r_reg[3]_i_339_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  pixel_inst/vga_r_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     6.307    pixel_inst/vga_r_reg[3]_i_230_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  pixel_inst/vga_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.943     7.368    enemy_inst/vga_r[3]_i_12_1[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.492 f  enemy_inst/vga_r[3]_i_42/O
                         net (fo=1, routed)           0.541     8.033    enemy_inst/vga_r[3]_i_42_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  enemy_inst/vga_r[3]_i_12/O
                         net (fo=1, routed)           1.096     9.253    enemy_inst/vga_r[3]_i_12_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.124     9.377 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.844    10.221    enemy_inst/alive_reg[1]_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.490    10.835    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.519    38.524    pixel_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)       -0.081    38.909    pixel_inst/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 28.074    

Slack (MET) :             29.964ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 2.447ns (24.682%)  route 7.467ns (75.318%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630    -0.882    bullet_inst/CLK
    SLICE_X2Y16          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    -0.404 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          1.251     0.848    bullet_inst/Q[3]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.175 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.441     1.615    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.326     1.941 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.647     3.589    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  bullet_inst/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.472     4.185    bullet_inst/i__carry__0_i_2__7_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.673 f  bullet_inst/hit2_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.558     5.231    bullet_inst/hit215_in
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.332     5.563 f  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           0.867     6.431    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.555 r  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.418     7.973    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.124     8.097 r  bullet_inst/by[6]_i_2/O
                         net (fo=3, routed)           0.812     8.909    bullet_inst/by[6]_i_2_n_0
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     9.033 r  bullet_inst/by[2]_i_1/O
                         net (fo=1, routed)           0.000     9.033    bullet_inst/by[2]_i_1_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.449    38.454    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[2]/C
                         clock pessimism              0.564    39.017    
                         clock uncertainty           -0.098    38.920    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.077    38.997    bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                 29.964    

Slack (MET) :             29.970ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 2.323ns (24.045%)  route 7.338ns (75.955%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.630    -0.882    bullet_inst/CLK
    SLICE_X2Y16          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478    -0.404 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          1.251     0.848    bullet_inst/Q[3]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.175 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.441     1.615    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.326     1.941 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.647     3.589    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     3.713 r  bullet_inst/i__carry__0_i_2__7/O
                         net (fo=1, routed)           0.472     4.185    bullet_inst/i__carry__0_i_2__7_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.673 r  bullet_inst/hit2_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.558     5.231    bullet_inst/hit215_in
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.332     5.563 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           0.867     6.431    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.555 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.560     8.115    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.239 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.540     8.779    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y9          FDCE                                         r  bullet_inst/by_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.448    38.453    bullet_inst/CLK
    SLICE_X12Y9          FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.098    38.919    
    SLICE_X12Y9          FDCE (Setup_fdce_C_CE)      -0.169    38.750    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 game_logic_inst/hit_guard_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/game_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.322%)  route 0.116ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.593    -0.588    game_logic_inst/clk_out1
    SLICE_X6Y3           FDCE                                         r  game_logic_inst/hit_guard_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  game_logic_inst/hit_guard_reg/Q
                         net (fo=3, routed)           0.116    -0.308    game_logic_inst/hit_guard
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  game_logic_inst/game_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.263    game_logic_inst/game_over_reg_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  game_logic_inst/game_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    game_logic_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  game_logic_inst/game_over_reg_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.091    -0.384    game_logic_inst/game_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.382%)  route 0.169ns (47.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X15Y4          FDCE                                         r  enemy_inst/down_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  enemy_inst/down_counter_reg[13]/Q
                         net (fo=27, routed)          0.169    -0.305    enemy_inst/down_counter_reg_n_0_[13]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  enemy_inst/down_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    enemy_inst/down_counter[14]
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[14]/C
                         clock pessimism              0.251    -0.602    
                         clock uncertainty            0.098    -0.505    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.120    -0.385    enemy_inst/down_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.799%)  route 0.173ns (48.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X15Y4          FDCE                                         r  enemy_inst/down_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 f  enemy_inst/down_counter_reg[13]/Q
                         net (fo=27, routed)          0.173    -0.301    enemy_inst/down_counter_reg_n_0_[13]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  enemy_inst/down_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    enemy_inst/down_counter[16]
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X14Y4          FDCE                                         r  enemy_inst/down_counter_reg[16]/C
                         clock pessimism              0.251    -0.602    
                         clock uncertainty            0.098    -0.505    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.121    -0.384    enemy_inst/down_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    enemy_bullet_inst/clk_out1
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  enemy_bullet_inst/by_reg[8]/Q
                         net (fo=8, routed)           0.139    -0.287    enemy_bullet_inst/by_reg[8]_0[3]
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  enemy_bullet_inst/by[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.242    enemy_bullet_inst/by[8]_i_2__0_n_0
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.863    -0.827    enemy_bullet_inst/clk_out1
    SLICE_X6Y7           FDCE                                         r  enemy_bullet_inst/by_reg[8]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.121    -0.371    enemy_bullet_inst/by_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.117%)  route 0.145ns (43.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X0Y0           FDCE                                         r  vga_sync_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[1]/Q
                         net (fo=40, routed)          0.145    -0.299    vga_sync_inst/vcount_reg[9]_0[1]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  vga_sync_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_sync_inst/vcount[5]_i_1_n_0
    SLICE_X1Y0           FDCE                                         r  vga_sync_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X1Y0           FDCE                                         r  vga_sync_inst/vcount_reg[5]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.091    -0.384    vga_sync_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 player_inst/x_pos_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_inst/x_pos_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    player_inst/clk_out1
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  player_inst/x_pos_reg[3]/Q
                         net (fo=24, routed)          0.134    -0.314    player_inst/Q[2]
    SLICE_X5Y9           LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  player_inst/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    player_inst/p_0_in[3]
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.863    -0.827    player_inst/clk_out1
    SLICE_X5Y9           FDPE                                         r  player_inst/x_pos_reg[3]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X5Y9           FDPE (Hold_fdpe_C_D)         0.092    -0.400    player_inst/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bullet_inst/by_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.887%)  route 0.180ns (49.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X13Y9          FDCE                                         r  bullet_inst/by_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  bullet_inst/by_reg[5]/Q
                         net (fo=18, routed)          0.180    -0.296    bullet_inst/by_reg[8]_0[3]
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.251 r  bullet_inst/by[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    bullet_inst/by[6]_i_1__0_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[6]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.098    -0.503    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121    -0.382    bullet_inst/by_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.336%)  route 0.144ns (43.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.593    -0.588    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          0.144    -0.303    vga_sync_inst/Q[5]
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  vga_sync_inst/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga_sync_inst/hcount[8]
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    vga_sync_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.092    -0.399    vga_sync_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 enemy_inst/down_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/down_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.539%)  route 0.167ns (44.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.566    -0.615    enemy_inst/clk_out1
    SLICE_X12Y6          FDCE                                         r  enemy_inst/down_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.451 f  enemy_inst/down_counter_reg[25]/Q
                         net (fo=27, routed)          0.167    -0.284    enemy_inst/down_counter_reg_n_0_[25]
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  enemy_inst/down_counter[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    enemy_inst/down_counter[20]
    SLICE_X12Y5          FDCE                                         r  enemy_inst/down_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.836    -0.854    enemy_inst/clk_out1
    SLICE_X12Y5          FDCE                                         r  enemy_inst/down_counter_reg[20]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X12Y5          FDCE (Hold_fdce_C_D)         0.121    -0.381    enemy_inst/down_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.111%)  route 0.151ns (39.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.592    -0.589    enemy_bullet_inst/clk_out1
    SLICE_X5Y7           FDCE                                         r  enemy_bullet_inst/by_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.128    -0.461 r  enemy_bullet_inst/by_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.311    enemy_bullet_inst/by_reg_n_0_[1]
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.099    -0.212 r  enemy_bullet_inst/by[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    enemy_bullet_inst/by[2]_i_1__0_n_0
    SLICE_X6Y6           FDCE                                         r  enemy_bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.864    -0.826    enemy_bullet_inst/clk_out1
    SLICE_X6Y6           FDCE                                         r  enemy_bullet_inst/by_reg[2]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X6Y6           FDCE (Hold_fdce_C_D)         0.121    -0.354    enemy_bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    





