
bmp280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001200  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08001390  08001390  00002390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080014b4  080014b4  00003050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080014b4  080014b4  000024b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080014bc  080014bc  00003050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080014bc  080014bc  000024bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080014c0  080014c0  000024c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  080014c4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003050  2**0
                  CONTENTS
 10 .bss          0000017c  20000050  20000050  00003050  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001cc  200001cc  00003050  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY
 13 .debug_info   000015b8  00000000  00000000  00003080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000007ae  00000000  00000000  00004638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000180  00000000  00000000  00004de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000102  00000000  00000000  00004f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019534  00000000  00000000  0000506a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000020da  00000000  00000000  0001e59e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bf95  00000000  00000000  00020678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ac60d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000934  00000000  00000000  000ac650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000acf84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000046  00000000  00000000  000acfa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000050 	.word	0x20000050
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001378 	.word	0x08001378

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000054 	.word	0x20000054
 80001cc:	08001378 	.word	0x08001378

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <read16>:

BMP280_Calib bmp280_calib;
int32_t t_fine;

// Helper: read 16-bit unsigned register
static uint16_t read16(uint8_t reg) {
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	71fb      	strb	r3, [r7, #7]
    I2CStart();
 800027a:	f000 f961 	bl	8000540 <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR << 1);  // write
 800027e:	20ec      	movs	r0, #236	@ 0xec
 8000280:	f000 f98c 	bl	800059c <I2CSendSlaveAddr>
    I2CSendData(reg);
 8000284:	79fb      	ldrb	r3, [r7, #7]
 8000286:	4618      	mov	r0, r3
 8000288:	f000 f9b0 	bl	80005ec <I2CSendData>
    I2CRepeatStart();
 800028c:	f000 f970 	bl	8000570 <I2CRepeatStart>
    I2CSendSlaveAddr((BMP280_ADDR << 1) | 1); // read
 8000290:	20ed      	movs	r0, #237	@ 0xed
 8000292:	f000 f983 	bl	800059c <I2CSendSlaveAddr>
    uint8_t msb = I2CRecvDataAck();
 8000296:	f000 f9e5 	bl	8000664 <I2CRecvDataAck>
 800029a:	4603      	mov	r3, r0
 800029c:	73fb      	strb	r3, [r7, #15]
    uint8_t lsb = I2CRecvDataNAck();
 800029e:	f000 fa0f 	bl	80006c0 <I2CRecvDataNAck>
 80002a2:	4603      	mov	r3, r0
 80002a4:	73bb      	strb	r3, [r7, #14]
    I2CStop();
 80002a6:	f000 f969 	bl	800057c <I2CStop>
    return (msb << 8) | lsb;
 80002aa:	7bfb      	ldrb	r3, [r7, #15]
 80002ac:	b21b      	sxth	r3, r3
 80002ae:	021b      	lsls	r3, r3, #8
 80002b0:	b21a      	sxth	r2, r3
 80002b2:	7bbb      	ldrb	r3, [r7, #14]
 80002b4:	b21b      	sxth	r3, r3
 80002b6:	4313      	orrs	r3, r2
 80002b8:	b21b      	sxth	r3, r3
 80002ba:	b29b      	uxth	r3, r3
}
 80002bc:	4618      	mov	r0, r3
 80002be:	3710      	adds	r7, #16
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}

080002c4 <readS16>:

// Helper: read signed 16-bit register
static int16_t readS16(uint8_t reg) {
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	4603      	mov	r3, r0
 80002cc:	71fb      	strb	r3, [r7, #7]
    return (int16_t)read16(reg);
 80002ce:	79fb      	ldrb	r3, [r7, #7]
 80002d0:	4618      	mov	r0, r3
 80002d2:	f7ff ffcd 	bl	8000270 <read16>
 80002d6:	4603      	mov	r3, r0
 80002d8:	b21b      	sxth	r3, r3
}
 80002da:	4618      	mov	r0, r3
 80002dc:	3708      	adds	r7, #8
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
	...

080002e4 <BMP280_Init>:

// BMP280 initialization
uint8_t BMP280_Init(void) {
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b088      	sub	sp, #32
 80002e8:	af00      	add	r7, sp, #0
    UartPuts("BMP280 INIT START\r\n");
 80002ea:	4841      	ldr	r0, [pc, #260]	@ (80003f0 <BMP280_Init+0x10c>)
 80002ec:	f000 fb66 	bl	80009bc <UartPuts>

    // Read chip ID
    I2CStart();
 80002f0:	f000 f926 	bl	8000540 <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR << 1);
 80002f4:	20ec      	movs	r0, #236	@ 0xec
 80002f6:	f000 f951 	bl	800059c <I2CSendSlaveAddr>
    I2CSendData(BMP280_REG_ID);
 80002fa:	20d0      	movs	r0, #208	@ 0xd0
 80002fc:	f000 f976 	bl	80005ec <I2CSendData>
    I2CRepeatStart();
 8000300:	f000 f936 	bl	8000570 <I2CRepeatStart>
    I2CSendSlaveAddr((BMP280_ADDR << 1)|1);
 8000304:	20ed      	movs	r0, #237	@ 0xed
 8000306:	f000 f949 	bl	800059c <I2CSendSlaveAddr>
    uint8_t id = I2CRecvDataNAck();
 800030a:	f000 f9d9 	bl	80006c0 <I2CRecvDataNAck>
 800030e:	4603      	mov	r3, r0
 8000310:	77fb      	strb	r3, [r7, #31]
    I2CStop();
 8000312:	f000 f933 	bl	800057c <I2CStop>

    char buf[30];
    sprintf(buf, "Read BMP280 ID: 0x%02X\r\n", id);
 8000316:	7ffa      	ldrb	r2, [r7, #31]
 8000318:	463b      	mov	r3, r7
 800031a:	4936      	ldr	r1, [pc, #216]	@ (80003f4 <BMP280_Init+0x110>)
 800031c:	4618      	mov	r0, r3
 800031e:	f000 fb93 	bl	8000a48 <siprintf>
    UartPuts(buf);
 8000322:	463b      	mov	r3, r7
 8000324:	4618      	mov	r0, r3
 8000326:	f000 fb49 	bl	80009bc <UartPuts>

    if(id != 0x58) {
 800032a:	7ffb      	ldrb	r3, [r7, #31]
 800032c:	2b58      	cmp	r3, #88	@ 0x58
 800032e:	d004      	beq.n	800033a <BMP280_Init+0x56>
        UartPuts("BMP280 ID FAIL\r\n");
 8000330:	4831      	ldr	r0, [pc, #196]	@ (80003f8 <BMP280_Init+0x114>)
 8000332:	f000 fb43 	bl	80009bc <UartPuts>
        return 1; // fail
 8000336:	2301      	movs	r3, #1
 8000338:	e055      	b.n	80003e6 <BMP280_Init+0x102>
    }

    UartPuts("BMP280 ID OK\r\n");
 800033a:	4830      	ldr	r0, [pc, #192]	@ (80003fc <BMP280_Init+0x118>)
 800033c:	f000 fb3e 	bl	80009bc <UartPuts>

    // Read calibration registers
    bmp280_calib.dig_P1 = read16(0x88);
 8000340:	2088      	movs	r0, #136	@ 0x88
 8000342:	f7ff ff95 	bl	8000270 <read16>
 8000346:	4603      	mov	r3, r0
 8000348:	461a      	mov	r2, r3
 800034a:	4b2d      	ldr	r3, [pc, #180]	@ (8000400 <BMP280_Init+0x11c>)
 800034c:	801a      	strh	r2, [r3, #0]
    bmp280_calib.dig_P2 = readS16(0x8A);
 800034e:	208a      	movs	r0, #138	@ 0x8a
 8000350:	f7ff ffb8 	bl	80002c4 <readS16>
 8000354:	4603      	mov	r3, r0
 8000356:	461a      	mov	r2, r3
 8000358:	4b29      	ldr	r3, [pc, #164]	@ (8000400 <BMP280_Init+0x11c>)
 800035a:	805a      	strh	r2, [r3, #2]
    bmp280_calib.dig_P3 = readS16(0x8C);
 800035c:	208c      	movs	r0, #140	@ 0x8c
 800035e:	f7ff ffb1 	bl	80002c4 <readS16>
 8000362:	4603      	mov	r3, r0
 8000364:	461a      	mov	r2, r3
 8000366:	4b26      	ldr	r3, [pc, #152]	@ (8000400 <BMP280_Init+0x11c>)
 8000368:	809a      	strh	r2, [r3, #4]
    bmp280_calib.dig_P4 = readS16(0x8E);
 800036a:	208e      	movs	r0, #142	@ 0x8e
 800036c:	f7ff ffaa 	bl	80002c4 <readS16>
 8000370:	4603      	mov	r3, r0
 8000372:	461a      	mov	r2, r3
 8000374:	4b22      	ldr	r3, [pc, #136]	@ (8000400 <BMP280_Init+0x11c>)
 8000376:	80da      	strh	r2, [r3, #6]
    bmp280_calib.dig_P5 = readS16(0x90);
 8000378:	2090      	movs	r0, #144	@ 0x90
 800037a:	f7ff ffa3 	bl	80002c4 <readS16>
 800037e:	4603      	mov	r3, r0
 8000380:	461a      	mov	r2, r3
 8000382:	4b1f      	ldr	r3, [pc, #124]	@ (8000400 <BMP280_Init+0x11c>)
 8000384:	811a      	strh	r2, [r3, #8]
    bmp280_calib.dig_P6 = readS16(0x92);
 8000386:	2092      	movs	r0, #146	@ 0x92
 8000388:	f7ff ff9c 	bl	80002c4 <readS16>
 800038c:	4603      	mov	r3, r0
 800038e:	461a      	mov	r2, r3
 8000390:	4b1b      	ldr	r3, [pc, #108]	@ (8000400 <BMP280_Init+0x11c>)
 8000392:	815a      	strh	r2, [r3, #10]
    bmp280_calib.dig_P7 = readS16(0x94);
 8000394:	2094      	movs	r0, #148	@ 0x94
 8000396:	f7ff ff95 	bl	80002c4 <readS16>
 800039a:	4603      	mov	r3, r0
 800039c:	461a      	mov	r2, r3
 800039e:	4b18      	ldr	r3, [pc, #96]	@ (8000400 <BMP280_Init+0x11c>)
 80003a0:	819a      	strh	r2, [r3, #12]
    bmp280_calib.dig_P8 = readS16(0x96);
 80003a2:	2096      	movs	r0, #150	@ 0x96
 80003a4:	f7ff ff8e 	bl	80002c4 <readS16>
 80003a8:	4603      	mov	r3, r0
 80003aa:	461a      	mov	r2, r3
 80003ac:	4b14      	ldr	r3, [pc, #80]	@ (8000400 <BMP280_Init+0x11c>)
 80003ae:	81da      	strh	r2, [r3, #14]
    bmp280_calib.dig_P9 = readS16(0x98);
 80003b0:	2098      	movs	r0, #152	@ 0x98
 80003b2:	f7ff ff87 	bl	80002c4 <readS16>
 80003b6:	4603      	mov	r3, r0
 80003b8:	461a      	mov	r2, r3
 80003ba:	4b11      	ldr	r3, [pc, #68]	@ (8000400 <BMP280_Init+0x11c>)
 80003bc:	821a      	strh	r2, [r3, #16]

    UartPuts("Calibration read\r\n");
 80003be:	4811      	ldr	r0, [pc, #68]	@ (8000404 <BMP280_Init+0x120>)
 80003c0:	f000 fafc 	bl	80009bc <UartPuts>

    // Configure ctrl_meas register: osrs_p=1, mode=normal
    I2CStart();
 80003c4:	f000 f8bc 	bl	8000540 <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR << 1);
 80003c8:	20ec      	movs	r0, #236	@ 0xec
 80003ca:	f000 f8e7 	bl	800059c <I2CSendSlaveAddr>
    I2CSendData(BMP280_REG_CTRL_MEAS);
 80003ce:	20f4      	movs	r0, #244	@ 0xf4
 80003d0:	f000 f90c 	bl	80005ec <I2CSendData>
    I2CSendData(0x27); // osrs_p=1, mode=normal
 80003d4:	2027      	movs	r0, #39	@ 0x27
 80003d6:	f000 f909 	bl	80005ec <I2CSendData>
    I2CStop();
 80003da:	f000 f8cf 	bl	800057c <I2CStop>

    UartPuts("BMP280 CONFIG DONE\r\n");
 80003de:	480a      	ldr	r0, [pc, #40]	@ (8000408 <BMP280_Init+0x124>)
 80003e0:	f000 faec 	bl	80009bc <UartPuts>

    return 0; // success
 80003e4:	2300      	movs	r3, #0
}
 80003e6:	4618      	mov	r0, r3
 80003e8:	3720      	adds	r7, #32
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	08001390 	.word	0x08001390
 80003f4:	080013a4 	.word	0x080013a4
 80003f8:	080013c0 	.word	0x080013c0
 80003fc:	080013d4 	.word	0x080013d4
 8000400:	2000006c 	.word	0x2000006c
 8000404:	080013e4 	.word	0x080013e4
 8000408:	080013f8 	.word	0x080013f8

0800040c <BMP280_ReadPressure>:

// Read pressure in Pa (simplified, ignoring t_fine)
int32_t BMP280_ReadPressure(void) {
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
    I2CStart();
 8000412:	f000 f895 	bl	8000540 <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR << 1);
 8000416:	20ec      	movs	r0, #236	@ 0xec
 8000418:	f000 f8c0 	bl	800059c <I2CSendSlaveAddr>
    I2CSendData(BMP280_REG_PRESS_MSB);
 800041c:	20f7      	movs	r0, #247	@ 0xf7
 800041e:	f000 f8e5 	bl	80005ec <I2CSendData>
    I2CRepeatStart();
 8000422:	f000 f8a5 	bl	8000570 <I2CRepeatStart>
    I2CSendSlaveAddr((BMP280_ADDR << 1)|1);
 8000426:	20ed      	movs	r0, #237	@ 0xed
 8000428:	f000 f8b8 	bl	800059c <I2CSendSlaveAddr>
    uint8_t msb = I2CRecvDataAck();
 800042c:	f000 f91a 	bl	8000664 <I2CRecvDataAck>
 8000430:	4603      	mov	r3, r0
 8000432:	71fb      	strb	r3, [r7, #7]
    uint8_t lsb = I2CRecvDataAck();
 8000434:	f000 f916 	bl	8000664 <I2CRecvDataAck>
 8000438:	4603      	mov	r3, r0
 800043a:	71bb      	strb	r3, [r7, #6]
    uint8_t xlsb = I2CRecvDataNAck();
 800043c:	f000 f940 	bl	80006c0 <I2CRecvDataNAck>
 8000440:	4603      	mov	r3, r0
 8000442:	717b      	strb	r3, [r7, #5]
    I2CStop();
 8000444:	f000 f89a 	bl	800057c <I2CStop>

    int32_t adc_P = ((int32_t)msb << 12) | ((int32_t)lsb << 4) | ((xlsb >> 4) & 0x0F);
 8000448:	79fb      	ldrb	r3, [r7, #7]
 800044a:	031a      	lsls	r2, r3, #12
 800044c:	79bb      	ldrb	r3, [r7, #6]
 800044e:	011b      	lsls	r3, r3, #4
 8000450:	431a      	orrs	r2, r3
 8000452:	797b      	ldrb	r3, [r7, #5]
 8000454:	091b      	lsrs	r3, r3, #4
 8000456:	b2db      	uxtb	r3, r3
 8000458:	f003 030f 	and.w	r3, r3, #15
 800045c:	4313      	orrs	r3, r2
 800045e:	603b      	str	r3, [r7, #0]

    return adc_P; // raw pressure value
 8000460:	683b      	ldr	r3, [r7, #0]
}
 8000462:	4618      	mov	r0, r3
 8000464:	3708      	adds	r7, #8
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
	...

0800046c <I2CInit>:

#ifndef BV
#define BV(x) (1U << (x))
#endif

void I2CInit(void) {
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
    // gpio config
    // enable gpio b clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000470:	4b30      	ldr	r3, [pc, #192]	@ (8000534 <I2CInit+0xc8>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000474:	4a2f      	ldr	r2, [pc, #188]	@ (8000534 <I2CInit+0xc8>)
 8000476:	f043 0302 	orr.w	r3, r3, #2
 800047a:	6313      	str	r3, [r2, #48]	@ 0x30
    // set mode as alt fn (10) for PB6, PB7
    GPIOB->MODER &= ~((3U << (2*6)) | (3U << (2*7)));
 800047c:	4b2e      	ldr	r3, [pc, #184]	@ (8000538 <I2CInit+0xcc>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a2d      	ldr	r2, [pc, #180]	@ (8000538 <I2CInit+0xcc>)
 8000482:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000486:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2U << (2*6)) | (2U << (2*7));
 8000488:	4b2b      	ldr	r3, [pc, #172]	@ (8000538 <I2CInit+0xcc>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a2a      	ldr	r2, [pc, #168]	@ (8000538 <I2CInit+0xcc>)
 800048e:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000492:	6013      	str	r3, [r2, #0]
    // set alt fn to AF4 (i2c) for PB6, PB7
    // AFR[0] contains pins 0..7
    GPIOB->AFR[0] &= ~((0xF << (4*6)) | (0xF << (4*7)));
 8000494:	4b28      	ldr	r3, [pc, #160]	@ (8000538 <I2CInit+0xcc>)
 8000496:	6a1b      	ldr	r3, [r3, #32]
 8000498:	4a27      	ldr	r2, [pc, #156]	@ (8000538 <I2CInit+0xcc>)
 800049a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800049e:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |= (4U << (4*6)) | (4U << (4*7));
 80004a0:	4b25      	ldr	r3, [pc, #148]	@ (8000538 <I2CInit+0xcc>)
 80004a2:	6a1b      	ldr	r3, [r3, #32]
 80004a4:	4a24      	ldr	r2, [pc, #144]	@ (8000538 <I2CInit+0xcc>)
 80004a6:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 80004aa:	6213      	str	r3, [r2, #32]
    // Prefer external pull-ups. If needed, uncomment next two lines:
    // GPIOB->PUPDR &= ~((3U << (2*6)) | (3U << (2*7)));
    // GPIOB->PUPDR |=  (1U << (2*6)) | (1U << (2*7)); // Pull-up

    // Enable open-drain for PB6 & PB7
    GPIOB->OTYPER |= BV(6) | BV(7);
 80004ac:	4b22      	ldr	r3, [pc, #136]	@ (8000538 <I2CInit+0xcc>)
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	4a21      	ldr	r2, [pc, #132]	@ (8000538 <I2CInit+0xcc>)
 80004b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80004b6:	6053      	str	r3, [r2, #4]

    // i2c config
    // enable i2c peri clock
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80004b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000534 <I2CInit+0xc8>)
 80004ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004bc:	4a1d      	ldr	r2, [pc, #116]	@ (8000534 <I2CInit+0xc8>)
 80004be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004c2:	6413      	str	r3, [r2, #64]	@ 0x40
    // i2c sw reset
    I2C1->CR1 |= I2C_CR1_SWRST;
 80004c4:	4b1d      	ldr	r3, [pc, #116]	@ (800053c <I2CInit+0xd0>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a1c      	ldr	r2, [pc, #112]	@ (800053c <I2CInit+0xd0>)
 80004ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80004ce:	6013      	str	r3, [r2, #0]
    I2C1->CR1 &= ~I2C_CR1_SWRST;
 80004d0:	4b1a      	ldr	r3, [pc, #104]	@ (800053c <I2CInit+0xd0>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a19      	ldr	r2, [pc, #100]	@ (800053c <I2CInit+0xd0>)
 80004d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80004da:	6013      	str	r3, [r2, #0]
    // clear CR1
    I2C1->CR1 = 0;
 80004dc:	4b17      	ldr	r3, [pc, #92]	@ (800053c <I2CInit+0xd0>)
 80004de:	2200      	movs	r2, #0
 80004e0:	601a      	str	r2, [r3, #0]

    // peri clock -- CR2 = 16MHz (change if your PCLK1 is different)
    I2C1->CR2 &= ~I2C_CR2_FREQ;
 80004e2:	4b16      	ldr	r3, [pc, #88]	@ (800053c <I2CInit+0xd0>)
 80004e4:	685b      	ldr	r3, [r3, #4]
 80004e6:	4a15      	ldr	r2, [pc, #84]	@ (800053c <I2CInit+0xd0>)
 80004e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80004ec:	6053      	str	r3, [r2, #4]
    I2C1->CR2 |= (16U << I2C_CR2_FREQ_Pos);
 80004ee:	4b13      	ldr	r3, [pc, #76]	@ (800053c <I2CInit+0xd0>)
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	4a12      	ldr	r2, [pc, #72]	@ (800053c <I2CInit+0xd0>)
 80004f4:	f043 0310 	orr.w	r3, r3, #16
 80004f8:	6053      	str	r3, [r2, #4]

    // standard mode 100kHz: CCR = 80 (assumes PCLK1=16MHz)
    I2C1->CCR = 80;
 80004fa:	4b10      	ldr	r3, [pc, #64]	@ (800053c <I2CInit+0xd0>)
 80004fc:	2250      	movs	r2, #80	@ 0x50
 80004fe:	61da      	str	r2, [r3, #28]
    I2C1->CCR &= ~I2C_CCR_FS;    // standard mode (ensure FS=0)
 8000500:	4b0e      	ldr	r3, [pc, #56]	@ (800053c <I2CInit+0xd0>)
 8000502:	69db      	ldr	r3, [r3, #28]
 8000504:	4a0d      	ldr	r2, [pc, #52]	@ (800053c <I2CInit+0xd0>)
 8000506:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800050a:	61d3      	str	r3, [r2, #28]
    // TRISE for 16MHz -> 17
    I2C1->TRISE = 17;
 800050c:	4b0b      	ldr	r3, [pc, #44]	@ (800053c <I2CInit+0xd0>)
 800050e:	2211      	movs	r2, #17
 8000510:	621a      	str	r2, [r3, #32]

    // enable ACK (default)
    I2C1->CR1 |= I2C_CR1_ACK;
 8000512:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <I2CInit+0xd0>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a09      	ldr	r2, [pc, #36]	@ (800053c <I2CInit+0xd0>)
 8000518:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800051c:	6013      	str	r3, [r2, #0]

    // enable i2c peripheral
    I2C1->CR1 |= I2C_CR1_PE;
 800051e:	4b07      	ldr	r3, [pc, #28]	@ (800053c <I2CInit+0xd0>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a06      	ldr	r2, [pc, #24]	@ (800053c <I2CInit+0xd0>)
 8000524:	f043 0301 	orr.w	r3, r3, #1
 8000528:	6013      	str	r3, [r2, #0]
}
 800052a:	bf00      	nop
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	40023800 	.word	0x40023800
 8000538:	40020400 	.word	0x40020400
 800053c:	40005400 	.word	0x40005400

08000540 <I2CStart>:

void I2CStart(void) {
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
    // generate START
    I2C1->CR1 |= I2C_CR1_START;
 8000544:	4b09      	ldr	r3, [pc, #36]	@ (800056c <I2CStart+0x2c>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a08      	ldr	r2, [pc, #32]	@ (800056c <I2CStart+0x2c>)
 800054a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800054e:	6013      	str	r3, [r2, #0]
    // wait for SB flag
    while(!(I2C1->SR1 & I2C_SR1_SB));
 8000550:	bf00      	nop
 8000552:	4b06      	ldr	r3, [pc, #24]	@ (800056c <I2CStart+0x2c>)
 8000554:	695b      	ldr	r3, [r3, #20]
 8000556:	f003 0301 	and.w	r3, r3, #1
 800055a:	2b00      	cmp	r3, #0
 800055c:	d0f9      	beq.n	8000552 <I2CStart+0x12>
}
 800055e:	bf00      	nop
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	40005400 	.word	0x40005400

08000570 <I2CRepeatStart>:

void I2CRepeatStart(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    // repeated start is same as start
    I2CStart();
 8000574:	f7ff ffe4 	bl	8000540 <I2CStart>
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}

0800057c <I2CStop>:

void I2CStop(void) {
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
    // generate STOP condition
    I2C1->CR1 |= I2C_CR1_STOP;
 8000580:	4b05      	ldr	r3, [pc, #20]	@ (8000598 <I2CStop+0x1c>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a04      	ldr	r2, [pc, #16]	@ (8000598 <I2CStop+0x1c>)
 8000586:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800058a:	6013      	str	r3, [r2, #0]
    // do not block here indefinitely; small delay is optional
    // return immediately; peripheral will generate STOP on bus
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	40005400 	.word	0x40005400

0800059c <I2CSendSlaveAddr>:

void I2CSendSlaveAddr(uint8_t addr8) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
    // write 8-bit address (including R/W bit) to DR
    I2C1->DR = addr8;
 80005a6:	4a0f      	ldr	r2, [pc, #60]	@ (80005e4 <I2CSendSlaveAddr+0x48>)
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	6113      	str	r3, [r2, #16]
    // wait until ADDR flag is set (address phase done and ACK received)
    uint32_t timeout = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]
    while(!(I2C1->SR1 & I2C_SR1_ADDR)) {
 80005b0:	e006      	b.n	80005c0 <I2CSendSlaveAddr+0x24>
        timeout++;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	3301      	adds	r3, #1
 80005b6:	60fb      	str	r3, [r7, #12]
        if(timeout > 500000) return; // timeout - caller should handle
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a0b      	ldr	r2, [pc, #44]	@ (80005e8 <I2CSendSlaveAddr+0x4c>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d80a      	bhi.n	80005d6 <I2CSendSlaveAddr+0x3a>
    while(!(I2C1->SR1 & I2C_SR1_ADDR)) {
 80005c0:	4b08      	ldr	r3, [pc, #32]	@ (80005e4 <I2CSendSlaveAddr+0x48>)
 80005c2:	695b      	ldr	r3, [r3, #20]
 80005c4:	f003 0302 	and.w	r3, r3, #2
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d0f2      	beq.n	80005b2 <I2CSendSlaveAddr+0x16>
    }
    // clear ADDR by reading SR1 and SR2
    (void)I2C1->SR1;
 80005cc:	4b05      	ldr	r3, [pc, #20]	@ (80005e4 <I2CSendSlaveAddr+0x48>)
 80005ce:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 80005d0:	4b04      	ldr	r3, [pc, #16]	@ (80005e4 <I2CSendSlaveAddr+0x48>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	e000      	b.n	80005d8 <I2CSendSlaveAddr+0x3c>
        if(timeout > 500000) return; // timeout - caller should handle
 80005d6:	bf00      	nop
}
 80005d8:	3714      	adds	r7, #20
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	40005400 	.word	0x40005400
 80005e8:	0007a120 	.word	0x0007a120

080005ec <I2CSendData>:

void I2CSendData(uint8_t data) {
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
    // wait TXE
    uint32_t timeout = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60fb      	str	r3, [r7, #12]
    while(!(I2C1->SR1 & I2C_SR1_TXE)) {
 80005fa:	e006      	b.n	800060a <I2CSendData+0x1e>
        if(++timeout > 500000) return;
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	3301      	adds	r3, #1
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	4a15      	ldr	r2, [pc, #84]	@ (800065c <I2CSendData+0x70>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d81f      	bhi.n	800064a <I2CSendData+0x5e>
    while(!(I2C1->SR1 & I2C_SR1_TXE)) {
 800060a:	4b15      	ldr	r3, [pc, #84]	@ (8000660 <I2CSendData+0x74>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000612:	2b00      	cmp	r3, #0
 8000614:	d0f2      	beq.n	80005fc <I2CSendData+0x10>
    }
    I2C1->DR = data;
 8000616:	4a12      	ldr	r2, [pc, #72]	@ (8000660 <I2CSendData+0x74>)
 8000618:	79fb      	ldrb	r3, [r7, #7]
 800061a:	6113      	str	r3, [r2, #16]
    // wait until byte transfer finished (BTF) or TXE set
    timeout = 0;
 800061c:	2300      	movs	r3, #0
 800061e:	60fb      	str	r3, [r7, #12]
    while(!(I2C1->SR1 & (I2C_SR1_TXE | I2C_SR1_BTF))) {
 8000620:	e006      	b.n	8000630 <I2CSendData+0x44>
        if(++timeout > 500000) return;
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	3301      	adds	r3, #1
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	4a0c      	ldr	r2, [pc, #48]	@ (800065c <I2CSendData+0x70>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d80e      	bhi.n	800064e <I2CSendData+0x62>
    while(!(I2C1->SR1 & (I2C_SR1_TXE | I2C_SR1_BTF))) {
 8000630:	4b0b      	ldr	r3, [pc, #44]	@ (8000660 <I2CSendData+0x74>)
 8000632:	695b      	ldr	r3, [r3, #20]
 8000634:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 8000638:	2b00      	cmp	r3, #0
 800063a:	d0f2      	beq.n	8000622 <I2CSendData+0x36>
    }
    // if BTF, all good
    while(!(I2C1->SR1 & I2C_SR1_BTF)) {
 800063c:	bf00      	nop
 800063e:	4b08      	ldr	r3, [pc, #32]	@ (8000660 <I2CSendData+0x74>)
 8000640:	695b      	ldr	r3, [r3, #20]
 8000642:	f003 0304 	and.w	r3, r3, #4
 8000646:	2b00      	cmp	r3, #0
        // small loop to ensure transfer completes; optional
        break;
 8000648:	e002      	b.n	8000650 <I2CSendData+0x64>
        if(++timeout > 500000) return;
 800064a:	bf00      	nop
 800064c:	e000      	b.n	8000650 <I2CSendData+0x64>
        if(++timeout > 500000) return;
 800064e:	bf00      	nop
    }
}
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	0007a120 	.word	0x0007a120
 8000660:	40005400 	.word	0x40005400

08000664 <I2CRecvDataAck>:

uint8_t I2CRecvDataAck(void) {
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
    // Ensure ACK is enabled
    I2C1->CR1 |= I2C_CR1_ACK;
 800066a:	4b13      	ldr	r3, [pc, #76]	@ (80006b8 <I2CRecvDataAck+0x54>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a12      	ldr	r2, [pc, #72]	@ (80006b8 <I2CRecvDataAck+0x54>)
 8000670:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000674:	6013      	str	r3, [r2, #0]
    // clear POS bit (we're not using POS here)
    I2C1->CR1 &= ~I2C_CR1_POS;
 8000676:	4b10      	ldr	r3, [pc, #64]	@ (80006b8 <I2CRecvDataAck+0x54>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a0f      	ldr	r2, [pc, #60]	@ (80006b8 <I2CRecvDataAck+0x54>)
 800067c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000680:	6013      	str	r3, [r2, #0]

    // wait until data received
    uint32_t timeout = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	607b      	str	r3, [r7, #4]
    while(!(I2C1->SR1 & I2C_SR1_RXNE)) {
 8000686:	e008      	b.n	800069a <I2CRecvDataAck+0x36>
        if(++timeout > 500000) return 0;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	3301      	adds	r3, #1
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a0a      	ldr	r2, [pc, #40]	@ (80006bc <I2CRecvDataAck+0x58>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d901      	bls.n	800069a <I2CRecvDataAck+0x36>
 8000696:	2300      	movs	r3, #0
 8000698:	e008      	b.n	80006ac <I2CRecvDataAck+0x48>
    while(!(I2C1->SR1 & I2C_SR1_RXNE)) {
 800069a:	4b07      	ldr	r3, [pc, #28]	@ (80006b8 <I2CRecvDataAck+0x54>)
 800069c:	695b      	ldr	r3, [r3, #20]
 800069e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d0f0      	beq.n	8000688 <I2CRecvDataAck+0x24>
    }
    // read and return
    return (uint8_t)I2C1->DR;
 80006a6:	4b04      	ldr	r3, [pc, #16]	@ (80006b8 <I2CRecvDataAck+0x54>)
 80006a8:	691b      	ldr	r3, [r3, #16]
 80006aa:	b2db      	uxtb	r3, r3
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	370c      	adds	r7, #12
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	40005400 	.word	0x40005400
 80006bc:	0007a120 	.word	0x0007a120

080006c0 <I2CRecvDataNAck>:

uint8_t I2CRecvDataNAck(void) {
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0
    // Disable ACK so NACK is sent after next byte (last byte)
    I2C1->CR1 &= ~I2C_CR1_ACK;
 80006c6:	4b17      	ldr	r3, [pc, #92]	@ (8000724 <I2CRecvDataNAck+0x64>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a16      	ldr	r2, [pc, #88]	@ (8000724 <I2CRecvDataNAck+0x64>)
 80006cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80006d0:	6013      	str	r3, [r2, #0]
    // generate STOP immediately (for master receiver, this ensures bus releases)
    I2C1->CR1 |= I2C_CR1_STOP;
 80006d2:	4b14      	ldr	r3, [pc, #80]	@ (8000724 <I2CRecvDataNAck+0x64>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a13      	ldr	r2, [pc, #76]	@ (8000724 <I2CRecvDataNAck+0x64>)
 80006d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006dc:	6013      	str	r3, [r2, #0]

    // wait until data received
    uint32_t timeout = 0;
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
    while(!(I2C1->SR1 & I2C_SR1_RXNE)) {
 80006e2:	e008      	b.n	80006f6 <I2CRecvDataNAck+0x36>
        if(++timeout > 500000) return 0;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3301      	adds	r3, #1
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <I2CRecvDataNAck+0x68>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d901      	bls.n	80006f6 <I2CRecvDataNAck+0x36>
 80006f2:	2300      	movs	r3, #0
 80006f4:	e00f      	b.n	8000716 <I2CRecvDataNAck+0x56>
    while(!(I2C1->SR1 & I2C_SR1_RXNE)) {
 80006f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000724 <I2CRecvDataNAck+0x64>)
 80006f8:	695b      	ldr	r3, [r3, #20]
 80006fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d0f0      	beq.n	80006e4 <I2CRecvDataNAck+0x24>
    }
    // read data
    uint8_t val = (uint8_t)I2C1->DR;
 8000702:	4b08      	ldr	r3, [pc, #32]	@ (8000724 <I2CRecvDataNAck+0x64>)
 8000704:	691b      	ldr	r3, [r3, #16]
 8000706:	70fb      	strb	r3, [r7, #3]

    // re-enable ACK for subsequent reads
    I2C1->CR1 |= I2C_CR1_ACK;
 8000708:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <I2CRecvDataNAck+0x64>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a05      	ldr	r2, [pc, #20]	@ (8000724 <I2CRecvDataNAck+0x64>)
 800070e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000712:	6013      	str	r3, [r2, #0]

    return val;
 8000714:	78fb      	ldrb	r3, [r7, #3]
}
 8000716:	4618      	mov	r0, r3
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	40005400 	.word	0x40005400
 8000728:	0007a120 	.word	0x0007a120

0800072c <delay_ms>:
#include "i2c.h"
#include "uart.h"
#include "bmp.h"
#include <stdio.h>

void delay_ms(uint32_t ms){
 800072c:	b480      	push	{r7}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
    for(uint32_t i=0;i<ms*16000;i++);
 8000734:	2300      	movs	r3, #0
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	e002      	b.n	8000740 <delay_ms+0x14>
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	3301      	adds	r3, #1
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000746:	fb02 f303 	mul.w	r3, r2, r3
 800074a:	68fa      	ldr	r2, [r7, #12]
 800074c:	429a      	cmp	r2, r3
 800074e:	d3f4      	bcc.n	800073a <delay_ms+0xe>
}
 8000750:	bf00      	nop
 8000752:	bf00      	nop
 8000754:	3714      	adds	r7, #20
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
	...

08000760 <main>:

int main(void) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b092      	sub	sp, #72	@ 0x48
 8000764:	af00      	add	r7, sp, #0
    uint32_t pressure;
    char buf[64];

    UartInit(115200);
 8000766:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 800076a:	f000 f8b1 	bl	80008d0 <UartInit>
    UartPuts("UART OK\r\n");
 800076e:	4817      	ldr	r0, [pc, #92]	@ (80007cc <main+0x6c>)
 8000770:	f000 f924 	bl	80009bc <UartPuts>

    I2CInit();
 8000774:	f7ff fe7a 	bl	800046c <I2CInit>
    UartPuts("I2C OK\r\n");
 8000778:	4815      	ldr	r0, [pc, #84]	@ (80007d0 <main+0x70>)
 800077a:	f000 f91f 	bl	80009bc <UartPuts>

    UartPuts("BMP280 INIT START\r\n");
 800077e:	4815      	ldr	r0, [pc, #84]	@ (80007d4 <main+0x74>)
 8000780:	f000 f91c 	bl	80009bc <UartPuts>
    if(BMP280_Init() == 0) {
 8000784:	f7ff fdae 	bl	80002e4 <BMP280_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d103      	bne.n	8000796 <main+0x36>
        UartPuts("BMP280 INIT OK\r\n");
 800078e:	4812      	ldr	r0, [pc, #72]	@ (80007d8 <main+0x78>)
 8000790:	f000 f914 	bl	80009bc <UartPuts>
 8000794:	e007      	b.n	80007a6 <main+0x46>
    } else {
        UartPuts("BMP280 INIT FAILED\r\n");
 8000796:	4811      	ldr	r0, [pc, #68]	@ (80007dc <main+0x7c>)
 8000798:	f000 f910 	bl	80009bc <UartPuts>
        while(1) {
            delay_ms(500);
 800079c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007a0:	f7ff ffc4 	bl	800072c <delay_ms>
 80007a4:	e7fa      	b.n	800079c <main+0x3c>
        }
    }

    while(1) {
        int32_t raw = BMP280_ReadPressure();
 80007a6:	f7ff fe31 	bl	800040c <BMP280_ReadPressure>
 80007aa:	6478      	str	r0, [r7, #68]	@ 0x44
        sprintf(buf, "Raw Pressure ADC: %ld\r\n", (long)raw);
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80007b0:	490b      	ldr	r1, [pc, #44]	@ (80007e0 <main+0x80>)
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 f948 	bl	8000a48 <siprintf>
        UartPuts(buf);
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 f8fe 	bl	80009bc <UartPuts>
        delay_ms(500);
 80007c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007c4:	f7ff ffb2 	bl	800072c <delay_ms>
    while(1) {
 80007c8:	e7ed      	b.n	80007a6 <main+0x46>
 80007ca:	bf00      	nop
 80007cc:	08001410 	.word	0x08001410
 80007d0:	0800141c 	.word	0x0800141c
 80007d4:	08001428 	.word	0x08001428
 80007d8:	0800143c 	.word	0x0800143c
 80007dc:	08001450 	.word	0x08001450
 80007e0:	08001468 	.word	0x08001468

080007e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b086      	sub	sp, #24
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007ec:	4a14      	ldr	r2, [pc, #80]	@ (8000840 <_sbrk+0x5c>)
 80007ee:	4b15      	ldr	r3, [pc, #84]	@ (8000844 <_sbrk+0x60>)
 80007f0:	1ad3      	subs	r3, r2, r3
 80007f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007f8:	4b13      	ldr	r3, [pc, #76]	@ (8000848 <_sbrk+0x64>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d102      	bne.n	8000806 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000800:	4b11      	ldr	r3, [pc, #68]	@ (8000848 <_sbrk+0x64>)
 8000802:	4a12      	ldr	r2, [pc, #72]	@ (800084c <_sbrk+0x68>)
 8000804:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000806:	4b10      	ldr	r3, [pc, #64]	@ (8000848 <_sbrk+0x64>)
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4413      	add	r3, r2
 800080e:	693a      	ldr	r2, [r7, #16]
 8000810:	429a      	cmp	r2, r3
 8000812:	d207      	bcs.n	8000824 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000814:	f000 f93a 	bl	8000a8c <__errno>
 8000818:	4603      	mov	r3, r0
 800081a:	220c      	movs	r2, #12
 800081c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800081e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000822:	e009      	b.n	8000838 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000824:	4b08      	ldr	r3, [pc, #32]	@ (8000848 <_sbrk+0x64>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800082a:	4b07      	ldr	r3, [pc, #28]	@ (8000848 <_sbrk+0x64>)
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4413      	add	r3, r2
 8000832:	4a05      	ldr	r2, [pc, #20]	@ (8000848 <_sbrk+0x64>)
 8000834:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000836:	68fb      	ldr	r3, [r7, #12]
}
 8000838:	4618      	mov	r0, r3
 800083a:	3718      	adds	r7, #24
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20020000 	.word	0x20020000
 8000844:	00000400 	.word	0x00000400
 8000848:	20000080 	.word	0x20000080
 800084c:	200001d0 	.word	0x200001d0

08000850 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000854:	4b05      	ldr	r3, [pc, #20]	@ (800086c <SystemInit+0x1c>)
 8000856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800085a:	4a04      	ldr	r2, [pc, #16]	@ (800086c <SystemInit+0x1c>)
 800085c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000860:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000864:	f000 f804 	bl	8000870 <DWT_Init>
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000874:	4b14      	ldr	r3, [pc, #80]	@ (80008c8 <DWT_Init+0x58>)
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	4a13      	ldr	r2, [pc, #76]	@ (80008c8 <DWT_Init+0x58>)
 800087a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800087e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000880:	4b11      	ldr	r3, [pc, #68]	@ (80008c8 <DWT_Init+0x58>)
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	4a10      	ldr	r2, [pc, #64]	@ (80008c8 <DWT_Init+0x58>)
 8000886:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800088a:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800088c:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <DWT_Init+0x5c>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a0e      	ldr	r2, [pc, #56]	@ (80008cc <DWT_Init+0x5c>)
 8000892:	f023 0301 	bic.w	r3, r3, #1
 8000896:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000898:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <DWT_Init+0x5c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a0b      	ldr	r2, [pc, #44]	@ (80008cc <DWT_Init+0x5c>)
 800089e:	f043 0301 	orr.w	r3, r3, #1
 80008a2:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80008a4:	4b09      	ldr	r3, [pc, #36]	@ (80008cc <DWT_Init+0x5c>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80008aa:	bf00      	nop
    __ASM volatile ("NOP");
 80008ac:	bf00      	nop
    __ASM volatile ("NOP");
 80008ae:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80008b0:	4b06      	ldr	r3, [pc, #24]	@ (80008cc <DWT_Init+0x5c>)
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	bf0c      	ite	eq
 80008b8:	2301      	moveq	r3, #1
 80008ba:	2300      	movne	r3, #0
 80008bc:	b2db      	uxtb	r3, r3
}
 80008be:	4618      	mov	r0, r3
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	e000edf0 	.word	0xe000edf0
 80008cc:	e0001000 	.word	0xe0001000

080008d0 <UartInit>:
 *      Author: Sunbeam
 */

#include "uart.h"

void UartInit(uint32_t baud) {
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
	// GPIO config (Tx (PA.2) Rx (PA.3)) - clock en, set alt fn, pupd, ...
	// enable clock of gpioa
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80008d8:	4b29      	ldr	r3, [pc, #164]	@ (8000980 <UartInit+0xb0>)
 80008da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008dc:	4a28      	ldr	r2, [pc, #160]	@ (8000980 <UartInit+0xb0>)
 80008de:	f043 0301 	orr.w	r3, r3, #1
 80008e2:	6313      	str	r3, [r2, #48]	@ 0x30
	// set pupd regr -- no pullup/pulldown
	GPIOA->PUPDR &= ~(BV(4)|BV(5)|BV(6)|BV(7));
 80008e4:	4b27      	ldr	r3, [pc, #156]	@ (8000984 <UartInit+0xb4>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	4a26      	ldr	r2, [pc, #152]	@ (8000984 <UartInit+0xb4>)
 80008ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80008ee:	60d3      	str	r3, [r2, #12]
	// set mode regr - alt fn mode (10)
	GPIOA->MODER &= ~(BV(4)|BV(6));
 80008f0:	4b24      	ldr	r3, [pc, #144]	@ (8000984 <UartInit+0xb4>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a23      	ldr	r2, [pc, #140]	@ (8000984 <UartInit+0xb4>)
 80008f6:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 80008fa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (BV(5)|BV(7));
 80008fc:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <UartInit+0xb4>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a20      	ldr	r2, [pc, #128]	@ (8000984 <UartInit+0xb4>)
 8000902:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000906:	6013      	str	r3, [r2, #0]
	// set alt fn AF7 for USART2
	GPIOA->AFR[0] &= ~(BV(15) | BV(11));
 8000908:	4b1e      	ldr	r3, [pc, #120]	@ (8000984 <UartInit+0xb4>)
 800090a:	6a1b      	ldr	r3, [r3, #32]
 800090c:	4a1d      	ldr	r2, [pc, #116]	@ (8000984 <UartInit+0xb4>)
 800090e:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 8000912:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (BV(14)|BV(13)|BV(12)|BV(10)|BV(9)|BV(8));
 8000914:	4b1b      	ldr	r3, [pc, #108]	@ (8000984 <UartInit+0xb4>)
 8000916:	6a1b      	ldr	r3, [r3, #32]
 8000918:	4a1a      	ldr	r2, [pc, #104]	@ (8000984 <UartInit+0xb4>)
 800091a:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800091e:	6213      	str	r3, [r2, #32]
	// Uart config - clock en, baud rate, enable uart tx & rx, wordlen, parity, stop bits ...
	// enable uart clock
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000920:	4b17      	ldr	r3, [pc, #92]	@ (8000980 <UartInit+0xb0>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000924:	4a16      	ldr	r2, [pc, #88]	@ (8000980 <UartInit+0xb0>)
 8000926:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800092a:	6413      	str	r3, [r2, #64]	@ 0x40
	// uart enable
	USART2->CR1 = USART_CR1_UE;
 800092c:	4b16      	ldr	r3, [pc, #88]	@ (8000988 <UartInit+0xb8>)
 800092e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000932:	60da      	str	r2, [r3, #12]
	// set the baud rate
	if(baud == 9600)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 800093a:	d104      	bne.n	8000946 <UartInit+0x76>
		USART2->BRR = BRR_9600;
 800093c:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <UartInit+0xb8>)
 800093e:	f240 6283 	movw	r2, #1667	@ 0x683
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	e00f      	b.n	8000966 <UartInit+0x96>
	else if(baud == 38400)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 800094c:	d104      	bne.n	8000958 <UartInit+0x88>
		USART2->BRR = BRR_38400;
 800094e:	4b0e      	ldr	r3, [pc, #56]	@ (8000988 <UartInit+0xb8>)
 8000950:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000954:	609a      	str	r2, [r3, #8]
 8000956:	e006      	b.n	8000966 <UartInit+0x96>
	else if(baud == 115200)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 800095e:	d102      	bne.n	8000966 <UartInit+0x96>
		USART2->BRR = BRR_115200;
 8000960:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <UartInit+0xb8>)
 8000962:	228b      	movs	r2, #139	@ 0x8b
 8000964:	609a      	str	r2, [r3, #8]
	// enable uart, tx, rx
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8000966:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <UartInit+0xb8>)
 8000968:	68db      	ldr	r3, [r3, #12]
 800096a:	4a07      	ldr	r2, [pc, #28]	@ (8000988 <UartInit+0xb8>)
 800096c:	f043 030c 	orr.w	r3, r3, #12
 8000970:	60d3      	str	r3, [r2, #12]
}
 8000972:	bf00      	nop
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	40020000 	.word	0x40020000
 8000988:	40004400 	.word	0x40004400

0800098c <UartPutch>:

void UartPutch(int ch) {
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	// write the char in DR regr
	USART2->DR = ch;
 8000994:	4a08      	ldr	r2, [pc, #32]	@ (80009b8 <UartPutch+0x2c>)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6053      	str	r3, [r2, #4]
	// wait for TXE bit
	while((USART2->SR & USART_SR_TXE) == 0)
 800099a:	bf00      	nop
 800099c:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <UartPutch+0x2c>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d0f9      	beq.n	800099c <UartPutch+0x10>
		;
}
 80009a8:	bf00      	nop
 80009aa:	bf00      	nop
 80009ac:	370c      	adds	r7, #12
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	40004400 	.word	0x40004400

080009bc <UartPuts>:

void UartPuts(char str[]) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 80009c4:	2300      	movs	r3, #0
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	e009      	b.n	80009de <UartPuts+0x22>
		UartPutch(str[i]);
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	4413      	add	r3, r2
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f7ff ffda 	bl	800098c <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	3301      	adds	r3, #1
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	687a      	ldr	r2, [r7, #4]
 80009e2:	4413      	add	r3, r2
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d1ef      	bne.n	80009ca <UartPuts+0xe>
}
 80009ea:	bf00      	nop
 80009ec:	bf00      	nop
 80009ee:	3710      	adds	r7, #16
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}

080009f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009f4:	480d      	ldr	r0, [pc, #52]	@ (8000a2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009f8:	f7ff ff2a 	bl	8000850 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009fc:	480c      	ldr	r0, [pc, #48]	@ (8000a30 <LoopForever+0x6>)
  ldr r1, =_edata
 80009fe:	490d      	ldr	r1, [pc, #52]	@ (8000a34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a00:	4a0d      	ldr	r2, [pc, #52]	@ (8000a38 <LoopForever+0xe>)
  movs r3, #0
 8000a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a04:	e002      	b.n	8000a0c <LoopCopyDataInit>

08000a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a0a:	3304      	adds	r3, #4

08000a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a10:	d3f9      	bcc.n	8000a06 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a12:	4a0a      	ldr	r2, [pc, #40]	@ (8000a3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a14:	4c0a      	ldr	r4, [pc, #40]	@ (8000a40 <LoopForever+0x16>)
  movs r3, #0
 8000a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a18:	e001      	b.n	8000a1e <LoopFillZerobss>

08000a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a1c:	3204      	adds	r2, #4

08000a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a20:	d3fb      	bcc.n	8000a1a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000a22:	f000 f839 	bl	8000a98 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000a26:	f7ff fe9b 	bl	8000760 <main>

08000a2a <LoopForever>:

LoopForever:
  b LoopForever
 8000a2a:	e7fe      	b.n	8000a2a <LoopForever>
  ldr   r0, =_estack
 8000a2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a34:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8000a38:	080014c4 	.word	0x080014c4
  ldr r2, =_sbss
 8000a3c:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8000a40:	200001cc 	.word	0x200001cc

08000a44 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a44:	e7fe      	b.n	8000a44 <ADC_IRQHandler>
	...

08000a48 <siprintf>:
 8000a48:	b40e      	push	{r1, r2, r3}
 8000a4a:	b510      	push	{r4, lr}
 8000a4c:	b09d      	sub	sp, #116	@ 0x74
 8000a4e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000a50:	9002      	str	r0, [sp, #8]
 8000a52:	9006      	str	r0, [sp, #24]
 8000a54:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000a58:	480a      	ldr	r0, [pc, #40]	@ (8000a84 <siprintf+0x3c>)
 8000a5a:	9107      	str	r1, [sp, #28]
 8000a5c:	9104      	str	r1, [sp, #16]
 8000a5e:	490a      	ldr	r1, [pc, #40]	@ (8000a88 <siprintf+0x40>)
 8000a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8000a64:	9105      	str	r1, [sp, #20]
 8000a66:	2400      	movs	r4, #0
 8000a68:	a902      	add	r1, sp, #8
 8000a6a:	6800      	ldr	r0, [r0, #0]
 8000a6c:	9301      	str	r3, [sp, #4]
 8000a6e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8000a70:	f000 f98c 	bl	8000d8c <_svfiprintf_r>
 8000a74:	9b02      	ldr	r3, [sp, #8]
 8000a76:	701c      	strb	r4, [r3, #0]
 8000a78:	b01d      	add	sp, #116	@ 0x74
 8000a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000a7e:	b003      	add	sp, #12
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	20000000 	.word	0x20000000
 8000a88:	ffff0208 	.word	0xffff0208

08000a8c <__errno>:
 8000a8c:	4b01      	ldr	r3, [pc, #4]	@ (8000a94 <__errno+0x8>)
 8000a8e:	6818      	ldr	r0, [r3, #0]
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	20000000 	.word	0x20000000

08000a98 <__libc_init_array>:
 8000a98:	b570      	push	{r4, r5, r6, lr}
 8000a9a:	4d0d      	ldr	r5, [pc, #52]	@ (8000ad0 <__libc_init_array+0x38>)
 8000a9c:	4c0d      	ldr	r4, [pc, #52]	@ (8000ad4 <__libc_init_array+0x3c>)
 8000a9e:	1b64      	subs	r4, r4, r5
 8000aa0:	10a4      	asrs	r4, r4, #2
 8000aa2:	2600      	movs	r6, #0
 8000aa4:	42a6      	cmp	r6, r4
 8000aa6:	d109      	bne.n	8000abc <__libc_init_array+0x24>
 8000aa8:	4d0b      	ldr	r5, [pc, #44]	@ (8000ad8 <__libc_init_array+0x40>)
 8000aaa:	4c0c      	ldr	r4, [pc, #48]	@ (8000adc <__libc_init_array+0x44>)
 8000aac:	f000 fc64 	bl	8001378 <_init>
 8000ab0:	1b64      	subs	r4, r4, r5
 8000ab2:	10a4      	asrs	r4, r4, #2
 8000ab4:	2600      	movs	r6, #0
 8000ab6:	42a6      	cmp	r6, r4
 8000ab8:	d105      	bne.n	8000ac6 <__libc_init_array+0x2e>
 8000aba:	bd70      	pop	{r4, r5, r6, pc}
 8000abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ac0:	4798      	blx	r3
 8000ac2:	3601      	adds	r6, #1
 8000ac4:	e7ee      	b.n	8000aa4 <__libc_init_array+0xc>
 8000ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000aca:	4798      	blx	r3
 8000acc:	3601      	adds	r6, #1
 8000ace:	e7f2      	b.n	8000ab6 <__libc_init_array+0x1e>
 8000ad0:	080014bc 	.word	0x080014bc
 8000ad4:	080014bc 	.word	0x080014bc
 8000ad8:	080014bc 	.word	0x080014bc
 8000adc:	080014c0 	.word	0x080014c0

08000ae0 <__retarget_lock_acquire_recursive>:
 8000ae0:	4770      	bx	lr

08000ae2 <__retarget_lock_release_recursive>:
 8000ae2:	4770      	bx	lr

08000ae4 <_free_r>:
 8000ae4:	b538      	push	{r3, r4, r5, lr}
 8000ae6:	4605      	mov	r5, r0
 8000ae8:	2900      	cmp	r1, #0
 8000aea:	d041      	beq.n	8000b70 <_free_r+0x8c>
 8000aec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000af0:	1f0c      	subs	r4, r1, #4
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	bfb8      	it	lt
 8000af6:	18e4      	addlt	r4, r4, r3
 8000af8:	f000 f8e0 	bl	8000cbc <__malloc_lock>
 8000afc:	4a1d      	ldr	r2, [pc, #116]	@ (8000b74 <_free_r+0x90>)
 8000afe:	6813      	ldr	r3, [r2, #0]
 8000b00:	b933      	cbnz	r3, 8000b10 <_free_r+0x2c>
 8000b02:	6063      	str	r3, [r4, #4]
 8000b04:	6014      	str	r4, [r2, #0]
 8000b06:	4628      	mov	r0, r5
 8000b08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b0c:	f000 b8dc 	b.w	8000cc8 <__malloc_unlock>
 8000b10:	42a3      	cmp	r3, r4
 8000b12:	d908      	bls.n	8000b26 <_free_r+0x42>
 8000b14:	6820      	ldr	r0, [r4, #0]
 8000b16:	1821      	adds	r1, r4, r0
 8000b18:	428b      	cmp	r3, r1
 8000b1a:	bf01      	itttt	eq
 8000b1c:	6819      	ldreq	r1, [r3, #0]
 8000b1e:	685b      	ldreq	r3, [r3, #4]
 8000b20:	1809      	addeq	r1, r1, r0
 8000b22:	6021      	streq	r1, [r4, #0]
 8000b24:	e7ed      	b.n	8000b02 <_free_r+0x1e>
 8000b26:	461a      	mov	r2, r3
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	b10b      	cbz	r3, 8000b30 <_free_r+0x4c>
 8000b2c:	42a3      	cmp	r3, r4
 8000b2e:	d9fa      	bls.n	8000b26 <_free_r+0x42>
 8000b30:	6811      	ldr	r1, [r2, #0]
 8000b32:	1850      	adds	r0, r2, r1
 8000b34:	42a0      	cmp	r0, r4
 8000b36:	d10b      	bne.n	8000b50 <_free_r+0x6c>
 8000b38:	6820      	ldr	r0, [r4, #0]
 8000b3a:	4401      	add	r1, r0
 8000b3c:	1850      	adds	r0, r2, r1
 8000b3e:	4283      	cmp	r3, r0
 8000b40:	6011      	str	r1, [r2, #0]
 8000b42:	d1e0      	bne.n	8000b06 <_free_r+0x22>
 8000b44:	6818      	ldr	r0, [r3, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	6053      	str	r3, [r2, #4]
 8000b4a:	4408      	add	r0, r1
 8000b4c:	6010      	str	r0, [r2, #0]
 8000b4e:	e7da      	b.n	8000b06 <_free_r+0x22>
 8000b50:	d902      	bls.n	8000b58 <_free_r+0x74>
 8000b52:	230c      	movs	r3, #12
 8000b54:	602b      	str	r3, [r5, #0]
 8000b56:	e7d6      	b.n	8000b06 <_free_r+0x22>
 8000b58:	6820      	ldr	r0, [r4, #0]
 8000b5a:	1821      	adds	r1, r4, r0
 8000b5c:	428b      	cmp	r3, r1
 8000b5e:	bf04      	itt	eq
 8000b60:	6819      	ldreq	r1, [r3, #0]
 8000b62:	685b      	ldreq	r3, [r3, #4]
 8000b64:	6063      	str	r3, [r4, #4]
 8000b66:	bf04      	itt	eq
 8000b68:	1809      	addeq	r1, r1, r0
 8000b6a:	6021      	streq	r1, [r4, #0]
 8000b6c:	6054      	str	r4, [r2, #4]
 8000b6e:	e7ca      	b.n	8000b06 <_free_r+0x22>
 8000b70:	bd38      	pop	{r3, r4, r5, pc}
 8000b72:	bf00      	nop
 8000b74:	200001c8 	.word	0x200001c8

08000b78 <sbrk_aligned>:
 8000b78:	b570      	push	{r4, r5, r6, lr}
 8000b7a:	4e0f      	ldr	r6, [pc, #60]	@ (8000bb8 <sbrk_aligned+0x40>)
 8000b7c:	460c      	mov	r4, r1
 8000b7e:	6831      	ldr	r1, [r6, #0]
 8000b80:	4605      	mov	r5, r0
 8000b82:	b911      	cbnz	r1, 8000b8a <sbrk_aligned+0x12>
 8000b84:	f000 fba4 	bl	80012d0 <_sbrk_r>
 8000b88:	6030      	str	r0, [r6, #0]
 8000b8a:	4621      	mov	r1, r4
 8000b8c:	4628      	mov	r0, r5
 8000b8e:	f000 fb9f 	bl	80012d0 <_sbrk_r>
 8000b92:	1c43      	adds	r3, r0, #1
 8000b94:	d103      	bne.n	8000b9e <sbrk_aligned+0x26>
 8000b96:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000b9a:	4620      	mov	r0, r4
 8000b9c:	bd70      	pop	{r4, r5, r6, pc}
 8000b9e:	1cc4      	adds	r4, r0, #3
 8000ba0:	f024 0403 	bic.w	r4, r4, #3
 8000ba4:	42a0      	cmp	r0, r4
 8000ba6:	d0f8      	beq.n	8000b9a <sbrk_aligned+0x22>
 8000ba8:	1a21      	subs	r1, r4, r0
 8000baa:	4628      	mov	r0, r5
 8000bac:	f000 fb90 	bl	80012d0 <_sbrk_r>
 8000bb0:	3001      	adds	r0, #1
 8000bb2:	d1f2      	bne.n	8000b9a <sbrk_aligned+0x22>
 8000bb4:	e7ef      	b.n	8000b96 <sbrk_aligned+0x1e>
 8000bb6:	bf00      	nop
 8000bb8:	200001c4 	.word	0x200001c4

08000bbc <_malloc_r>:
 8000bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000bc0:	1ccd      	adds	r5, r1, #3
 8000bc2:	f025 0503 	bic.w	r5, r5, #3
 8000bc6:	3508      	adds	r5, #8
 8000bc8:	2d0c      	cmp	r5, #12
 8000bca:	bf38      	it	cc
 8000bcc:	250c      	movcc	r5, #12
 8000bce:	2d00      	cmp	r5, #0
 8000bd0:	4606      	mov	r6, r0
 8000bd2:	db01      	blt.n	8000bd8 <_malloc_r+0x1c>
 8000bd4:	42a9      	cmp	r1, r5
 8000bd6:	d904      	bls.n	8000be2 <_malloc_r+0x26>
 8000bd8:	230c      	movs	r3, #12
 8000bda:	6033      	str	r3, [r6, #0]
 8000bdc:	2000      	movs	r0, #0
 8000bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000be2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000cb8 <_malloc_r+0xfc>
 8000be6:	f000 f869 	bl	8000cbc <__malloc_lock>
 8000bea:	f8d8 3000 	ldr.w	r3, [r8]
 8000bee:	461c      	mov	r4, r3
 8000bf0:	bb44      	cbnz	r4, 8000c44 <_malloc_r+0x88>
 8000bf2:	4629      	mov	r1, r5
 8000bf4:	4630      	mov	r0, r6
 8000bf6:	f7ff ffbf 	bl	8000b78 <sbrk_aligned>
 8000bfa:	1c43      	adds	r3, r0, #1
 8000bfc:	4604      	mov	r4, r0
 8000bfe:	d158      	bne.n	8000cb2 <_malloc_r+0xf6>
 8000c00:	f8d8 4000 	ldr.w	r4, [r8]
 8000c04:	4627      	mov	r7, r4
 8000c06:	2f00      	cmp	r7, #0
 8000c08:	d143      	bne.n	8000c92 <_malloc_r+0xd6>
 8000c0a:	2c00      	cmp	r4, #0
 8000c0c:	d04b      	beq.n	8000ca6 <_malloc_r+0xea>
 8000c0e:	6823      	ldr	r3, [r4, #0]
 8000c10:	4639      	mov	r1, r7
 8000c12:	4630      	mov	r0, r6
 8000c14:	eb04 0903 	add.w	r9, r4, r3
 8000c18:	f000 fb5a 	bl	80012d0 <_sbrk_r>
 8000c1c:	4581      	cmp	r9, r0
 8000c1e:	d142      	bne.n	8000ca6 <_malloc_r+0xea>
 8000c20:	6821      	ldr	r1, [r4, #0]
 8000c22:	1a6d      	subs	r5, r5, r1
 8000c24:	4629      	mov	r1, r5
 8000c26:	4630      	mov	r0, r6
 8000c28:	f7ff ffa6 	bl	8000b78 <sbrk_aligned>
 8000c2c:	3001      	adds	r0, #1
 8000c2e:	d03a      	beq.n	8000ca6 <_malloc_r+0xea>
 8000c30:	6823      	ldr	r3, [r4, #0]
 8000c32:	442b      	add	r3, r5
 8000c34:	6023      	str	r3, [r4, #0]
 8000c36:	f8d8 3000 	ldr.w	r3, [r8]
 8000c3a:	685a      	ldr	r2, [r3, #4]
 8000c3c:	bb62      	cbnz	r2, 8000c98 <_malloc_r+0xdc>
 8000c3e:	f8c8 7000 	str.w	r7, [r8]
 8000c42:	e00f      	b.n	8000c64 <_malloc_r+0xa8>
 8000c44:	6822      	ldr	r2, [r4, #0]
 8000c46:	1b52      	subs	r2, r2, r5
 8000c48:	d420      	bmi.n	8000c8c <_malloc_r+0xd0>
 8000c4a:	2a0b      	cmp	r2, #11
 8000c4c:	d917      	bls.n	8000c7e <_malloc_r+0xc2>
 8000c4e:	1961      	adds	r1, r4, r5
 8000c50:	42a3      	cmp	r3, r4
 8000c52:	6025      	str	r5, [r4, #0]
 8000c54:	bf18      	it	ne
 8000c56:	6059      	strne	r1, [r3, #4]
 8000c58:	6863      	ldr	r3, [r4, #4]
 8000c5a:	bf08      	it	eq
 8000c5c:	f8c8 1000 	streq.w	r1, [r8]
 8000c60:	5162      	str	r2, [r4, r5]
 8000c62:	604b      	str	r3, [r1, #4]
 8000c64:	4630      	mov	r0, r6
 8000c66:	f000 f82f 	bl	8000cc8 <__malloc_unlock>
 8000c6a:	f104 000b 	add.w	r0, r4, #11
 8000c6e:	1d23      	adds	r3, r4, #4
 8000c70:	f020 0007 	bic.w	r0, r0, #7
 8000c74:	1ac2      	subs	r2, r0, r3
 8000c76:	bf1c      	itt	ne
 8000c78:	1a1b      	subne	r3, r3, r0
 8000c7a:	50a3      	strne	r3, [r4, r2]
 8000c7c:	e7af      	b.n	8000bde <_malloc_r+0x22>
 8000c7e:	6862      	ldr	r2, [r4, #4]
 8000c80:	42a3      	cmp	r3, r4
 8000c82:	bf0c      	ite	eq
 8000c84:	f8c8 2000 	streq.w	r2, [r8]
 8000c88:	605a      	strne	r2, [r3, #4]
 8000c8a:	e7eb      	b.n	8000c64 <_malloc_r+0xa8>
 8000c8c:	4623      	mov	r3, r4
 8000c8e:	6864      	ldr	r4, [r4, #4]
 8000c90:	e7ae      	b.n	8000bf0 <_malloc_r+0x34>
 8000c92:	463c      	mov	r4, r7
 8000c94:	687f      	ldr	r7, [r7, #4]
 8000c96:	e7b6      	b.n	8000c06 <_malloc_r+0x4a>
 8000c98:	461a      	mov	r2, r3
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	42a3      	cmp	r3, r4
 8000c9e:	d1fb      	bne.n	8000c98 <_malloc_r+0xdc>
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	6053      	str	r3, [r2, #4]
 8000ca4:	e7de      	b.n	8000c64 <_malloc_r+0xa8>
 8000ca6:	230c      	movs	r3, #12
 8000ca8:	6033      	str	r3, [r6, #0]
 8000caa:	4630      	mov	r0, r6
 8000cac:	f000 f80c 	bl	8000cc8 <__malloc_unlock>
 8000cb0:	e794      	b.n	8000bdc <_malloc_r+0x20>
 8000cb2:	6005      	str	r5, [r0, #0]
 8000cb4:	e7d6      	b.n	8000c64 <_malloc_r+0xa8>
 8000cb6:	bf00      	nop
 8000cb8:	200001c8 	.word	0x200001c8

08000cbc <__malloc_lock>:
 8000cbc:	4801      	ldr	r0, [pc, #4]	@ (8000cc4 <__malloc_lock+0x8>)
 8000cbe:	f7ff bf0f 	b.w	8000ae0 <__retarget_lock_acquire_recursive>
 8000cc2:	bf00      	nop
 8000cc4:	200001c0 	.word	0x200001c0

08000cc8 <__malloc_unlock>:
 8000cc8:	4801      	ldr	r0, [pc, #4]	@ (8000cd0 <__malloc_unlock+0x8>)
 8000cca:	f7ff bf0a 	b.w	8000ae2 <__retarget_lock_release_recursive>
 8000cce:	bf00      	nop
 8000cd0:	200001c0 	.word	0x200001c0

08000cd4 <__ssputs_r>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	688e      	ldr	r6, [r1, #8]
 8000cda:	461f      	mov	r7, r3
 8000cdc:	42be      	cmp	r6, r7
 8000cde:	680b      	ldr	r3, [r1, #0]
 8000ce0:	4682      	mov	sl, r0
 8000ce2:	460c      	mov	r4, r1
 8000ce4:	4690      	mov	r8, r2
 8000ce6:	d82d      	bhi.n	8000d44 <__ssputs_r+0x70>
 8000ce8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000cec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000cf0:	d026      	beq.n	8000d40 <__ssputs_r+0x6c>
 8000cf2:	6965      	ldr	r5, [r4, #20]
 8000cf4:	6909      	ldr	r1, [r1, #16]
 8000cf6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000cfa:	eba3 0901 	sub.w	r9, r3, r1
 8000cfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000d02:	1c7b      	adds	r3, r7, #1
 8000d04:	444b      	add	r3, r9
 8000d06:	106d      	asrs	r5, r5, #1
 8000d08:	429d      	cmp	r5, r3
 8000d0a:	bf38      	it	cc
 8000d0c:	461d      	movcc	r5, r3
 8000d0e:	0553      	lsls	r3, r2, #21
 8000d10:	d527      	bpl.n	8000d62 <__ssputs_r+0x8e>
 8000d12:	4629      	mov	r1, r5
 8000d14:	f7ff ff52 	bl	8000bbc <_malloc_r>
 8000d18:	4606      	mov	r6, r0
 8000d1a:	b360      	cbz	r0, 8000d76 <__ssputs_r+0xa2>
 8000d1c:	6921      	ldr	r1, [r4, #16]
 8000d1e:	464a      	mov	r2, r9
 8000d20:	f000 fae6 	bl	80012f0 <memcpy>
 8000d24:	89a3      	ldrh	r3, [r4, #12]
 8000d26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d2e:	81a3      	strh	r3, [r4, #12]
 8000d30:	6126      	str	r6, [r4, #16]
 8000d32:	6165      	str	r5, [r4, #20]
 8000d34:	444e      	add	r6, r9
 8000d36:	eba5 0509 	sub.w	r5, r5, r9
 8000d3a:	6026      	str	r6, [r4, #0]
 8000d3c:	60a5      	str	r5, [r4, #8]
 8000d3e:	463e      	mov	r6, r7
 8000d40:	42be      	cmp	r6, r7
 8000d42:	d900      	bls.n	8000d46 <__ssputs_r+0x72>
 8000d44:	463e      	mov	r6, r7
 8000d46:	6820      	ldr	r0, [r4, #0]
 8000d48:	4632      	mov	r2, r6
 8000d4a:	4641      	mov	r1, r8
 8000d4c:	f000 faa6 	bl	800129c <memmove>
 8000d50:	68a3      	ldr	r3, [r4, #8]
 8000d52:	1b9b      	subs	r3, r3, r6
 8000d54:	60a3      	str	r3, [r4, #8]
 8000d56:	6823      	ldr	r3, [r4, #0]
 8000d58:	4433      	add	r3, r6
 8000d5a:	6023      	str	r3, [r4, #0]
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	462a      	mov	r2, r5
 8000d64:	f000 fad2 	bl	800130c <_realloc_r>
 8000d68:	4606      	mov	r6, r0
 8000d6a:	2800      	cmp	r0, #0
 8000d6c:	d1e0      	bne.n	8000d30 <__ssputs_r+0x5c>
 8000d6e:	6921      	ldr	r1, [r4, #16]
 8000d70:	4650      	mov	r0, sl
 8000d72:	f7ff feb7 	bl	8000ae4 <_free_r>
 8000d76:	230c      	movs	r3, #12
 8000d78:	f8ca 3000 	str.w	r3, [sl]
 8000d7c:	89a3      	ldrh	r3, [r4, #12]
 8000d7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d82:	81a3      	strh	r3, [r4, #12]
 8000d84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d88:	e7e9      	b.n	8000d5e <__ssputs_r+0x8a>
	...

08000d8c <_svfiprintf_r>:
 8000d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d90:	4698      	mov	r8, r3
 8000d92:	898b      	ldrh	r3, [r1, #12]
 8000d94:	061b      	lsls	r3, r3, #24
 8000d96:	b09d      	sub	sp, #116	@ 0x74
 8000d98:	4607      	mov	r7, r0
 8000d9a:	460d      	mov	r5, r1
 8000d9c:	4614      	mov	r4, r2
 8000d9e:	d510      	bpl.n	8000dc2 <_svfiprintf_r+0x36>
 8000da0:	690b      	ldr	r3, [r1, #16]
 8000da2:	b973      	cbnz	r3, 8000dc2 <_svfiprintf_r+0x36>
 8000da4:	2140      	movs	r1, #64	@ 0x40
 8000da6:	f7ff ff09 	bl	8000bbc <_malloc_r>
 8000daa:	6028      	str	r0, [r5, #0]
 8000dac:	6128      	str	r0, [r5, #16]
 8000dae:	b930      	cbnz	r0, 8000dbe <_svfiprintf_r+0x32>
 8000db0:	230c      	movs	r3, #12
 8000db2:	603b      	str	r3, [r7, #0]
 8000db4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000db8:	b01d      	add	sp, #116	@ 0x74
 8000dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dbe:	2340      	movs	r3, #64	@ 0x40
 8000dc0:	616b      	str	r3, [r5, #20]
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8000dc6:	2320      	movs	r3, #32
 8000dc8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000dcc:	f8cd 800c 	str.w	r8, [sp, #12]
 8000dd0:	2330      	movs	r3, #48	@ 0x30
 8000dd2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000f70 <_svfiprintf_r+0x1e4>
 8000dd6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000dda:	f04f 0901 	mov.w	r9, #1
 8000dde:	4623      	mov	r3, r4
 8000de0:	469a      	mov	sl, r3
 8000de2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000de6:	b10a      	cbz	r2, 8000dec <_svfiprintf_r+0x60>
 8000de8:	2a25      	cmp	r2, #37	@ 0x25
 8000dea:	d1f9      	bne.n	8000de0 <_svfiprintf_r+0x54>
 8000dec:	ebba 0b04 	subs.w	fp, sl, r4
 8000df0:	d00b      	beq.n	8000e0a <_svfiprintf_r+0x7e>
 8000df2:	465b      	mov	r3, fp
 8000df4:	4622      	mov	r2, r4
 8000df6:	4629      	mov	r1, r5
 8000df8:	4638      	mov	r0, r7
 8000dfa:	f7ff ff6b 	bl	8000cd4 <__ssputs_r>
 8000dfe:	3001      	adds	r0, #1
 8000e00:	f000 80a7 	beq.w	8000f52 <_svfiprintf_r+0x1c6>
 8000e04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000e06:	445a      	add	r2, fp
 8000e08:	9209      	str	r2, [sp, #36]	@ 0x24
 8000e0a:	f89a 3000 	ldrb.w	r3, [sl]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f000 809f 	beq.w	8000f52 <_svfiprintf_r+0x1c6>
 8000e14:	2300      	movs	r3, #0
 8000e16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000e1e:	f10a 0a01 	add.w	sl, sl, #1
 8000e22:	9304      	str	r3, [sp, #16]
 8000e24:	9307      	str	r3, [sp, #28]
 8000e26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000e2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8000e2c:	4654      	mov	r4, sl
 8000e2e:	2205      	movs	r2, #5
 8000e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000e34:	484e      	ldr	r0, [pc, #312]	@ (8000f70 <_svfiprintf_r+0x1e4>)
 8000e36:	f7ff f9cb 	bl	80001d0 <memchr>
 8000e3a:	9a04      	ldr	r2, [sp, #16]
 8000e3c:	b9d8      	cbnz	r0, 8000e76 <_svfiprintf_r+0xea>
 8000e3e:	06d0      	lsls	r0, r2, #27
 8000e40:	bf44      	itt	mi
 8000e42:	2320      	movmi	r3, #32
 8000e44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000e48:	0711      	lsls	r1, r2, #28
 8000e4a:	bf44      	itt	mi
 8000e4c:	232b      	movmi	r3, #43	@ 0x2b
 8000e4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000e52:	f89a 3000 	ldrb.w	r3, [sl]
 8000e56:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e58:	d015      	beq.n	8000e86 <_svfiprintf_r+0xfa>
 8000e5a:	9a07      	ldr	r2, [sp, #28]
 8000e5c:	4654      	mov	r4, sl
 8000e5e:	2000      	movs	r0, #0
 8000e60:	f04f 0c0a 	mov.w	ip, #10
 8000e64:	4621      	mov	r1, r4
 8000e66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000e6a:	3b30      	subs	r3, #48	@ 0x30
 8000e6c:	2b09      	cmp	r3, #9
 8000e6e:	d94b      	bls.n	8000f08 <_svfiprintf_r+0x17c>
 8000e70:	b1b0      	cbz	r0, 8000ea0 <_svfiprintf_r+0x114>
 8000e72:	9207      	str	r2, [sp, #28]
 8000e74:	e014      	b.n	8000ea0 <_svfiprintf_r+0x114>
 8000e76:	eba0 0308 	sub.w	r3, r0, r8
 8000e7a:	fa09 f303 	lsl.w	r3, r9, r3
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	9304      	str	r3, [sp, #16]
 8000e82:	46a2      	mov	sl, r4
 8000e84:	e7d2      	b.n	8000e2c <_svfiprintf_r+0xa0>
 8000e86:	9b03      	ldr	r3, [sp, #12]
 8000e88:	1d19      	adds	r1, r3, #4
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	9103      	str	r1, [sp, #12]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	bfbb      	ittet	lt
 8000e92:	425b      	neglt	r3, r3
 8000e94:	f042 0202 	orrlt.w	r2, r2, #2
 8000e98:	9307      	strge	r3, [sp, #28]
 8000e9a:	9307      	strlt	r3, [sp, #28]
 8000e9c:	bfb8      	it	lt
 8000e9e:	9204      	strlt	r2, [sp, #16]
 8000ea0:	7823      	ldrb	r3, [r4, #0]
 8000ea2:	2b2e      	cmp	r3, #46	@ 0x2e
 8000ea4:	d10a      	bne.n	8000ebc <_svfiprintf_r+0x130>
 8000ea6:	7863      	ldrb	r3, [r4, #1]
 8000ea8:	2b2a      	cmp	r3, #42	@ 0x2a
 8000eaa:	d132      	bne.n	8000f12 <_svfiprintf_r+0x186>
 8000eac:	9b03      	ldr	r3, [sp, #12]
 8000eae:	1d1a      	adds	r2, r3, #4
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	9203      	str	r2, [sp, #12]
 8000eb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000eb8:	3402      	adds	r4, #2
 8000eba:	9305      	str	r3, [sp, #20]
 8000ebc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8000f80 <_svfiprintf_r+0x1f4>
 8000ec0:	7821      	ldrb	r1, [r4, #0]
 8000ec2:	2203      	movs	r2, #3
 8000ec4:	4650      	mov	r0, sl
 8000ec6:	f7ff f983 	bl	80001d0 <memchr>
 8000eca:	b138      	cbz	r0, 8000edc <_svfiprintf_r+0x150>
 8000ecc:	9b04      	ldr	r3, [sp, #16]
 8000ece:	eba0 000a 	sub.w	r0, r0, sl
 8000ed2:	2240      	movs	r2, #64	@ 0x40
 8000ed4:	4082      	lsls	r2, r0
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	3401      	adds	r4, #1
 8000eda:	9304      	str	r3, [sp, #16]
 8000edc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000ee0:	4824      	ldr	r0, [pc, #144]	@ (8000f74 <_svfiprintf_r+0x1e8>)
 8000ee2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000ee6:	2206      	movs	r2, #6
 8000ee8:	f7ff f972 	bl	80001d0 <memchr>
 8000eec:	2800      	cmp	r0, #0
 8000eee:	d036      	beq.n	8000f5e <_svfiprintf_r+0x1d2>
 8000ef0:	4b21      	ldr	r3, [pc, #132]	@ (8000f78 <_svfiprintf_r+0x1ec>)
 8000ef2:	bb1b      	cbnz	r3, 8000f3c <_svfiprintf_r+0x1b0>
 8000ef4:	9b03      	ldr	r3, [sp, #12]
 8000ef6:	3307      	adds	r3, #7
 8000ef8:	f023 0307 	bic.w	r3, r3, #7
 8000efc:	3308      	adds	r3, #8
 8000efe:	9303      	str	r3, [sp, #12]
 8000f00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000f02:	4433      	add	r3, r6
 8000f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f06:	e76a      	b.n	8000dde <_svfiprintf_r+0x52>
 8000f08:	fb0c 3202 	mla	r2, ip, r2, r3
 8000f0c:	460c      	mov	r4, r1
 8000f0e:	2001      	movs	r0, #1
 8000f10:	e7a8      	b.n	8000e64 <_svfiprintf_r+0xd8>
 8000f12:	2300      	movs	r3, #0
 8000f14:	3401      	adds	r4, #1
 8000f16:	9305      	str	r3, [sp, #20]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f04f 0c0a 	mov.w	ip, #10
 8000f1e:	4620      	mov	r0, r4
 8000f20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000f24:	3a30      	subs	r2, #48	@ 0x30
 8000f26:	2a09      	cmp	r2, #9
 8000f28:	d903      	bls.n	8000f32 <_svfiprintf_r+0x1a6>
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d0c6      	beq.n	8000ebc <_svfiprintf_r+0x130>
 8000f2e:	9105      	str	r1, [sp, #20]
 8000f30:	e7c4      	b.n	8000ebc <_svfiprintf_r+0x130>
 8000f32:	fb0c 2101 	mla	r1, ip, r1, r2
 8000f36:	4604      	mov	r4, r0
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e7f0      	b.n	8000f1e <_svfiprintf_r+0x192>
 8000f3c:	ab03      	add	r3, sp, #12
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	462a      	mov	r2, r5
 8000f42:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <_svfiprintf_r+0x1f0>)
 8000f44:	a904      	add	r1, sp, #16
 8000f46:	4638      	mov	r0, r7
 8000f48:	f3af 8000 	nop.w
 8000f4c:	1c42      	adds	r2, r0, #1
 8000f4e:	4606      	mov	r6, r0
 8000f50:	d1d6      	bne.n	8000f00 <_svfiprintf_r+0x174>
 8000f52:	89ab      	ldrh	r3, [r5, #12]
 8000f54:	065b      	lsls	r3, r3, #25
 8000f56:	f53f af2d 	bmi.w	8000db4 <_svfiprintf_r+0x28>
 8000f5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000f5c:	e72c      	b.n	8000db8 <_svfiprintf_r+0x2c>
 8000f5e:	ab03      	add	r3, sp, #12
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	462a      	mov	r2, r5
 8000f64:	4b05      	ldr	r3, [pc, #20]	@ (8000f7c <_svfiprintf_r+0x1f0>)
 8000f66:	a904      	add	r1, sp, #16
 8000f68:	4638      	mov	r0, r7
 8000f6a:	f000 f879 	bl	8001060 <_printf_i>
 8000f6e:	e7ed      	b.n	8000f4c <_svfiprintf_r+0x1c0>
 8000f70:	08001480 	.word	0x08001480
 8000f74:	0800148a 	.word	0x0800148a
 8000f78:	00000000 	.word	0x00000000
 8000f7c:	08000cd5 	.word	0x08000cd5
 8000f80:	08001486 	.word	0x08001486

08000f84 <_printf_common>:
 8000f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f88:	4616      	mov	r6, r2
 8000f8a:	4698      	mov	r8, r3
 8000f8c:	688a      	ldr	r2, [r1, #8]
 8000f8e:	690b      	ldr	r3, [r1, #16]
 8000f90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000f94:	4293      	cmp	r3, r2
 8000f96:	bfb8      	it	lt
 8000f98:	4613      	movlt	r3, r2
 8000f9a:	6033      	str	r3, [r6, #0]
 8000f9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000fa0:	4607      	mov	r7, r0
 8000fa2:	460c      	mov	r4, r1
 8000fa4:	b10a      	cbz	r2, 8000faa <_printf_common+0x26>
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	6033      	str	r3, [r6, #0]
 8000faa:	6823      	ldr	r3, [r4, #0]
 8000fac:	0699      	lsls	r1, r3, #26
 8000fae:	bf42      	ittt	mi
 8000fb0:	6833      	ldrmi	r3, [r6, #0]
 8000fb2:	3302      	addmi	r3, #2
 8000fb4:	6033      	strmi	r3, [r6, #0]
 8000fb6:	6825      	ldr	r5, [r4, #0]
 8000fb8:	f015 0506 	ands.w	r5, r5, #6
 8000fbc:	d106      	bne.n	8000fcc <_printf_common+0x48>
 8000fbe:	f104 0a19 	add.w	sl, r4, #25
 8000fc2:	68e3      	ldr	r3, [r4, #12]
 8000fc4:	6832      	ldr	r2, [r6, #0]
 8000fc6:	1a9b      	subs	r3, r3, r2
 8000fc8:	42ab      	cmp	r3, r5
 8000fca:	dc26      	bgt.n	800101a <_printf_common+0x96>
 8000fcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000fd0:	6822      	ldr	r2, [r4, #0]
 8000fd2:	3b00      	subs	r3, #0
 8000fd4:	bf18      	it	ne
 8000fd6:	2301      	movne	r3, #1
 8000fd8:	0692      	lsls	r2, r2, #26
 8000fda:	d42b      	bmi.n	8001034 <_printf_common+0xb0>
 8000fdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000fe0:	4641      	mov	r1, r8
 8000fe2:	4638      	mov	r0, r7
 8000fe4:	47c8      	blx	r9
 8000fe6:	3001      	adds	r0, #1
 8000fe8:	d01e      	beq.n	8001028 <_printf_common+0xa4>
 8000fea:	6823      	ldr	r3, [r4, #0]
 8000fec:	6922      	ldr	r2, [r4, #16]
 8000fee:	f003 0306 	and.w	r3, r3, #6
 8000ff2:	2b04      	cmp	r3, #4
 8000ff4:	bf02      	ittt	eq
 8000ff6:	68e5      	ldreq	r5, [r4, #12]
 8000ff8:	6833      	ldreq	r3, [r6, #0]
 8000ffa:	1aed      	subeq	r5, r5, r3
 8000ffc:	68a3      	ldr	r3, [r4, #8]
 8000ffe:	bf0c      	ite	eq
 8001000:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001004:	2500      	movne	r5, #0
 8001006:	4293      	cmp	r3, r2
 8001008:	bfc4      	itt	gt
 800100a:	1a9b      	subgt	r3, r3, r2
 800100c:	18ed      	addgt	r5, r5, r3
 800100e:	2600      	movs	r6, #0
 8001010:	341a      	adds	r4, #26
 8001012:	42b5      	cmp	r5, r6
 8001014:	d11a      	bne.n	800104c <_printf_common+0xc8>
 8001016:	2000      	movs	r0, #0
 8001018:	e008      	b.n	800102c <_printf_common+0xa8>
 800101a:	2301      	movs	r3, #1
 800101c:	4652      	mov	r2, sl
 800101e:	4641      	mov	r1, r8
 8001020:	4638      	mov	r0, r7
 8001022:	47c8      	blx	r9
 8001024:	3001      	adds	r0, #1
 8001026:	d103      	bne.n	8001030 <_printf_common+0xac>
 8001028:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800102c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001030:	3501      	adds	r5, #1
 8001032:	e7c6      	b.n	8000fc2 <_printf_common+0x3e>
 8001034:	18e1      	adds	r1, r4, r3
 8001036:	1c5a      	adds	r2, r3, #1
 8001038:	2030      	movs	r0, #48	@ 0x30
 800103a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800103e:	4422      	add	r2, r4
 8001040:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001044:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001048:	3302      	adds	r3, #2
 800104a:	e7c7      	b.n	8000fdc <_printf_common+0x58>
 800104c:	2301      	movs	r3, #1
 800104e:	4622      	mov	r2, r4
 8001050:	4641      	mov	r1, r8
 8001052:	4638      	mov	r0, r7
 8001054:	47c8      	blx	r9
 8001056:	3001      	adds	r0, #1
 8001058:	d0e6      	beq.n	8001028 <_printf_common+0xa4>
 800105a:	3601      	adds	r6, #1
 800105c:	e7d9      	b.n	8001012 <_printf_common+0x8e>
	...

08001060 <_printf_i>:
 8001060:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001064:	7e0f      	ldrb	r7, [r1, #24]
 8001066:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001068:	2f78      	cmp	r7, #120	@ 0x78
 800106a:	4691      	mov	r9, r2
 800106c:	4680      	mov	r8, r0
 800106e:	460c      	mov	r4, r1
 8001070:	469a      	mov	sl, r3
 8001072:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001076:	d807      	bhi.n	8001088 <_printf_i+0x28>
 8001078:	2f62      	cmp	r7, #98	@ 0x62
 800107a:	d80a      	bhi.n	8001092 <_printf_i+0x32>
 800107c:	2f00      	cmp	r7, #0
 800107e:	f000 80d1 	beq.w	8001224 <_printf_i+0x1c4>
 8001082:	2f58      	cmp	r7, #88	@ 0x58
 8001084:	f000 80b8 	beq.w	80011f8 <_printf_i+0x198>
 8001088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800108c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001090:	e03a      	b.n	8001108 <_printf_i+0xa8>
 8001092:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001096:	2b15      	cmp	r3, #21
 8001098:	d8f6      	bhi.n	8001088 <_printf_i+0x28>
 800109a:	a101      	add	r1, pc, #4	@ (adr r1, 80010a0 <_printf_i+0x40>)
 800109c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80010a0:	080010f9 	.word	0x080010f9
 80010a4:	0800110d 	.word	0x0800110d
 80010a8:	08001089 	.word	0x08001089
 80010ac:	08001089 	.word	0x08001089
 80010b0:	08001089 	.word	0x08001089
 80010b4:	08001089 	.word	0x08001089
 80010b8:	0800110d 	.word	0x0800110d
 80010bc:	08001089 	.word	0x08001089
 80010c0:	08001089 	.word	0x08001089
 80010c4:	08001089 	.word	0x08001089
 80010c8:	08001089 	.word	0x08001089
 80010cc:	0800120b 	.word	0x0800120b
 80010d0:	08001137 	.word	0x08001137
 80010d4:	080011c5 	.word	0x080011c5
 80010d8:	08001089 	.word	0x08001089
 80010dc:	08001089 	.word	0x08001089
 80010e0:	0800122d 	.word	0x0800122d
 80010e4:	08001089 	.word	0x08001089
 80010e8:	08001137 	.word	0x08001137
 80010ec:	08001089 	.word	0x08001089
 80010f0:	08001089 	.word	0x08001089
 80010f4:	080011cd 	.word	0x080011cd
 80010f8:	6833      	ldr	r3, [r6, #0]
 80010fa:	1d1a      	adds	r2, r3, #4
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	6032      	str	r2, [r6, #0]
 8001100:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001104:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001108:	2301      	movs	r3, #1
 800110a:	e09c      	b.n	8001246 <_printf_i+0x1e6>
 800110c:	6833      	ldr	r3, [r6, #0]
 800110e:	6820      	ldr	r0, [r4, #0]
 8001110:	1d19      	adds	r1, r3, #4
 8001112:	6031      	str	r1, [r6, #0]
 8001114:	0606      	lsls	r6, r0, #24
 8001116:	d501      	bpl.n	800111c <_printf_i+0xbc>
 8001118:	681d      	ldr	r5, [r3, #0]
 800111a:	e003      	b.n	8001124 <_printf_i+0xc4>
 800111c:	0645      	lsls	r5, r0, #25
 800111e:	d5fb      	bpl.n	8001118 <_printf_i+0xb8>
 8001120:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001124:	2d00      	cmp	r5, #0
 8001126:	da03      	bge.n	8001130 <_printf_i+0xd0>
 8001128:	232d      	movs	r3, #45	@ 0x2d
 800112a:	426d      	negs	r5, r5
 800112c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001130:	4858      	ldr	r0, [pc, #352]	@ (8001294 <_printf_i+0x234>)
 8001132:	230a      	movs	r3, #10
 8001134:	e011      	b.n	800115a <_printf_i+0xfa>
 8001136:	6821      	ldr	r1, [r4, #0]
 8001138:	6833      	ldr	r3, [r6, #0]
 800113a:	0608      	lsls	r0, r1, #24
 800113c:	f853 5b04 	ldr.w	r5, [r3], #4
 8001140:	d402      	bmi.n	8001148 <_printf_i+0xe8>
 8001142:	0649      	lsls	r1, r1, #25
 8001144:	bf48      	it	mi
 8001146:	b2ad      	uxthmi	r5, r5
 8001148:	2f6f      	cmp	r7, #111	@ 0x6f
 800114a:	4852      	ldr	r0, [pc, #328]	@ (8001294 <_printf_i+0x234>)
 800114c:	6033      	str	r3, [r6, #0]
 800114e:	bf14      	ite	ne
 8001150:	230a      	movne	r3, #10
 8001152:	2308      	moveq	r3, #8
 8001154:	2100      	movs	r1, #0
 8001156:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800115a:	6866      	ldr	r6, [r4, #4]
 800115c:	60a6      	str	r6, [r4, #8]
 800115e:	2e00      	cmp	r6, #0
 8001160:	db05      	blt.n	800116e <_printf_i+0x10e>
 8001162:	6821      	ldr	r1, [r4, #0]
 8001164:	432e      	orrs	r6, r5
 8001166:	f021 0104 	bic.w	r1, r1, #4
 800116a:	6021      	str	r1, [r4, #0]
 800116c:	d04b      	beq.n	8001206 <_printf_i+0x1a6>
 800116e:	4616      	mov	r6, r2
 8001170:	fbb5 f1f3 	udiv	r1, r5, r3
 8001174:	fb03 5711 	mls	r7, r3, r1, r5
 8001178:	5dc7      	ldrb	r7, [r0, r7]
 800117a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800117e:	462f      	mov	r7, r5
 8001180:	42bb      	cmp	r3, r7
 8001182:	460d      	mov	r5, r1
 8001184:	d9f4      	bls.n	8001170 <_printf_i+0x110>
 8001186:	2b08      	cmp	r3, #8
 8001188:	d10b      	bne.n	80011a2 <_printf_i+0x142>
 800118a:	6823      	ldr	r3, [r4, #0]
 800118c:	07df      	lsls	r7, r3, #31
 800118e:	d508      	bpl.n	80011a2 <_printf_i+0x142>
 8001190:	6923      	ldr	r3, [r4, #16]
 8001192:	6861      	ldr	r1, [r4, #4]
 8001194:	4299      	cmp	r1, r3
 8001196:	bfde      	ittt	le
 8001198:	2330      	movle	r3, #48	@ 0x30
 800119a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800119e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80011a2:	1b92      	subs	r2, r2, r6
 80011a4:	6122      	str	r2, [r4, #16]
 80011a6:	f8cd a000 	str.w	sl, [sp]
 80011aa:	464b      	mov	r3, r9
 80011ac:	aa03      	add	r2, sp, #12
 80011ae:	4621      	mov	r1, r4
 80011b0:	4640      	mov	r0, r8
 80011b2:	f7ff fee7 	bl	8000f84 <_printf_common>
 80011b6:	3001      	adds	r0, #1
 80011b8:	d14a      	bne.n	8001250 <_printf_i+0x1f0>
 80011ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011be:	b004      	add	sp, #16
 80011c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011c4:	6823      	ldr	r3, [r4, #0]
 80011c6:	f043 0320 	orr.w	r3, r3, #32
 80011ca:	6023      	str	r3, [r4, #0]
 80011cc:	4832      	ldr	r0, [pc, #200]	@ (8001298 <_printf_i+0x238>)
 80011ce:	2778      	movs	r7, #120	@ 0x78
 80011d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80011d4:	6823      	ldr	r3, [r4, #0]
 80011d6:	6831      	ldr	r1, [r6, #0]
 80011d8:	061f      	lsls	r7, r3, #24
 80011da:	f851 5b04 	ldr.w	r5, [r1], #4
 80011de:	d402      	bmi.n	80011e6 <_printf_i+0x186>
 80011e0:	065f      	lsls	r7, r3, #25
 80011e2:	bf48      	it	mi
 80011e4:	b2ad      	uxthmi	r5, r5
 80011e6:	6031      	str	r1, [r6, #0]
 80011e8:	07d9      	lsls	r1, r3, #31
 80011ea:	bf44      	itt	mi
 80011ec:	f043 0320 	orrmi.w	r3, r3, #32
 80011f0:	6023      	strmi	r3, [r4, #0]
 80011f2:	b11d      	cbz	r5, 80011fc <_printf_i+0x19c>
 80011f4:	2310      	movs	r3, #16
 80011f6:	e7ad      	b.n	8001154 <_printf_i+0xf4>
 80011f8:	4826      	ldr	r0, [pc, #152]	@ (8001294 <_printf_i+0x234>)
 80011fa:	e7e9      	b.n	80011d0 <_printf_i+0x170>
 80011fc:	6823      	ldr	r3, [r4, #0]
 80011fe:	f023 0320 	bic.w	r3, r3, #32
 8001202:	6023      	str	r3, [r4, #0]
 8001204:	e7f6      	b.n	80011f4 <_printf_i+0x194>
 8001206:	4616      	mov	r6, r2
 8001208:	e7bd      	b.n	8001186 <_printf_i+0x126>
 800120a:	6833      	ldr	r3, [r6, #0]
 800120c:	6825      	ldr	r5, [r4, #0]
 800120e:	6961      	ldr	r1, [r4, #20]
 8001210:	1d18      	adds	r0, r3, #4
 8001212:	6030      	str	r0, [r6, #0]
 8001214:	062e      	lsls	r6, r5, #24
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	d501      	bpl.n	800121e <_printf_i+0x1be>
 800121a:	6019      	str	r1, [r3, #0]
 800121c:	e002      	b.n	8001224 <_printf_i+0x1c4>
 800121e:	0668      	lsls	r0, r5, #25
 8001220:	d5fb      	bpl.n	800121a <_printf_i+0x1ba>
 8001222:	8019      	strh	r1, [r3, #0]
 8001224:	2300      	movs	r3, #0
 8001226:	6123      	str	r3, [r4, #16]
 8001228:	4616      	mov	r6, r2
 800122a:	e7bc      	b.n	80011a6 <_printf_i+0x146>
 800122c:	6833      	ldr	r3, [r6, #0]
 800122e:	1d1a      	adds	r2, r3, #4
 8001230:	6032      	str	r2, [r6, #0]
 8001232:	681e      	ldr	r6, [r3, #0]
 8001234:	6862      	ldr	r2, [r4, #4]
 8001236:	2100      	movs	r1, #0
 8001238:	4630      	mov	r0, r6
 800123a:	f7fe ffc9 	bl	80001d0 <memchr>
 800123e:	b108      	cbz	r0, 8001244 <_printf_i+0x1e4>
 8001240:	1b80      	subs	r0, r0, r6
 8001242:	6060      	str	r0, [r4, #4]
 8001244:	6863      	ldr	r3, [r4, #4]
 8001246:	6123      	str	r3, [r4, #16]
 8001248:	2300      	movs	r3, #0
 800124a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800124e:	e7aa      	b.n	80011a6 <_printf_i+0x146>
 8001250:	6923      	ldr	r3, [r4, #16]
 8001252:	4632      	mov	r2, r6
 8001254:	4649      	mov	r1, r9
 8001256:	4640      	mov	r0, r8
 8001258:	47d0      	blx	sl
 800125a:	3001      	adds	r0, #1
 800125c:	d0ad      	beq.n	80011ba <_printf_i+0x15a>
 800125e:	6823      	ldr	r3, [r4, #0]
 8001260:	079b      	lsls	r3, r3, #30
 8001262:	d413      	bmi.n	800128c <_printf_i+0x22c>
 8001264:	68e0      	ldr	r0, [r4, #12]
 8001266:	9b03      	ldr	r3, [sp, #12]
 8001268:	4298      	cmp	r0, r3
 800126a:	bfb8      	it	lt
 800126c:	4618      	movlt	r0, r3
 800126e:	e7a6      	b.n	80011be <_printf_i+0x15e>
 8001270:	2301      	movs	r3, #1
 8001272:	4632      	mov	r2, r6
 8001274:	4649      	mov	r1, r9
 8001276:	4640      	mov	r0, r8
 8001278:	47d0      	blx	sl
 800127a:	3001      	adds	r0, #1
 800127c:	d09d      	beq.n	80011ba <_printf_i+0x15a>
 800127e:	3501      	adds	r5, #1
 8001280:	68e3      	ldr	r3, [r4, #12]
 8001282:	9903      	ldr	r1, [sp, #12]
 8001284:	1a5b      	subs	r3, r3, r1
 8001286:	42ab      	cmp	r3, r5
 8001288:	dcf2      	bgt.n	8001270 <_printf_i+0x210>
 800128a:	e7eb      	b.n	8001264 <_printf_i+0x204>
 800128c:	2500      	movs	r5, #0
 800128e:	f104 0619 	add.w	r6, r4, #25
 8001292:	e7f5      	b.n	8001280 <_printf_i+0x220>
 8001294:	08001491 	.word	0x08001491
 8001298:	080014a2 	.word	0x080014a2

0800129c <memmove>:
 800129c:	4288      	cmp	r0, r1
 800129e:	b510      	push	{r4, lr}
 80012a0:	eb01 0402 	add.w	r4, r1, r2
 80012a4:	d902      	bls.n	80012ac <memmove+0x10>
 80012a6:	4284      	cmp	r4, r0
 80012a8:	4623      	mov	r3, r4
 80012aa:	d807      	bhi.n	80012bc <memmove+0x20>
 80012ac:	1e43      	subs	r3, r0, #1
 80012ae:	42a1      	cmp	r1, r4
 80012b0:	d008      	beq.n	80012c4 <memmove+0x28>
 80012b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80012b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80012ba:	e7f8      	b.n	80012ae <memmove+0x12>
 80012bc:	4402      	add	r2, r0
 80012be:	4601      	mov	r1, r0
 80012c0:	428a      	cmp	r2, r1
 80012c2:	d100      	bne.n	80012c6 <memmove+0x2a>
 80012c4:	bd10      	pop	{r4, pc}
 80012c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80012ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80012ce:	e7f7      	b.n	80012c0 <memmove+0x24>

080012d0 <_sbrk_r>:
 80012d0:	b538      	push	{r3, r4, r5, lr}
 80012d2:	4d06      	ldr	r5, [pc, #24]	@ (80012ec <_sbrk_r+0x1c>)
 80012d4:	2300      	movs	r3, #0
 80012d6:	4604      	mov	r4, r0
 80012d8:	4608      	mov	r0, r1
 80012da:	602b      	str	r3, [r5, #0]
 80012dc:	f7ff fa82 	bl	80007e4 <_sbrk>
 80012e0:	1c43      	adds	r3, r0, #1
 80012e2:	d102      	bne.n	80012ea <_sbrk_r+0x1a>
 80012e4:	682b      	ldr	r3, [r5, #0]
 80012e6:	b103      	cbz	r3, 80012ea <_sbrk_r+0x1a>
 80012e8:	6023      	str	r3, [r4, #0]
 80012ea:	bd38      	pop	{r3, r4, r5, pc}
 80012ec:	200001bc 	.word	0x200001bc

080012f0 <memcpy>:
 80012f0:	440a      	add	r2, r1
 80012f2:	4291      	cmp	r1, r2
 80012f4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80012f8:	d100      	bne.n	80012fc <memcpy+0xc>
 80012fa:	4770      	bx	lr
 80012fc:	b510      	push	{r4, lr}
 80012fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001302:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001306:	4291      	cmp	r1, r2
 8001308:	d1f9      	bne.n	80012fe <memcpy+0xe>
 800130a:	bd10      	pop	{r4, pc}

0800130c <_realloc_r>:
 800130c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001310:	4607      	mov	r7, r0
 8001312:	4614      	mov	r4, r2
 8001314:	460d      	mov	r5, r1
 8001316:	b921      	cbnz	r1, 8001322 <_realloc_r+0x16>
 8001318:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800131c:	4611      	mov	r1, r2
 800131e:	f7ff bc4d 	b.w	8000bbc <_malloc_r>
 8001322:	b92a      	cbnz	r2, 8001330 <_realloc_r+0x24>
 8001324:	f7ff fbde 	bl	8000ae4 <_free_r>
 8001328:	4625      	mov	r5, r4
 800132a:	4628      	mov	r0, r5
 800132c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001330:	f000 f81a 	bl	8001368 <_malloc_usable_size_r>
 8001334:	4284      	cmp	r4, r0
 8001336:	4606      	mov	r6, r0
 8001338:	d802      	bhi.n	8001340 <_realloc_r+0x34>
 800133a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800133e:	d8f4      	bhi.n	800132a <_realloc_r+0x1e>
 8001340:	4621      	mov	r1, r4
 8001342:	4638      	mov	r0, r7
 8001344:	f7ff fc3a 	bl	8000bbc <_malloc_r>
 8001348:	4680      	mov	r8, r0
 800134a:	b908      	cbnz	r0, 8001350 <_realloc_r+0x44>
 800134c:	4645      	mov	r5, r8
 800134e:	e7ec      	b.n	800132a <_realloc_r+0x1e>
 8001350:	42b4      	cmp	r4, r6
 8001352:	4622      	mov	r2, r4
 8001354:	4629      	mov	r1, r5
 8001356:	bf28      	it	cs
 8001358:	4632      	movcs	r2, r6
 800135a:	f7ff ffc9 	bl	80012f0 <memcpy>
 800135e:	4629      	mov	r1, r5
 8001360:	4638      	mov	r0, r7
 8001362:	f7ff fbbf 	bl	8000ae4 <_free_r>
 8001366:	e7f1      	b.n	800134c <_realloc_r+0x40>

08001368 <_malloc_usable_size_r>:
 8001368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800136c:	1f18      	subs	r0, r3, #4
 800136e:	2b00      	cmp	r3, #0
 8001370:	bfbc      	itt	lt
 8001372:	580b      	ldrlt	r3, [r1, r0]
 8001374:	18c0      	addlt	r0, r0, r3
 8001376:	4770      	bx	lr

08001378 <_init>:
 8001378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800137a:	bf00      	nop
 800137c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800137e:	bc08      	pop	{r3}
 8001380:	469e      	mov	lr, r3
 8001382:	4770      	bx	lr

08001384 <_fini>:
 8001384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001386:	bf00      	nop
 8001388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800138a:	bc08      	pop	{r3}
 800138c:	469e      	mov	lr, r3
 800138e:	4770      	bx	lr
