Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/dma_cfg","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/interrupt_cfg","5_soc_doc/am6x/pll_data","5_soc_doc/am6x/processors","5_soc_doc/am6x/proxy_cfg","5_soc_doc/am6x/psil_cfg","5_soc_doc/am6x/ra_cfg","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721e_legacy/clocks","5_soc_doc/j721e_legacy/devices","5_soc_doc/j721e_legacy/dma_cfg","5_soc_doc/j721e_legacy/firewalls","5_soc_doc/j721e_legacy/hosts","5_soc_doc/j721e_legacy/interrupt_cfg","5_soc_doc/j721e_legacy/pll_data","5_soc_doc/j721e_legacy/processors","5_soc_doc/j721e_legacy/proxy_cfg","5_soc_doc/j721e_legacy/psil_cfg","5_soc_doc/j721e_legacy/ra_cfg","5_soc_doc/j721e_legacy/resasg_types","5_soc_doc/j721e_legacy/sec_proxy","5_soc_doc/j721e_legacy/soc_devgrps","5_soc_doc/j721e_legacy/soc_domgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/dma_cfg.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/interrupt_cfg.rst","5_soc_doc/am6x/pll_data.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/proxy_cfg.rst","5_soc_doc/am6x/psil_cfg.rst","5_soc_doc/am6x/ra_cfg.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721e_legacy/clocks.rst","5_soc_doc/j721e_legacy/devices.rst","5_soc_doc/j721e_legacy/dma_cfg.rst","5_soc_doc/j721e_legacy/firewalls.rst","5_soc_doc/j721e_legacy/hosts.rst","5_soc_doc/j721e_legacy/interrupt_cfg.rst","5_soc_doc/j721e_legacy/pll_data.rst","5_soc_doc/j721e_legacy/processors.rst","5_soc_doc/j721e_legacy/proxy_cfg.rst","5_soc_doc/j721e_legacy/psil_cfg.rst","5_soc_doc/j721e_legacy/ra_cfg.rst","5_soc_doc/j721e_legacy/resasg_types.rst","5_soc_doc/j721e_legacy/sec_proxy.rst","5_soc_doc/j721e_legacy/soc_devgrps.rst","5_soc_doc/j721e_legacy/soc_domgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00000000454d53450200010002000100":130,"00b":24,"01b":24,"02000000011a00006a37657300000000":130,"02a6000001000200cffc17b20bcbf96a":130,"07ab1b2400d5757a1f0b2f32fdf06b39376e0e7fd2e930ea4b1a7b0e24bbc520926de2c6":130,"0bb88ba99d3a8b1d92075c67bcc047d2":130,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":130,"0x0":[3,13,17,124],"0x00":[3,20,40,55,71,87,101,116],"0x00000000":[20,32,47,63,79,93,108],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[20,130],"0x0000b000":[93,108],"0x0000efff":[93,108],"0x0001":22,"0x0002":22,"0x0002u":3,"0x0004":22,"0x0005u":7,"0x0008":22,"0x000au":3,"0x000bu":22,"0x000cu":24,"0x000du":25,"0x000eu":23,"0x001":40,"0x0010":22,"0x0020":22,"0x0020u":3,"0x003":[40,55,71],"0x00300000":[32,47,63],"0x003000ff":[32,47,63],"0x0040":40,"0x005":40,"0x006":40,"0x00a00000":[32,47,63,79,93,108],"0x00a003ff":[47,63],"0x00a007ff":[79,93,108],"0x00a10000":[47,63,79,93,108],"0x00a107ff":[47,63,79,93,108],"0x00a20000":[47,63,79,93,108],"0x00a207ff":[47,63,79,93,108],"0x00a30000":[47,63,79,93,108],"0x00a301ff":79,"0x00a303ff":[47,63,93,108],"0x00a307ff":32,"0x00a60000":[93,108],"0x00a61fff":[93,108],"0x00a70000":[93,108],"0x00a71fff":[93,108],"0x00ac0000":[93,108],"0x00ac0fff":[93,108],"0x00ad0000":[93,108],"0x00ad0fff":[93,108],"0x00c0":[40,55,71],"0x01":[5,36,51,55,67,71,83,87,97,101,112,116,130],"0x0100":5,"0x01000000":32,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":40,"0x0180":40,"0x01a":40,"0x01c":40,"0x01e":40,"0x02":[36,40,51,55,67,71,83,87,97,101,112,116,130],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":22,"0x021":40,"0x03":[40,55,71,87,97,101,112,116],"0x04":[55,71,97,101,112,116],"0x04210000":32,"0x042101ff":32,"0x05":[55,71,87,101,116],"0x06":[36,83,87,97,101,112,116],"0x061":[55,71],"0x062":[55,71],"0x064":[55,71],"0x0682":40,"0x0683":40,"0x068d":40,"0x068e":40,"0x068f":40,"0x06a0":40,"0x06a1":40,"0x06a2":40,"0x07":[36,55,71,83,87,97,101,112,116],"0x070a":40,"0x070d":40,"0x070f":40,"0x0710":40,"0x0711":40,"0x0712":40,"0x0713":40,"0x0714":40,"0x0715":40,"0x0716":40,"0x0717":40,"0x0718":40,"0x0719":40,"0x071a":40,"0x071b":40,"0x071c":40,"0x071d":40,"0x071e":40,"0x0783":40,"0x079":[101,116],"0x0790":40,"0x0791":40,"0x0792":40,"0x0793":40,"0x0794":40,"0x0795":40,"0x0796":40,"0x0797":40,"0x0798":40,"0x0799":40,"0x079a":40,"0x079b":40,"0x079c":40,"0x079d":40,"0x07a":[101,116],"0x07a3":40,"0x07a4":40,"0x07a5":40,"0x07a6":40,"0x07a7":40,"0x07a8":40,"0x07a9":40,"0x07aa":40,"0x07ab":40,"0x07ac":40,"0x07ad":40,"0x07ae":40,"0x07af":40,"0x07b":[87,101,116],"0x07b0":40,"0x07b1":40,"0x07b2":40,"0x07b3":40,"0x07b4":40,"0x07b5":40,"0x07b6":40,"0x07b7":40,"0x07b8":40,"0x08":[87,97,101,112,116],"0x080":[87,101,116],"0x082":[87,101,116],"0x083":[87,101,116],"0x0840":40,"0x084a":40,"0x084c":40,"0x086":[101,116],"0x087":[101,116],"0x088":[87,101,116],"0x089":[87,101,116],"0x09":[97,112],"0x091":[55,71],"0x09c":[55,71],"0x0a":[40,55,71,87,101,116],"0x0b":[55,71,87,101,116],"0x0b3":[55,71],"0x0b4":[55,71],"0x0b5":[55,71],"0x0b6":[55,71],"0x0b9":[55,71],"0x0bb":[55,71],"0x0bc":[55,71],"0x0bd":[55,71],"0x0be":[55,71],"0x0bf":[55,71],"0x0c":[40,87,101,116],"0x0c2":[55,71],"0x0c3":[55,71],"0x0cf":[87,101,116],"0x0d":[40,55,71,87,101,116],"0x0d0":[87,101,116],"0x0d1":[87,101,116],"0x0d2":[87,101,116],"0x0d3":[87,101,116],"0x0d4":[87,101,116],"0x0d5":[87,101,116],"0x0e":[40,55,71,101,116],"0x0e9":[87,101,116],"0x0ea":[87,101,116],"0x0eb":[87,101,116],"0x0ec":[87,101,116],"0x0ed":[87,101,116],"0x0f":[40,55,71,87,101,116],"0x1":[13,28],"0x10":[3,40,87,101,116],"0x1000":[8,28,38,53,69,85,99,114],"0x1000u":8,"0x1001":[8,53,69],"0x1001u":8,"0x1017":38,"0x1018":38,"0x1019":38,"0x1029":38,"0x103b":85,"0x1077":[53,69],"0x108b":[99,114],"0x11":40,"0x1100":11,"0x1101":11,"0x1102":11,"0x1103":11,"0x1110":11,"0x1110u":11,"0x1111":11,"0x1116100":124,"0x1120":11,"0x1120u":11,"0x12":40,"0x1200":12,"0x1201":12,"0x1205":12,"0x1205u":12,"0x1206":12,"0x1207u":22,"0x1210":12,"0x1211":12,"0x1215":12,"0x1215u":12,"0x1216":12,"0x1220":12,"0x1221":12,"0x1230":12,"0x1230u":12,"0x1231":12,"0x1231u":12,"0x1232":12,"0x1233":12,"0x1234":12,"0x1234u":12,"0x1240":12,"0x1240u":12,"0x1241":12,"0x1280":10,"0x1280u":10,"0x1281":10,"0x1281u":10,"0x1282":10,"0x1282u":10,"0x1283":10,"0x1283u":10,"0x13":40,"0x1300":9,"0x1300u":9,"0x14":40,"0x15":40,"0x1500u":24,"0x16":40,"0x17":40,"0x18":[36,40],"0x1840":[55,71],"0x1880":[55,71],"0x19":40,"0x1900":[55,71],"0x1a":40,"0x1b":40,"0x1c":40,"0x1d":40,"0x1e":40,"0x1e40":[101,116],"0x1e80":[101,116],"0x1ec0":[87,101,116],"0x1u":[43,58,74,89,103,104,118,119],"0x2":[13,28],"0x20":[3,20,36,40,51,53,67,69,83,85,97,99,112,114,130],"0x2000":[38,87,101,116],"0x2013":38,"0x20210102":[20,130],"0x2080":[87,101,116],"0x20c0":[87,101,116],"0x21":[36,40,51,67,83,97,112,130],"0x2180":[101,116],"0x21c0":[101,116],"0x22":[40,51,67,130],"0x2200":[87,101,116],"0x2223":[20,130],"0x2240":[87,101,116],"0x23":[40,51,67,130],"0x23be":25,"0x24":40,"0x2440":[55,71],"0x25":40,"0x26":40,"0x27":40,"0x2700":[55,71],"0x28":40,"0x2800u":[41,56,72],"0x283c0000":[47,63,79,93,108],"0x283c001f":[47,63,79,93,108],"0x28400000":[47,63,79,93,108],"0x28401fff":[47,63,79,93,108],"0x28440000":[47,63,79,93,108],"0x2847ffff":[47,63,79,93,108],"0x28480000":[47,63,79,93,108],"0x28481fff":[47,63,79,93,108],"0x284a0000":[47,63,79,93,108],"0x284a3fff":[47,63,79,93,108],"0x284c0000":[47,63,79,93,108],"0x284c3fff":[47,63,79,93,108],"0x28560000":[47,63,79,93,108],"0x28563fff":[47,63,79],"0x2856ffff":[93,108],"0x28570000":[47,63,79,93,108],"0x2857007f":[47,63],"0x285701ff":[79,93,108],"0x28580000":[47,63,79,93,108],"0x28580fff":[47,63,79,93,108],"0x28590000":[47,63,79,93,108],"0x285900ff":[47,63,79,93,108],"0x285a0000":[47,63,79,93,108],"0x285a3fff":[47,63,79,93,108],"0x285b0000":[47,63,79,93,108],"0x285c0000":[47,63,79,93,108],"0x285c00ff":[47,63,79,93,108],"0x285d0000":[47,63,79,93,108],"0x285d03ff":[47,63,79,93,108],"0x29":40,"0x2a":40,"0x2a268000":[47,63,79,93,108],"0x2a2681ff":[47,63,79,93,108],"0x2a280000":[47,63,79,93,108],"0x2a29ffff":[47,63,79,93,108],"0x2a47ffff":[47,63,79,93,108],"0x2a500000":[47,63,79,93,108],"0x2a53ffff":[47,63,79,93,108],"0x2a580000":[47,63,79,93,108],"0x2a5bffff":[47,63,79,93,108],"0x2a600000":[47,63,79,93,108],"0x2a6fffff":[47,63,79,93,108],"0x2a700000":[47,63,79,93,108],"0x2a7fffff":[47,63,79,93,108],"0x2a800000":[47,63,79,93,108],"0x2a83ffff":[47,63,79,93,108],"0x2aa00000":[47,63,79,93,108],"0x2aa3ffff":[47,63,79,93,108],"0x2b":40,"0x2b000000":[47,63,79,93,108],"0x2b3fffff":[47,63,79,93,108],"0x2b800000":[47,63,79,93,108],"0x2bbfffff":[47,63,79,93,108],"0x2c":40,"0x2cca":[55,71],"0x2ccd":[55,71],"0x2d":40,"0x2d0a":[55,71],"0x2d0d":[55,71],"0x2d4a":[55,71],"0x2d4d":[55,71],"0x2d80":[55,71],"0x2e":40,"0x2e40":[55,71],"0x2ec0":[55,71],"0x2ec1":[55,71],"0x2ec2":[55,71],"0x2ec3":[55,71],"0x2ec4":[55,71],"0x2ec5":[55,71],"0x2ec7":[55,71],"0x2eca":[55,71],"0x2ecb":[55,71],"0x2f":40,"0x2f00":[55,71],"0x2f01":[55,71],"0x2f02":[55,71],"0x2f03":[55,71],"0x2f0a":[55,71],"0x2f0b":[55,71],"0x2f0d":[55,71],"0x2f0e":[55,71],"0x2f0f":[55,71],"0x2f4a":[55,71],"0x2f4d":[55,71],"0x2f80":[55,71],"0x2fc0":[55,71],"0x3":13,"0x30":[40,97,112],"0x3080":[55,71],"0x30800000":[47,63,79,93,108],"0x3080001f":[47,63,79,93,108],"0x30801000":[47,63,79,93,108],"0x3080101f":[47,63,79,93,108],"0x30802000":[47,63,79,93,108],"0x3080201f":[47,63,79,93,108],"0x3081":[55,71],"0x3082":[55,71],"0x3083":[55,71],"0x308a":[55,71],"0x308b":[55,71],"0x308d":[55,71],"0x308f":[55,71],"0x30900000":[47,63,79,93,108],"0x30901fff":[47,63,79],"0x30907fff":[93,108],"0x30908000":[47,63,79,93,108],"0x30909fff":[47,63,79],"0x3090ffff":[93,108],"0x30940000":[47,63,79,93,108],"0x3094ffff":[47,63,79],"0x3097ffff":[93,108],"0x30b00000":[47,63,79,93,108],"0x30b03fff":79,"0x30b0ffff":[47,63],"0x30b1ffff":[93,108],"0x30c0":[55,71],"0x30c00000":[47,63,79,93,108],"0x30c03fff":79,"0x30c0ffff":[47,63,93,108],"0x30c1":[55,71],"0x30c2":[55,71],"0x30c3":[55,71],"0x30c5":[55,71],"0x30c7":[55,71],"0x30ca":[55,71],"0x30cb":[55,71],"0x30d00000":[47,63,79,93,108],"0x30d03fff":79,"0x30d07fff":[47,63,93,108],"0x31":40,"0x31040000":[47,63,79,93,108],"0x31043fff":[47,63,79,93,108],"0x31080000":[47,63,79,93,108],"0x310bffff":[47,63,79,93,108],"0x31100000":[47,63,79,93,108],"0x3110007f":[47,63],"0x31100fff":[79,93,108],"0x31110000":[47,63,79,93,108],"0x31113fff":[47,63,79,93,108],"0x31120000":[47,63,79,93,108],"0x311200ff":[47,63,79,93,108],"0x31130000":[47,63,79,93,108],"0x31133fff":[47,63,79,93,108],"0x31140000":[47,63,79,93,108],"0x31150000":[47,63,79,93,108],"0x311500ff":[47,63,79,93,108],"0x31160000":[47,63,79,93,108],"0x311603ff":[47,63,79,93,108],"0x31f78000":[47,63,79,93,108],"0x31f781ff":[47,63,79,93,108],"0x32":40,"0x32000000":[47,63,79,93,108],"0x3201ffff":[47,63,79,93,108],"0x328fffff":[47,63,79,93,108],"0x33":40,"0x33000000":[47,63,79,93,108],"0x3303ffff":[47,63,79,93,108],"0x33400000":[47,63,79,93,108],"0x3343ffff":[47,63,79,93,108],"0x33800000":[47,63,79,93,108],"0x339fffff":[47,63,79,93,108],"0x33c00000":[47,63,79,93,108],"0x33c3ffff":[47,63,79,93,108],"0x33c40000":[47,63,79,93,108],"0x33c7ffff":[47,63,79,93,108],"0x33ca":[87,101,116],"0x33cd":[87,101,116],"0x33d00000":[47,63,79,93,108],"0x33dfffff":[47,63,79,93,108],"0x34":40,"0x34000000":[47,63,79,93,108],"0x3403ffff":79,"0x340a":[87,101,116],"0x340d":[87,101,116],"0x340fffff":[47,63,93,108],"0x344a":[87,101,116],"0x344d":[87,101,116],"0x3480":[87,101,116],"0x34c0":[87,101,116],"0x34c1":[87,101,116],"0x34c2":[87,101,116],"0x34c3":[87,101,116],"0x34c4":[101,116],"0x34c5":[87,101,116],"0x34c6":[87,101,116],"0x34c7":[87,101,116],"0x34c8":[87,101,116],"0x34ca":[87,101,116],"0x34cb":[87,101,116],"0x35":40,"0x3500":[87,101,116],"0x35000000":[47,63,79,93,108],"0x3501":[87,101,116],"0x3502":[87,101,116],"0x3503":[87,101,116],"0x3503ffff":79,"0x350a":[87,101,116],"0x350b":[87,101,116],"0x350c":[87,101,116],"0x350d":[87,101,116],"0x350e":[101,116],"0x350f":[87,101,116],"0x350fffff":[47,63],"0x3510":[87,101,116],"0x351fffff":[93,108],"0x3540":[87,101,116],"0x36":40,"0x37":40,"0x38":40,"0x38000000":[47,63,79,93,108],"0x383fffff":[47,63,79,93,108],"0x3a4a":[87,101,116],"0x3a4d":[87,101,116],"0x3a80":[87,101,116],"0x3ac0":[87,101,116],"0x3ac1":[87,101,116],"0x3ac2":[87,101,116],"0x3ac3":[87,101,116],"0x3ac5":[87,101,116],"0x3ac7":[87,101,116],"0x3aca":[87,101,116],"0x3acb":[87,101,116],"0x3b00":[87,101,116],"0x3b01":[87,101,116],"0x3b02":[87,101,116],"0x3b03":[87,101,116],"0x3b0a":[87,101,116],"0x3b0b":[87,101,116],"0x3b0d":[87,101,116],"0x3b0f":[87,101,116],"0x3b40":[87,101,116],"0x3c000000":[47,63,79,93,108],"0x3c3fffff":[47,63,79,93,108],"0x40":28,"0x4000":[38,53,69,85,99,114],"0x4001":[38,53,69],"0x4002":38,"0x4003":[38,53,69,85,99,114],"0x4081":25,"0x4081u":22,"0x40c00000":[47,63],"0x40c000ff":[47,63],"0x4100":[38,53,69,85,99,114],"0x4104":[38,53,69,85,99,114],"0x41c00000":[47,63,79,93,108],"0x41c7ffff":[47,63],"0x41cfffff":[79,93,108],"0x4200":[38,53,69,85,99,114],"0x4204":[38,53,69,85,99,114],"0x42200000":[47,63,79,93,108],"0x422001ff":[47,63],"0x422003ff":[79,93,108],"0x42af":25,"0x4300":[38,53,69,85,99,114],"0x4301":85,"0x4302":[99,114],"0x4303":38,"0x4304":[38,53,69,85,99,114],"0x4305":[85,99,114],"0x4307":38,"0x4308":38,"0x430b":38,"0x430c":38,"0x430f":38,"0x4310":38,"0x4311":38,"0x4400":[38,53,69,85,99,114],"0x4401":[53,69],"0x4402":[53,69,85,99,114],"0x4403":38,"0x4404":[38,85,99,114],"0x4405":38,"0x4406":38,"0x44060000":32,"0x4407":38,"0x4407bfff":32,"0x4407c000":32,"0x4407ffff":32,"0x4408":38,"0x44083000":28,"0x4409":38,"0x440b":[38,85,99,114],"0x440c":38,"0x440e":38,"0x440f":38,"0x44234000":[32,47,63,79,93,108],"0x44234fff":[32,47,63,79,93,108],"0x44235000":[32,47,63,79,93,108],"0x44237fff":[32,47,63,79,93,108],"0x4500":[38,53,69,85,99,114],"0x45000000":[32,47,63,79,93,108,131],"0x4503":[53,69],"0x4504":[53,69],"0x4507":[53,69],"0x4507ffff":32,"0x4508":[53,69,85,99,114],"0x45080000":32,"0x450b":[53,69],"0x450c":[53,69],"0x450f":[53,69],"0x4510":[53,69],"0x4513":[53,69],"0x4514":[53,69],"0x4515":[53,69],"0x4516":[53,69],"0x45cfffff":32,"0x45d00000":[32,47,63,79,93,108],"0x45dfffff":[32,47,63,79,93,108],"0x45e00000":32,"0x45ffffff":[32,47,63,79,93,108,131],"0x4600":[53,69,85,99,114],"0x4601":[53,69],"0x4602":[53,69],"0x460a":[99,114],"0x460c":[85,99,114],"0x460f":85,"0x4610":85,"0x4616":[85,99,114],"0x4618":[85,99,114],"0x461f":85,"0x4622":[85,99,114],"0x4624":[85,99,114],"0x462e":[85,99,114],"0x4700":[53,69,85,99,114],"0x4701":[85,99,114],"0x4702":[85,99,114],"0x4703":[85,99,114],"0x4704":[85,99,114],"0x4707":[53,69],"0x4709":[85,99,114],"0x470a":85,"0x470c":[85,99,114],"0x4729":[85,99,114],"0x473f":85,"0x4800":[53,69,85,99,114],"0x48100000":32,"0x4811001f":32,"0x48130000":32,"0x481f":[53,69,85,99,114],"0x4820":[85,99,114],"0x482500ff":32,"0x483f":[85,99,114],"0x4840":[85,99,114],"0x48400000":32,"0x48411fff":32,"0x48420000":32,"0x48607fff":32,"0x487f":[85,99,114],"0x4880":[85,99,114],"0x489f":[85,99,114],"0x4900":[85,99,114],"0x49000000":32,"0x49013fff":32,"0x4968b2e9":19,"0x49800000":32,"0x49ff":[85,99,114],"0x4a00":[85,99,114],"0x4a67ffff":32,"0x4a811000":32,"0x4a812fff":32,"0x4aa18000":32,"0x4aa18fff":32,"0x4b8a0000":32,"0x4b8affff":32,"0x4b920000":32,"0x4b92ffff":32,"0x4c01ffff":32,"0x4c41u":22,"0x4d000000":32,"0x4d001fff":32,"0x4d004000":32,"0x4d005fff":32,"0x4d008000":32,"0x4d009fff":32,"0x4d012000":32,"0x4d013fff":32,"0x4d016000":32,"0x4d017fff":32,"0x4d03c000":32,"0x4d04bfff":32,"0x4e004000":32,"0x4e013fff":32,"0x4e3fffff":32,"0x5170":25,"0x5170u":22,"0x5a":[15,25,130],"0x6000":[53,69,85,99,114],"0x60000000":[47,63,79,93,108],"0x602d":[85,99,114],"0x602e":[85,99,114],"0x602f":[53,69,85,99,114],"0x608f":25,"0x6b39376e":130,"0x6cffffff":[47,63,79,93,108],"0x6d000000":[47,63,79,93,108],"0x6dffffff":[47,63,79,93,108],"0x6e000000":[47,63,79,93,108],"0x6effffff":[47,63,79,93,108],"0x7000":[53,69,85,99,114],"0x70000":124,"0x70000000":[47,63,79,93,108,124],"0x701c0000":32,"0x701dffff":32,"0x701fc000":32,"0x701fffff":[32,47,63,79,93,108],"0x7100":[53,69,85,99,114],"0x7103":[53,69],"0x7106":[85,99,114],"0x7200":[53,69,85,99,114],"0x7203":[53,69],"0x7204":[53,69],"0x7207":[53,69,85,99,114],"0x7208":[53,69],"0x720b":[53,69],"0x720c":[53,69],"0x720e":[53,69],"0x720f":[53,69],"0x7211":[53,69],"0x7212":[53,69],"0x7300":[85,99,114],"0x7303":[85,99,114],"0x7400":[85,99,114],"0x7403":[85,99,114],"0x7500":[85,99,114],"0x7501":[85,99,114],"0x7502":[85,99,114],"0x7503":[85,99,114],"0x7ab1b240":130,"0x7b25u":22,"0x8":[53,69,85,99,114,124],"0x80":25,"0x8000":10,"0x80b5ae71":19,"0x8d27":25,"0x8d27u":22,"0x9000":[16,38,53,69,85,99,114],"0x9000u":16,"0x9001":[16,53,69],"0x9001u":16,"0x9002":[16,53,69],"0x9002u":16,"0x9003":14,"0x9003u":14,"0x9004":14,"0x9004u":14,"0x900c":18,"0x900cu":18,"0x9010":38,"0x9011":38,"0x9012":38,"0x9013":38,"0x901c":38,"0x9021":18,"0x9021u":18,"0x9022":15,"0x9022u":15,"0x9023":15,"0x9023u":15,"0x9024":15,"0x9024u":15,"0x9025":15,"0x9025u":15,"0x9026":15,"0x9026u":15,"0x9029":14,"0x9029u":14,"0x9030":21,"0x9030u":21,"0x9031":17,"0x9031u":17,"0x903b":85,"0x908b":[99,114],"0x9095":[53,69],"0x926de2c6":130,"0xa000":38,"0xa013":38,"0xa5":15,"0xa5c3u":22,"0xb2f32fdf":130,"0xc000":[13,38,53,69,85,99,114,131],"0xc000u":13,"0xc001":[13,38,53,69,85,99,114,131],"0xc001u":13,"0xc005":[13,131],"0xc005u":13,"0xc100":[13,38,53,69,85,99,114,131],"0xc100u":13,"0xc101":[13,131],"0xc101u":13,"0xc108":[38,53,69,85,99,114],"0xc120":[13,131],"0xc120u":13,"0xc1d3u":22,"0xc200":[38,53,69,85,99,114],"0xc208":[38,53,69,85,99,114],"0xc300":[38,53,69],"0xc303":38,"0xc304":38,"0xc307":38,"0xc308":[38,53,69],"0xc30b":38,"0xc30c":38,"0xc30f":38,"0xc310":38,"0xc311":38,"0xc400":[13,38,53,69,85,99,114,131],"0xc400u":13,"0xc401":[13,53,69,131],"0xc401u":13,"0xc402":[53,69,85,99,114],"0xc403":38,"0xc404":[38,85,99,114],"0xc405":38,"0xc406":38,"0xc407":38,"0xc408":38,"0xc409":38,"0xc40b":[38,85,99,114],"0xc40c":38,"0xc40e":38,"0xc500":[38,53,69,85,99,114],"0xc503":[53,69],"0xc504":[53,69],"0xc507":[38,53,69],"0xc508":[53,69,85,99,114],"0xc50b":[53,69],"0xc50c":[53,69],"0xc50f":[53,69],"0xc510":[53,69],"0xc513":[53,69],"0xc514":[53,69],"0xc515":[53,69],"0xc516":[53,69],"0xc600":[85,99,114],"0xc60a":[99,114],"0xc60c":[85,99,114],"0xc60f":85,"0xc610":85,"0xc616":[85,99,114],"0xc618":[85,99,114],"0xc61f":85,"0xc622":[85,99,114],"0xc624":[85,99,114],"0xc62e":[85,99,114],"0xc700":[85,99,114],"0xc701":[85,99,114],"0xc702":[85,99,114],"0xc703":[85,99,114],"0xc704":[85,99,114],"0xc709":[85,99,114],"0xc70a":85,"0xc70c":[85,99,114],"0xc729":[85,99,114],"0xc73f":85,"0xc800":[53,69,85,99,114],"0xc81f":[53,69,85,99,114],"0xc820":[85,99,114],"0xc83f":[85,99,114],"0xc840":[85,99,114],"0xc87f":[85,99,114],"0xc880":[85,99,114],"0xc89f":[85,99,114],"0xc900":[85,99,114],"0xc9ff":[85,99,114],"0xca00":[85,99,114],"0xca07":[85,99,114],"0xd5757a1f":130,"0xdead3a17":19,"0xdeadfa17":19,"0xe000":[53,69,85,99,114],"0xe022000":124,"0xe02c":[85,99,114],"0xe02d":[85,99,114],"0xe02f":[53,69,85,99,114],"0xe24bbc52":130,"0xe7fd2e93":130,"0xea4b1a7b":130,"0xf000":[53,69,85,99,114],"0xf007":[53,69,85,99,114],"0xf100":[53,69,85,99,114],"0xf103":[53,69],"0xf106":[85,99,114],"0xf1ea":25,"0xf1eau":22,"0xf200":[53,69,85,99,114],"0xf203":[53,69],"0xf204":[53,69],"0xf207":[53,69,85,99,114],"0xf208":[53,69],"0xf20b":[53,69],"0xf20c":[53,69],"0xf20e":[53,69],"0xf20f":[53,69],"0xf211":[53,69],"0xf212":[53,69],"0xf300":[85,99,114],"0xf303":[85,99,114],"0xf3ff":[85,99,114],"0xf400":[85,99,114],"0xf500":[85,99,114],"0xf501":[85,99,114],"0xffffffff":5,"0xfffffffffff":[32,47,63,79,93,108],"0xppppqqqq":130,"1000000000u":[35,82,96,111],"100000000u":[50,66],"1083801600u":[96,111],"10b":[24,25],"1155000000u":[50,66],"1179648000u":[96,111],"11b":24,"1200000000u":[96,111],"128u":25,"1500000000u":[96,111],"15de4a0d4ee20fd61f6002b07cd9b0b7":130,"1600000000u":35,"1800000000u":[35,96,111],"1866000000u":96,"18u":22,"1mb":3,"2000000000u":[35,82,96,111],"2133333333u":111,"2359296000u":82,"2400000000u":[35,82,96,111],"250000000u":[50,66],"2600000000u":[96,111],"2700000000u":[96,111],"2750000000u":[96,111],"2mb":3,"300000000u":[50,66],"3200000000u":82,"32bit":13,"32u":14,"333333333u":[50,66],"3rd":0,"400000000u":[50,66],"40b2b17a1f7a75d5":130,"41c02100":20,"41u":14,"52bc4be2c6e26d92":130,"64k":3,"760d7d98a18f189760dfd0f23e2b0cb1":130,"7fe9ad875195527d40b2b17a1f7a75d5":130,"800000000u":[50,66],"8c712e8d732b48c3e09ac6c0951013c":130,"960000000u":[35,50,66,82,96,111],"abstract":[0,20],"break":5,"byte":[2,3,11,12,14,19,20,24,121,125,129,130],"case":[2,3,5,13,15,16,24,46,58,61,74,78,89,92,103,107,118,120,124,128],"catch":[48,64],"char":3,"default":[5,7,12,13,19,20,23,24,28,32,46,47,61,63,75,78,79,92,93,107,108,124],"export":[23,25],"final":20,"function":[0,2,3,5,12,13,19,21,23,24,25,29,42,44,57,59,73,76,88,90,102,104,105,117,119,120,121,122,128,131],"import":[3,13],"int":[5,20],"long":[5,10,12,13,20,28,125,129],"new":[5,13,16,20,28,125,130],"null":12,"public":[2,19,20,22,24,124,125,127,130],"return":[2,3,5,8,9,10,11,12,13,14,16,19,23,24,121,123],"short":[12,13,28],"static":[12,22],"switch":13,"true":[15,20,32,47,63,79,93,108,121,127,130],"try":[5,13,120],"void":5,"while":[2,5,18,19,22,28,128,130],AES:[0,121,125,127,129],AND:13,BUT:13,Bus:24,CCS:130,For:[0,2,5,6,8,10,13,18,19,20,22,23,24,32,47,63,79,93,108,120,121,122,128,130],IAs:24,IDs:[2,5,6,11,12,13,20,22,24,25,29,32,40,42,44,47,55,57,59,63,71,73,76,79,87,88,90,93,101,102,105,108,116,117,124],IPs:5,IRs:24,Ids:5,NOT:[2,11,12,13,120,122],Not:[13,34,49,65,81,95,110,128],OES:[8,12,28,49,65,81,95,110],OSes:0,One:[20,22,28,29,44,59,76,90,105],PEs:[33,40,42,48,55,57,64,71,73,80,87,88,94,101,102,109,116,117],QoS:[22,24,28],Such:120,TIs:128,TRs:12,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,16,18,19,20,21,22,23,24,25,28,29,30,31,32,34,35,38,39,40,44,45,46,47,49,50,52,53,54,55,59,60,61,63,65,66,68,69,70,71,76,77,78,79,81,82,84,85,86,87,90,91,92,93,95,96,98,99,100,101,105,106,107,108,110,111,113,114,115,116,120,121,122,123,124,125,127,128,129,130,131],Then:24,There:[5,13,16,19,22,24,29,44,59,76,90,105,121,123,125,131],These:[0,11,13,22,24,25,29,33,36,42,43,44,48,51,57,58,59,64,67,73,74,76,80,83,88,89,90,94,97,102,103,104,105,109,112,117,118,119,123,124],USE:[11,12],Use:[13,25,28,125,129,130],Used:[48,64,128],Useful:8,Using:[14,15,22,25,126,129,132],With:19,Yes:[3,6,14,15,17,18,21,22,25,124,125,128],_boardcfg:24,a53:[33,48,64],a53_0:[33,42,48,57,64,73],a53_1:[33,42,48,57,64,73],a53_2:[33,42,48,57,64,73],a53_3:[33,42,48,57,64,73],a53_4:[48,57,64,73],a53_5:[48,57,64,73],a53_6:[48,57,64,73],a53_7:[48,57,64,73],a53_cl0_c0:[51,67,130],a53_cl0_c1:[51,67,130],a53_cl1_c0:[51,67,130],a53_cl1_c1:[51,67,130],a53_non_secure_supervisor:[32,47,63],a53_secure_supervisor:[32,47,63],a53ss0_core_0:36,a53ss0_core_1:36,a72:[80,94,109],a72_0:[80,88,94,102,109,117],a72_1:[80,88,94,102,109,117],a72_2:[80,88,94,102,109,117],a72_3:[80,88,94,102,109,117],a72_4:[80,88,94,102,109,117],a72_non_secure_supervisor:[79,93,108],a72_secure_supervisor:[79,93,108],a72ss0_core0:[97,112],a72ss0_core0_0:83,a72ss0_core0_1:83,a72ss0_core1:[97,112],a87rb35w:[20,127,130],a93e069d2ccdac95420cca9c5f637a80:130,abi:[3,5,24,25],abi_major:3,abi_minor:3,abil:[2,28],abl:[2,12,24,28,46,61,78,92,107,130],abort:3,about:[0,3,5,13,20,28,125],abov:[0,2,3,6,23,24,25,28,120,121,124,125,129,130,131],absolut:120,acceler:[0,2,4,8,12,28,75,121,128],accept:[2,5,13,23,24,25],acces:25,access:[0,2,6,8,9,10,11,12,19,22,24,28,120,121,123,124,126,130,132],access_err:[49,65],accommod:123,accompani:20,accord:[8,12,20,23,24,130],account:[0,5,13],accumul:[23,24],accur:13,achiev:[5,6,13,58,74,89,103,118,120],acinactm:13,ack:[2,5,6,7,13,16,21,24],acp:13,acronym:0,across:[0,2,6,24,25,121,123,130],action:[2,5,20],activ:[5,13,18,19,23,24,120,125,127,129,130],actual:[2,3,5,6,13,20,22,33,36,48,51,64,67,80,83,94,97,109,112,130],acut:127,add:[8,20,28,120,121],addit:[2,5,6,7,12,13,20,24,25,28,120,121,123,124,125,128,131],addition:5,addr:28,addr_hi:11,addr_lo:11,address:[0,3,10,11,13,17,18,20,22,23,24,25,28,32,47,63,79,93,108,122,130],adjust:11,adpllljm_hsdiv_wrap_main_0:[50,66],adpllljm_hsdiv_wrap_main_2:[50,66],adpllljm_wrap_main_1:[50,66],adpllljm_wrap_main_3:[50,66],adpllljm_wrap_main_4:[50,66],adpllm_hsdiv_wrap_mcu_0:[50,66],adpllm_hsdiv_wrap_mcu_1:[50,66],adpllm_wrap_main_6:[50,66],adpllm_wrap_main_7:[50,66],advanc:[58,74,89,103,118],aesenc:127,aesenc_bmek:127,aesenc_bmpkh:127,aesenc_smek:127,aesenc_smpkh:127,affect:13,aforement:28,after:[2,5,7,8,10,11,12,13,14,15,19,22,25,35,50,66,82,96,111,120,123,127,131],again:5,against:[11,20,28,121,130],agent:0,aggreg:[0,2,8,24,28,128],agnost:0,aid:[46,61,78,92,107],aim:0,ainact:13,akin:2,algorithm:127,align:[3,24],all:[0,2,6,9,13,15,16,19,20,22,23,24,25,28,48,64,121,125,127,128,130,131],alloc:[3,5,8,10,12,13,22,24,33,48,64,80,94,109],allow:[0,2,5,6,8,11,12,13,19,22,23,24,25,28,29,30,44,45,59,60,76,77,90,91,105,106,120,122,123,124,130,131],allow_debug_level_rsvd:25,allow_dkek_export_tisci:25,allow_jtag_unlock:[25,130],allow_wildcard_unlock:[25,130],allowed_atyp:24,allowed_orderid:24,allowed_prior:24,allowed_qo:24,allowed_sched_prior:24,along:[13,14,21,28,121,123,127,131],alongsid:[15,17],alphabet:[29,44,59,76,90,105],alreadi:[6,11,13,120],also:[0,2,5,6,8,13,18,19,24,25,29,31,44,46,59,61,76,78,90,92,105,107,123,124,125,129,130,131],alter:6,altern:[13,24,121,125,130],although:[3,5,6,7,13,22,23,24,25],altough:6,alwai:[2,3,6,13,20,22,28,121,123,130],am64:[25,131],am64_main_sec_mmr_main_0:36,am64x:[0,132],am64x_dev_a53ss0:[29,30,43],am64x_dev_a53ss0_core_0:[29,30,43],am64x_dev_a53ss0_core_1:[29,30,43],am64x_dev_adc0:[29,30,43],am64x_dev_board0:[29,30,43],am64x_dev_cmp_event_introuter0:[29,30,34,40,43],am64x_dev_compute_cluster0:[30,43],am64x_dev_compute_cluster0_pbist_0:[30,43],am64x_dev_cpsw0:[29,30,34,43],am64x_dev_cpt2_aggr0:[29,30,43],am64x_dev_cpts0:[29,30,34,43],am64x_dev_dbgsuspendrouter0:[29,30,43],am64x_dev_dcc0:[29,30,43],am64x_dev_dcc1:[29,30,43],am64x_dev_dcc2:[29,30,43],am64x_dev_dcc3:[29,30,43],am64x_dev_dcc4:[29,30,43],am64x_dev_dcc5:[29,30,43],am64x_dev_ddpa0:[29,30,43],am64x_dev_ddr16ss0:[29,30,43],am64x_dev_debugss_wrap0:[29,30,43],am64x_dev_dmass0:[30,38,43],am64x_dev_dmass0_bcdma_0:[29,30,31,39,40,43],am64x_dev_dmass0_cbass_0:[29,30,43],am64x_dev_dmass0_intaggr_0:[29,30,34,40,43],am64x_dev_dmass0_ipcss_0:[29,30,43],am64x_dev_dmass0_pktdma_0:[29,30,31,39,40,43],am64x_dev_dmass0_psilcfg_0:[29,30,43],am64x_dev_dmass0_psilss_0:[29,30,43],am64x_dev_dmass0_ringacc_0:[29,30,34,39,40],am64x_dev_dmsc0:[30,43],am64x_dev_ecap0:[29,30,43],am64x_dev_ecap1:[29,30,43],am64x_dev_ecap2:[29,30,43],am64x_dev_elm0:[29,30,43],am64x_dev_emif_data_0_vd:[30,43],am64x_dev_epwm0:[29,30,34,43],am64x_dev_epwm1:[29,30,43],am64x_dev_epwm2:[29,30,43],am64x_dev_epwm3:[29,30,34,43],am64x_dev_epwm4:[29,30,43],am64x_dev_epwm5:[29,30,43],am64x_dev_epwm6:[29,30,34,43],am64x_dev_epwm7:[29,30,43],am64x_dev_epwm8:[29,30,43],am64x_dev_eqep0:[29,30,43],am64x_dev_eqep1:[29,30,43],am64x_dev_eqep2:[29,30,43],am64x_dev_esm0:[29,30,43],am64x_dev_fsirx0:[29,30,43],am64x_dev_fsirx1:[29,30,43],am64x_dev_fsirx2:[29,30,43],am64x_dev_fsirx3:[29,30,43],am64x_dev_fsirx4:[29,30,43],am64x_dev_fsirx5:[29,30,43],am64x_dev_fsitx0:[29,30,43],am64x_dev_fsitx1:[29,30,43],am64x_dev_fss0:[30,43],am64x_dev_fss0_fsas_0:[29,30,43],am64x_dev_fss0_ospi_0:[29,30,43],am64x_dev_gicss0:[29,30,34,43],am64x_dev_gpio0:[29,30,34,43],am64x_dev_gpio1:[29,30,34,43],am64x_dev_gpmc0:[29,30,43],am64x_dev_gtc0:[29,30,34,43],am64x_dev_i2c0:[29,30,43],am64x_dev_i2c1:[29,30,43],am64x_dev_i2c2:[29,30,43],am64x_dev_i2c3:[29,30,43],am64x_dev_led0:[29,30,43],am64x_dev_mailbox0:[30,43],am64x_dev_main2mcu_vd:[30,43],am64x_dev_main_gpiomux_introuter0:[29,30,34,40,43],am64x_dev_mcan0:[29,30,43],am64x_dev_mcan1:[29,30,43],am64x_dev_mcspi0:[29,30,43],am64x_dev_mcspi1:[29,30,43],am64x_dev_mcspi2:[29,30,43],am64x_dev_mcspi3:[29,30,43],am64x_dev_mcspi4:[29,30,43],am64x_dev_mcu2main_vd:[30,43],am64x_dev_mcu_dcc0:[29,30,43],am64x_dev_mcu_esm0:[29,30,34,43],am64x_dev_mcu_gpio0:[29,30,34,43],am64x_dev_mcu_i2c0:[29,30,43],am64x_dev_mcu_i2c1:[29,30,43],am64x_dev_mcu_m4fss0:[30,43],am64x_dev_mcu_m4fss0_core0:[29,30,34,43],am64x_dev_mcu_mcrc64_0:[29,30,43],am64x_dev_mcu_mcspi0:[29,30,43],am64x_dev_mcu_mcspi1:[29,30,43],am64x_dev_mcu_mcu_gpiomux_introuter0:[29,30,34,40,43],am64x_dev_mcu_psc0:[29,30,43],am64x_dev_mcu_rti0:[29,30,43],am64x_dev_mcu_timer0:[29,30,43],am64x_dev_mcu_timer1:[29,30,43],am64x_dev_mcu_timer2:[29,30,43],am64x_dev_mcu_timer3:[29,30,43],am64x_dev_mcu_uart0:[29,30,43],am64x_dev_mcu_uart1:[29,30,43],am64x_dev_mmcsd0:[29,30,43],am64x_dev_mmcsd1:[29,30,43],am64x_dev_msram_256k0:[29,30,43],am64x_dev_msram_256k1:[29,30,43],am64x_dev_msram_256k2:[29,30,43],am64x_dev_msram_256k3:[29,30,43],am64x_dev_msram_256k4:[29,30,43],am64x_dev_msram_256k5:[29,30,43],am64x_dev_pbist0:[29,30,43],am64x_dev_pbist1:[29,30,43],am64x_dev_pbist2:[29,30,43],am64x_dev_pbist3:[29,30,43],am64x_dev_pcie0:[29,30,34,43],am64x_dev_postdiv1_16fft1:[29,30,43],am64x_dev_postdiv4_16ff0:[29,30,43],am64x_dev_postdiv4_16ff2:[29,30,43],am64x_dev_pru_icssg0:[29,30,34,43],am64x_dev_pru_icssg1:[29,30,34,43],am64x_dev_psc0:[29,30,43],am64x_dev_psramecc0:[29,30,43],am64x_dev_r5fss0:[30,43],am64x_dev_r5fss0_core0:[29,30,34,43],am64x_dev_r5fss0_core1:[29,30,34,43],am64x_dev_r5fss1:[30,43],am64x_dev_r5fss1_core0:[29,30,34,43],am64x_dev_r5fss1_core1:[29,30,34,43],am64x_dev_rti0:[29,30,43],am64x_dev_rti10:[29,30,43],am64x_dev_rti11:[29,30,43],am64x_dev_rti1:[29,30,43],am64x_dev_rti8:[29,30,43],am64x_dev_rti9:[29,30,43],am64x_dev_sa2_ul0:[29,30,43],am64x_dev_serdes_10g0:[29,30,43],am64x_dev_spinlock0:[29,30,43],am64x_dev_stm0:[29,30,43],am64x_dev_timer0:[29,30,34,43],am64x_dev_timer10:[29,30,43],am64x_dev_timer11:[29,30,43],am64x_dev_timer1:[29,30,34,43],am64x_dev_timer2:[29,30,34,43],am64x_dev_timer3:[29,30,34,43],am64x_dev_timer4:[29,30,43],am64x_dev_timer5:[29,30,43],am64x_dev_timer6:[29,30,43],am64x_dev_timer7:[29,30,43],am64x_dev_timer8:[29,30,43],am64x_dev_timer9:[29,30,43],am64x_dev_timermgr0:[29,30,43],am64x_dev_timesync_event_introuter0:[29,30,34,40,43],am64x_dev_uart0:[29,30,43],am64x_dev_uart1:[29,30,43],am64x_dev_uart2:[29,30,43],am64x_dev_uart3:[29,30,43],am64x_dev_uart4:[29,30,43],am64x_dev_uart5:[29,30,43],am64x_dev_uart6:[29,30,43],am64x_dev_usb0:[29,30,43],am64x_dev_vtm0:[29,30,43],am65x:[0,28,124,130,132],am65x_sr2:[24,75],am65xx:2,am6:[5,13,23,24,75],am6_dev_board0:[44,45,58,59,60,74],am6_dev_cal0:[44,45,49,58,59,60,65,74],am6_dev_cbass0:[44,45,49,58,59,60,65,74],am6_dev_cbass_debug0:[44,45,49,58,59,60,65,74],am6_dev_cbass_fw0:[44,45,49,58,59,60,65,74],am6_dev_cbass_infra0:[44,45,49,58,59,60,65,74],am6_dev_ccdebugss0:[44,45,49,58,59,60,65,74],am6_dev_cmpevent_intrtr0:[44,45,49,55,58,59,60,65,71,74],am6_dev_compute_cluster_a53_0:[44,45,58,59,60,74],am6_dev_compute_cluster_a53_1:[44,45,58,59,60,74],am6_dev_compute_cluster_a53_2:[44,45,58,59,60,74],am6_dev_compute_cluster_a53_3:[44,45,58,59,60,74],am6_dev_compute_cluster_cpac0:[45,58,59,60,74],am6_dev_compute_cluster_cpac1:[45,58,59,60,74],am6_dev_compute_cluster_cpac_pbist0:[45,58,60,74],am6_dev_compute_cluster_cpac_pbist1:[45,58,60,74],am6_dev_compute_cluster_msmc0:[44,45,58,59,60,74],am6_dev_compute_cluster_pbist0:[44,45,58,60,74],am6_dev_cpt2_aggr0:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_main_cal0_0:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_main_dss_2:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[44,45,58,59,60,74],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[44,45,58,59,60,74],am6_dev_ctrl_mmr0:[44,45,49,58,59,60,65,74],am6_dev_dcc0:[44,45,49,58,59,60,65,74],am6_dev_dcc1:[44,45,49,58,59,60,65,74],am6_dev_dcc2:[44,45,49,58,59,60,65,74],am6_dev_dcc3:[44,45,49,58,59,60,65,74],am6_dev_dcc4:[44,45,49,58,59,60,65,74],am6_dev_dcc5:[44,45,49,58,59,60,65,74],am6_dev_dcc6:[44,45,49,58,59,60,65,74],am6_dev_dcc7:[44,45,49,58,59,60,65,74],am6_dev_ddrss0:[44,45,49,58,59,60,65,74],am6_dev_debugss0:[44,45,49,58,59,60,65,74],am6_dev_debugss_wrap0:[44,45,58,59,60,74],am6_dev_debugsuspendrtr0:[44,45,58,59,60,74],am6_dev_dftss0:[44,45,58,59,60,74],am6_dev_dss0:[44,45,49,58,59,60,65,74],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[45,58,60,74],am6_dev_dummy_ip_lpsc_dmsc_vd:[45,58,60,74],am6_dev_dummy_ip_lpsc_emif_data_vd:[45,58,60,74],am6_dev_dummy_ip_lpsc_main2mcu_vd:[45,58,60,74],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[45,58,60,74],am6_dev_dummy_ip_lpsc_mcu2main_vd:[45,58,60,74],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[45,58,60,74],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[45,58,60,74],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[45,58,60,74],am6_dev_ecap0:[44,45,49,58,59,60,65,74],am6_dev_ecc_aggr0:[44,45,58,59,60,74],am6_dev_ecc_aggr1:[44,45,58,59,60,74],am6_dev_ecc_aggr2:[44,45,58,59,60,74],am6_dev_efuse0:[44,45,58,59,60,74],am6_dev_ehrpwm0:[44,45,49,58,59,60,65,74],am6_dev_ehrpwm1:[44,45,49,58,59,60,65,74],am6_dev_ehrpwm2:[44,45,49,58,59,60,65,74],am6_dev_ehrpwm3:[44,45,49,58,59,60,65,74],am6_dev_ehrpwm4:[44,45,49,58,59,60,65,74],am6_dev_ehrpwm5:[44,45,49,58,59,60,65,74],am6_dev_elm0:[44,45,49,58,59,60,65,74],am6_dev_eqep0:[44,45,49,58,59,60,65,74],am6_dev_eqep1:[44,45,49,58,59,60,65,74],am6_dev_eqep2:[44,45,49,58,59,60,65,74],am6_dev_esm0:[44,45,49,58,59,60,65,74],am6_dev_fss_mcu_0:[45,58],am6_dev_gic0:[44,45,49,58,59,60,65,74],am6_dev_gpio0:[44,45,49,58,59,60,65,74],am6_dev_gpio1:[44,45,49,58,59,60,65,74],am6_dev_gpiomux_intrtr0:[44,45,49,55,58,59,60,65,71,74],am6_dev_gpmc0:[44,45,49,58,59,60,65,74],am6_dev_gpu0:[44,45,49,58,59,60,65,74],am6_dev_gs80prg_mcu_wrap_wkup_0:[44,45,58,59,60,74],am6_dev_gs80prg_soc_wrap_wkup_0:[44,45,58,59,60,74],am6_dev_gtc0:[44,45,49,58,59,60,65,74],am6_dev_i2c0:[44,45,49,58,59,60,65,74],am6_dev_i2c1:[44,45,49,58,59,60,65,74],am6_dev_i2c2:[44,45,49,58,59,60,65,74],am6_dev_i2c3:[44,45,49,58,59,60,65,74],am6_dev_icemelter_wkup_0:[45,58,60,74],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[44,45,58,59,60,74],am6_dev_k3_led_main_0:[45,58,60,74],am6_dev_main2mcu_lvl_intrtr0:[44,45,49,55,58,59,60,65,71,74],am6_dev_main2mcu_pls_intrtr0:[44,45,49,55,58,59,60,65,71,74],am6_dev_mcasp0:[44,45,49,58,59,60,65,74],am6_dev_mcasp1:[44,45,49,58,59,60,65,74],am6_dev_mcasp2:[44,45,49,58,59,60,65,74],am6_dev_mcspi0:[44,45,49,58,59,60,65,74],am6_dev_mcspi1:[44,45,49,58,59,60,65,74],am6_dev_mcspi2:[44,45,49,58,59,60,65,74],am6_dev_mcspi3:[44,45,49,58,59,60,65,74],am6_dev_mcspi4:[44,45,58,59,60,74],am6_dev_mcu_adc0:[44,45,58,59,60,74],am6_dev_mcu_adc1:[44,45,58,59,60,74],am6_dev_mcu_armss0:[45,58,59,60,74],am6_dev_mcu_armss0_cpu0:[44,45,49,58,59,60,65,74],am6_dev_mcu_armss0_cpu1:[44,45,49,58,59,60,65,74],am6_dev_mcu_cbass0:[44,45,58,59,60,74],am6_dev_mcu_cbass_debug0:[44,45,58,59,60,74],am6_dev_mcu_cbass_fw0:[44,45,58,59,60,74],am6_dev_mcu_cpsw0:[44,45,49,58,59,60,65,74],am6_dev_mcu_cpt2_aggr0:[44,45,58,59,60,74],am6_dev_mcu_ctrl_mmr0:[44,45,58,59,60,74],am6_dev_mcu_dcc0:[44,45,58,59,60,74],am6_dev_mcu_dcc1:[44,45,58,59,60,74],am6_dev_mcu_dcc2:[44,45,58,59,60,74],am6_dev_mcu_debugss0:[44,45,58,59,60,74],am6_dev_mcu_ecc_aggr0:[44,45,58,59,60,74],am6_dev_mcu_ecc_aggr1:[44,45,58,59,60,74],am6_dev_mcu_efuse0:[44,45,58,59,60,74],am6_dev_mcu_esm0:[44,45,58,59,60,74],am6_dev_mcu_fss0_fsas_0:[45,58,60,74],am6_dev_mcu_fss0_hyperbus0:[44,45,58,59,60,74],am6_dev_mcu_fss0_ospi_0:[44,45,58,59,60,74],am6_dev_mcu_fss0_ospi_1:[44,45,58,59,60,74],am6_dev_mcu_i2c0:[44,45,58,59,60,74],am6_dev_mcu_mcan0:[44,45,58,59,60,74],am6_dev_mcu_mcan1:[44,45,58,59,60,74],am6_dev_mcu_mcspi0:[44,45,58,59,60,74],am6_dev_mcu_mcspi1:[44,45,58,59,60,74],am6_dev_mcu_mcspi2:[44,45,58,59,60,74],am6_dev_mcu_msram0:[44,45,58,59,60,74],am6_dev_mcu_navss0:[44,45,53,58,59,60,69,74],am6_dev_mcu_navss0_intr_aggr_0:[45,49,55,58,60,65,71,74],am6_dev_mcu_navss0_intr_router_0:[45,49,55,58,60,65,71,74],am6_dev_mcu_navss0_mcrc0:[45,49,58,60,65,74],am6_dev_mcu_navss0_proxy0:[45,52,55,58,60,68,71,74],am6_dev_mcu_navss0_ringacc0:[45,49,54,55,58,60,65,70,71,74],am6_dev_mcu_navss0_udmap0:[45,46,49,55,58,60,61,65,71,74],am6_dev_mcu_pbist0:[44,45,58,59,60,74],am6_dev_mcu_pdma0:[44,45,58,59,60,74],am6_dev_mcu_pdma1:[44,45,58,59,60,74],am6_dev_mcu_pll_mmr0:[44,45,58,59,60,74],am6_dev_mcu_psram0:[44,45,58,59,60,74],am6_dev_mcu_rom0:[44,45,58,59,60,74],am6_dev_mcu_rti0:[44,45,58,59,60,74],am6_dev_mcu_rti1:[44,45,58,59,60,74],am6_dev_mcu_sec_mmr0:[44,45,58,59,60,74],am6_dev_mcu_timer0:[44,45,58,59,60,74],am6_dev_mcu_timer1:[44,45,58,59,60,74],am6_dev_mcu_timer2:[44,45,58,59,60,74],am6_dev_mcu_timer3:[44,45,58,59,60,74],am6_dev_mcu_uart0:[44,45,58,59,60,74],am6_dev_mmcsd0:[44,45,49,58,59,60,65,74],am6_dev_mmcsd1:[44,45,49,58,59,60,65,74],am6_dev_mx_efuse_main_chain_main_0:[45,58,59,60,74],am6_dev_mx_efuse_mcu_chain_mcu_0:[45,58,59,60,74],am6_dev_mx_wakeup_reset_sync_wkup_0:[45,58,60,74],am6_dev_navss0:[44,45,49,53,58,59,60,65,69,74],am6_dev_navss0_cpts0:[45,49,58,60,65,74],am6_dev_navss0_intr_router_0:[45,49,55,58,60,65,71,74],am6_dev_navss0_mailbox0_cluster0:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster10:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster11:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster1:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster2:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster3:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster4:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster5:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster6:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster7:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster8:[45,49,58,60,65,74],am6_dev_navss0_mailbox0_cluster9:[45,49,58,60,65,74],am6_dev_navss0_mcrc0:[45,49,58,60,65,74],am6_dev_navss0_modss_inta0:[45,49,55,58,60,65,71,74],am6_dev_navss0_modss_inta1:[45,49,55,58,60,65,71,74],am6_dev_navss0_proxy0:[45,52,55,58,60,68,71,74],am6_dev_navss0_pvu0:[45,49,58,60,65,74],am6_dev_navss0_pvu1:[45,49,58,60,65,74],am6_dev_navss0_ringacc0:[45,49,54,55,58,60,65,70,71,74],am6_dev_navss0_timer_mgr0:[45,58,60,74],am6_dev_navss0_timer_mgr1:[45,58,60,74],am6_dev_navss0_udmap0:[45,46,49,55,58,60,61,65,71,74],am6_dev_navss0_udmass_inta0:[45,49,55,58,60,65,71,74],am6_dev_oldi_tx_core_main_0:[44,45,58,59,60,74],am6_dev_pbist0:[44,45,58,59,60,74],am6_dev_pbist1:[44,45,58,59,60,74],am6_dev_pcie0:[44,45,49,58,59,60,65,74],am6_dev_pcie1:[44,45,49,58,59,60,65,74],am6_dev_pdma0:[44,45,58,59,60,74],am6_dev_pdma1:[44,45,49,58,59,60,65,74],am6_dev_pdma_debug0:[44,45,58,59,60,74],am6_dev_pll_mmr0:[44,45,58,59,60,74],am6_dev_pllctrl0:[44,45,58,59,60,74],am6_dev_pru_icssg0:[44,45,49,58,59,60,65,74],am6_dev_pru_icssg1:[44,45,49,58,59,60,65,74],am6_dev_pru_icssg2:[44,45,49,58,59,60,65,74],am6_dev_psc0:[44,45,58,59,60,74],am6_dev_psramecc0:[44,45,58,59,60,74],am6_dev_rti0:[44,45,58,59,60,74],am6_dev_rti1:[44,45,58,59,60,74],am6_dev_rti2:[44,45,58,59,60,74],am6_dev_rti3:[44,45,58,59,60,74],am6_dev_sa2_ul0:[44,45,49,58,59,60,65,74,128],am6_dev_serdes0:[44,45,58,59,60,74],am6_dev_serdes1:[44,45,58,59,60,74],am6_dev_stm0:[44,45,58,59,60,74],am6_dev_timer0:[44,45,49,58,59,60,65,74],am6_dev_timer10:[44,45,49,58,59,60,65,74],am6_dev_timer11:[44,45,49,58,59,60,65,74],am6_dev_timer1:[44,45,49,58,59,60,65,74],am6_dev_timer2:[44,45,49,58,59,60,65,74],am6_dev_timer3:[44,45,49,58,59,60,65,74],am6_dev_timer4:[44,45,49,58,59,60,65,74],am6_dev_timer5:[44,45,49,58,59,60,65,74],am6_dev_timer6:[44,45,49,58,59,60,65,74],am6_dev_timer7:[44,45,49,58,59,60,65,74],am6_dev_timer8:[44,45,49,58,59,60,65,74],am6_dev_timer9:[44,45,49,58,59,60,65,74],am6_dev_timesync_intrtr0:[44,45,49,55,58,59,60,65,71,74],am6_dev_uart0:[44,45,49,58,59,60,65,74],am6_dev_uart1:[44,45,49,58,59,60,65,74],am6_dev_uart2:[44,45,49,58,59,60,65,74],am6_dev_usb3ss0:[44,45,49,58,59,60,65,74],am6_dev_usb3ss1:[44,45,49,58,59,60,65,74],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[45,58,60,74],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[45,58,60,74],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[45,58,60,74],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[45,58,60,74],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[45,58,60,74],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[45,58,60,74],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[45,58,60,74],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[45,58,60,74],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[45,58,60,74],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[45,58,60,74],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[45,58,60,74],am6_dev_wkup_cbass0:[44,45,58,59,60,74],am6_dev_wkup_cbass_fw0:[44,45,58,59,60,74],am6_dev_wkup_ctrl_mmr0:[44,45,58,59,60,74],am6_dev_wkup_dmsc0:[45,58,59,60,74],am6_dev_wkup_dmsc0_cortex_m3_0:[45,49,58,60,65,74],am6_dev_wkup_ecc_aggr0:[44,45,58,59,60,74],am6_dev_wkup_esm0:[44,45,49,58,59,60,65,74],am6_dev_wkup_gpio0:[44,45,49,58,59,60,65,74],am6_dev_wkup_gpiomux_intrtr0:[44,45,49,55,58,59,60,65,71,74],am6_dev_wkup_i2c0:[44,45,58,59,60,74],am6_dev_wkup_pllctrl0:[44,45,58,59,60,74],am6_dev_wkup_psc0:[44,45,58,59,60,74],am6_dev_wkup_uart0:[44,45,58,59,60,74],am6_dev_wkup_vtm0:[44,45,58,59,60,74],am6x:[2,128],among:[5,131],amount:[20,28],ani:[0,2,5,6,8,10,11,12,13,20,23,24,25,28,37,120,121,123,128,130,131],anoth:[2,5,6,12,13,14,16,21,24,28,38,46,53,61,69,78,85,92,99,107,114,123,124],anti:20,api:[0,1,2,4,8,9,10,11,12,19,20,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,124,125,126,127,128,129,131,132],appdata:130,append:[5,20,24,125,129],appli:[5,12,13,15,19,20,124,129,130],applic:[0,3,5,8,10,11,12,13,16,18,19,20,22,23,24,31,35,46,50,61,66,78,82,92,96,107,111,120,121,123,125,130,131],approach:[0,125],appropri:[5,6,13,129],aqcmpintr_level:[49,65],arbitrari:28,arch32:13,architectur:[8,22,24,120],area:[25,62,123],argument:[7,24,124,130,131],arm0:35,arm:[0,28,50,66,82,96,111],arrai:[12,14,15,17,20,22,24,31,34,39,46,49,52,54,61,65,68,70,78,81,84,86,92,95,98,100,107,110,113,115,123,130],ascend:24,asel:11,asn1:[20,127,130],asn:20,assert:[6,13,19],assign:[9,11,12,16,22,28,31,34,39,46,48,49,52,54,61,64,65,68,70,75,78,81,84,86,92,95,98,100,107,110,113,115,123],associ:[16,19,22,23,29,44,59,76,90,105],assum:[9,11,12,24,121,130,131],assur:24,asymmetr:[18,125],atcm:13,atcm_en:13,atf:33,attack:13,attempt:[5,6,11,13,19,24,28,120],attribut:[20,24,121,124],atyp:[24,28],audio:[82,96,111],auth_in_plac:20,authent:[0,2,20,23,25,125,128],authenticate_and_start_imag:13,authinplac:20,author:130,automat:[3,5,19,124],avabl:128,avail:[0,2,3,5,12,13,14,15,18,19,21,23,24,25,28,121,123,131],availabler:128,avoid:[13,130,131],back:[2,3,9,10,11,15,22,33,48,64,80,94,109,124,128],backup:127,backward:[5,7,23,24,104,119,122],bad:28,bad_devic:28,bank:131,base:[0,5,6,8,10,11,12,13,16,19,20,22,23,28,31,35,38,39,46,50,52,53,54,61,66,68,69,70,78,82,84,85,86,92,96,98,99,100,107,111,113,114,115,121,123,124,127,128,130],baseport:[7,22],basi:24,basic:[0,13,20],basicconstraint:[20,127,130],bc_lvl:[49,65],bcdma:[0,2,12],bcdma_chan_data_complet:34,bcdma_chan_error:34,bcdma_chan_ring_complet:34,bcdma_rx:38,bcdma_rx_chan_data_complet:34,bcdma_rx_chan_error:34,bcdma_rx_chan_ring_complet:34,bcdma_tx:38,bcdma_tx_chan_data_complet:34,bcdma_tx_chan_error:34,bcdma_tx_chan_ring_complet:34,bcfg:20,bcfg_hash:20,bch:127,becaus:[11,13,19,24,120],becom:[122,123],been:[2,5,15,19,24,28,123,131],beenabl:128,befor:[2,5,10,13,19,20,22,24,25,28,124,125,127,129,130],begin:[3,20],behav:[0,104,119],behavior:[3,6,7,24],behaviour:124,behind:[24,128],being:[2,5,6,8,12,13,20,22,23,25,31,40,46,55,61,71,78,87,92,101,107,116,120,121,124,130],belong:[5,28],below:[0,2,5,6,13,14,16,19,20,21,22,23,24,25,28,32,47,63,79,93,108,121,123,124,125,129,130,131],ber:20,best:5,better:[5,13],between:[2,6,8,11,13,19,24],beyond:[2,12,24],big:20,binari:[0,13,20,24,121,124,125,126,127,132],binary_fil:24,bit:[2,3,5,6,8,9,10,11,12,13,15,16,17,19,20,22,23,24,25,28,40,55,62,71,87,101,116,120,121,122,123,124,127,130],bitfield:[6,8,9,10,11,12,24,120,122],blob:[2,20,22,24,125],block:[0,2,5,6,12,20,24,31,127,130],block_copy_chan:[31,39],block_everyon:[32,47,63,79,93,108],bmek:127,bmpk:[127,130],bmpkh:127,board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,27,28,29,30,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,126,127,128,129,132],boardcfg:[0,20,23,24,25,32,47,63,79,93,108,125],boardcfg_abi_maj:22,boardcfg_abi_min:22,boardcfg_abi_rev:[22,25],boardcfg_cfg:22,boardcfg_control_magic_num:22,boardcfg_dbg_cfg:28,boardcfg_dbg_cfg_magic_num:22,boardcfg_devgrp:22,boardcfg_dkek_cfg_magic_num:22,boardcfg_host_hierarchy_magic_num:22,boardcfg_max_main_host_count:22,boardcfg_max_mcu_host_count:22,boardcfg_msmc:3,boardcfg_msmc_magic_num:22,boardcfg_otp_cfg_magic_num:22,boardcfg_pm_devgrp:23,boardcfg_pm_siz:23,boardcfg_pmp_high:23,boardcfg_pmp_low:23,boardcfg_proc_acl_magic_num:22,boardcfg_rm_devgrp:24,boardcfg_rm_host_cfg:22,boardcfg_rm_host_cfg_magic_num:22,boardcfg_rm_resasg:22,boardcfg_rm_resasg_magic_num:22,boardcfg_rm_siz:24,boardcfg_rmp_high:24,boardcfg_rmp_low:24,boardcfg_sec:25,boardcfg_secproxy_magic_num:22,boardcfg_security_devgrp:25,boardcfg_security_s:25,boardcfg_securityp_high:25,boardcfg_securityp_low:25,boardcfg_siz:22,boardcfg_subhdr:22,boardcfghash:[20,125],boardcfgp_high:22,boardcfgp_low:22,boardconfig:[28,120],bodi:125,boot:[0,3,4,18,22,23,24,25,28,32,33,35,43,47,48,50,58,63,64,66,74,79,80,82,89,93,94,96,103,108,109,111,118,120,123,126,127,128,130,131,132],boot_seq:20,bootcor:20,bootcoreopts_clr:20,bootcoreopts_set:20,bootload:[0,3,35,50,66,82,96,111,120],bootpin:[35,50,66,82,96,111],bootvector:13,bootvector_hi:13,bootvector_lo:13,both:[0,2,5,8,10,13,20,22,23,24,25,124,125,127,130,131],boundari:24,bp_init_complet:28,brddat:130,bring:[7,120,129],broadcast:24,btcm:13,btcm_en:13,buffer:[12,20,22],build:[28,41,56,72],built:[23,28],burnt:121,burst:[12,28],bus:[11,12,13,24],bus_intr_64:[57,73],bus_intr_65:[57,73],bus_intr_66:[57,73],bus_intr_67:[57,73],bus_spi_64:[57,73],bus_spi_65:[57,73],bus_spi_66:[57,73],bus_spi_67:[57,73],bus_spi_68:[57,73],bus_spi_69:[57,73],bus_spi_70:[57,73],bus_spi_71:[57,73],bus_spi_72:[57,73],bus_spi_73:[57,73],bus_spi_74:[57,73],bus_spi_75:[57,73],bus_spi_76:[57,73],bus_spi_77:[57,73],bus_spi_78:[57,73],bus_spi_79:[57,73],c47d9ca8d1aae57b8e8784a12f636b2b:130,c66:[13,96,111],c66_event_in_sync:[95,110],c66_event_in_sync_4:[102,117],c66_event_in_sync_5:[102,117],c66_event_in_sync_6:[102,117],c66_event_in_sync_7:[102,117],c66ss0_core0:[97,102,112,117],c66ss1_core0:[97,102,112,117],c6x_0:[94,109],c6x_0_0:[94,102,109,117],c6x_0_1:[94,102,109,117],c6x_1:[94,109],c6x_1_0:[94,102,109,117],c6x_1_1:[94,102,109,117],c71ss0:[97,112],c7x:[94,96,109,111],c7x_0:[94,102,109,117],c7x_1:[94,102,109,117],cach:[3,22,32,47,63,79,93,108],cal0_rx:[53,69],calc_val:2,calcul:[11,18,125,129],call:[5,7,8,13,23,120,121,122,125,131],can:[0,2,5,6,7,8,10,11,12,13,16,17,19,21,22,23,24,25,28,29,30,32,35,44,45,46,47,50,59,60,61,63,66,76,77,78,79,82,90,91,92,93,96,105,106,107,108,111,120,121,122,123,127,128,130,131],cannot:[11,12,13,19,24,25,31,34,38,39,46,48,49,52,53,54,61,64,65,68,69,70,78,81,84,85,86,92,95,98,99,100,107,110,113,114,115,124,128,130],canon:20,capabl:[0,5,8,10,23,24,25,120],captur:[23,24],card:130,care:[6,23,120,125],carefulli:6,carri:[121,123],categori:[123,124],caus:[3,24],cba:0,cba_permission_0:[32,47,63,79,93,108],cba_permission_1:[32,47,63,79,93,108],cba_permission_2:[32,47,63,79,93,108],cba_permission_x:[32,47,63,79,93,108],cbc:[20,125,129],ccboard0:130,cccccccccccccccccccccccccccccccc:130,ccdc_intr_pend:[95,110],ccs1010:130,ccs:130,ccs_base:130,ccs_version:130,center:3,cer:20,certain:[2,5,6,7,21,127],certif:[4,13,17,18,19,25,127,129],certifc:127,certifi:121,certificate_address_hi:13,certificate_address_lo:13,cfg:[11,12,13,24,25],challeng:0,chang:[5,8,12,28,125,129],channel:[2,8,9,10,11,16,22,24,28,49,65,81,95,110,124],chapter:[0,5,6,8,9,10,11,12,13,14,15,16,17,18,21,29,30,31,32,33,34,35,36,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,123,124,132],charact:130,character:23,characterist:121,chart:5,check:[5,11,12,13,19,20,22,24,25,120,121,124,130],chip:125,choic:[0,22],choos:[2,5,24,29,44,59,76,90,105,120,125,127,128,129,130],chose:2,chosen:[2,6,7,20,125,129],claim:[6,13,124,128],cleanup:13,clear:[6,8,10,12,13,19,20,23,28,131],clk32:5,clk:[5,28],clk_gate:13,clk_id:5,clk_stop:13,clkout:[35,50,66,82,96,111],clock:[0,4,13,28,35,50,66,75,82,96,111],clock_dis:28,clock_en:28,clock_set_par:28,clock_set_r:28,clockstatu:5,close:[5,19,127,130],closest:5,clstr_cfg:13,cluster:[13,36,51,67,83,97,112,130],cmac:121,cnt:11,code:[2,5,13,17,23,24,28,127,130,131],coher:[13,22,24],cold:123,collect:0,com:[20,24,127,130],combin:[0,3,8,11,19,20,23,24,32,47,63,79,93,108,127,130],come:[28,125],command:[4,5,13,18,130],common:[12,15,16,18,24,28,46,61,78,92,107,130],commun:[0,3,19,23,42,57,73,80,88,94,102,117,120,130],compact:[22,28],compait:[104,119],compar:[20,120,123,125,130],comparison:12,compat:[0,7,22,23,24,122],compatibl:2,complet:[2,6,8,11,12,13,19,22,23,24,25,28,35,50,66,82,96,111,120,121,129,131],complex:[0,129],complianc:6,complic:13,compon:[0,3],compos:130,comprehend:28,compulsorili:131,comput:[33,48,64,80,94,109,121,127],compute_cluster0_clec:[102,117],compute_cluster0_gic500ss:[88,102,117],compute_cluster0_msmc_1mb:88,compute_cluster0_msmc_en:88,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:[97,112],compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:83,compute_cluster_msmc0:[51,67,130],concaten:130,concept:[0,13,120,124],concern:120,condit:[0,13],config:[3,10,13,16,28,120,127,130],config_flags_1:13,config_flags_1_clear:13,config_flags_1_set:13,config_security_keystore_s:[41,56,72],configflags_clr:20,configflags_set:20,configur:[0,1,2,3,4,7,8,14,15,17,18,19,21,27,29,30,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,126,128,129,132],confirm:[5,13,128],confirugr:[41,56,72],conform:[24,124],confus:[36,51,67,83,97,112,120],conjunct:[6,13],connect:[5,8,23,34,35,49,50,65,66,81,82,95,96,110,111,130],consecut:13,consid:[2,3,9,11,12,13,23,24],consider:28,consist:[3,5,6,7,13,22,23,24,25],consol:[24,28],constant:[12,127],constraint:[13,24],consum:24,contact:123,contain:[0,2,3,5,6,7,13,14,17,18,19,20,22,23,24,25,37,121,122,123,130],content:[0,3,16,20,24,28,127,130],context:[2,6,14,33,48,64,80,94,109,121,123],context_loss_count:6,contigu:[12,24],continu:[13,24,131],control:[0,4,8,9,12,16,19,20,22,24,25,29,33,43,44,48,58,59,64,74,76,80,89,90,94,103,105,109,118,120,121,124,128,131,132],control_flags_1:13,control_flags_1_clear:13,control_flags_1_set:13,conveni:[120,130],convent:[28,130],convert:[11,127],copi:[5,12,20,24,31],core:[0,2,3,13,20,21,25,28,121,122,123,124,129,130,131],core_halt:13,coredbgen:[20,130],coredbgsecen:[20,130],corepac:13,coresecdbgen:130,correct:[12,13],correctli:[2,25,131],correl:121,correspond:[2,5,8,9,11,12,13,29,32,44,47,59,63,76,79,90,93,105,108,120,122,124,125,127,130,131],corrupt:22,cortex:[33,48,64,80,94,109],could:[7,13,22,24,120,123],count:[10,11,12,23,28,123],counter:[6,11,121,125],cover:[9,10,11,128],cpsw2_rx:38,cpsw2_tx:38,cpsw:[50,66,82,96,111],cpsw_rx_chan:[31,39],cpsw_tx_chan:[31,39],cpts0_comp:[49,65,81,95,110],cpts0_genf0:[49,65,81,95,110],cpts0_genf1:[49,65,81,95,110],cpts0_genf2:[49,65,81,95,110],cpts0_genf3:[49,65,81,95,110],cpts0_genf4:[49,65,81,95,110],cpts0_genf5:[49,65,81,95,110],cpts0_hw1_push:[49,65,81,95,110],cpts0_hw2_push:[49,65,81,95,110],cpts0_hw3_push:[49,65,81,95,110],cpts0_hw4_push:[49,65,81,95,110],cpts0_hw5_push:[49,65,81,95,110],cpts0_hw6_push:[49,65,81,95,110],cpts0_hw7_push:[49,65,81,95,110],cpts0_hw8_push:[49,65,81,95,110],cpts0_sync:[49,65,81,95,110],cpts_comp:[34,49,65,81,95,110],cpts_genf0:[34,49,65,81,95,110],cpts_genf1:[34,49,65,81,95,110],cpts_genf2:34,cpts_genf3:34,cpts_genf4:34,cpts_genf5:34,cpts_hw1_push:[34,81,95,110],cpts_hw2_push:[34,81,95,110],cpts_hw3_push:[34,49,65,81,95,110],cpts_hw4_push:[34,49,65,81,95,110],cpts_hw5_push:[34,81,95,110],cpts_hw6_push:[34,81,95,110],cpts_hw7_push:[34,81,95,110],cpts_hw8_push:[34,81,95,110],cpts_sync:[34,49,65,81,95,110],cpu1:13,cpu:[0,13,121],creat:[3,5,6,7,13,22,23,24,25,121,125,127],credenti:[11,25],credit:[10,12,22,28],criteria:24,critic:[0,2,3,13,58,74,89,103,118,120],crypto:[0,2,128],cryptograph:128,crystal:[35,50,66,82,96,111],cs_dap:130,cs_dap_0:130,csi_err_irq:[95,110],csi_interrupt:[95,110],csi_irq:[95,110],csi_level:[95,110],csl_efail:5,ctm_level:[49,65],ctrl:23,ctrl_mmr:13,ctrlmmr_sec_clstrx_cfg:13,cumul:[23,24],current:[3,5,6,13,15,16,20,22,23,24,25,28,40,55,71,87,101,116,124,127,130],current_st:[5,6],custmpk:130,custom:[0,5,17,19,20,22,24,123,127,130],dat:130,data0_v:11,data1_v:11,data:[0,2,9,11,13,20,120,121,123,124,127,128,130,132],databas:121,dbg_en:13,dbg_niden:13,dbg_spiden:13,dbg_spniden:13,dbgauth:130,ddr:[35,50,66,82,96,111],ddrss_control:[81,95,110],ddrss_hs_phy_global_error:[81,95,110],ddrss_pll_freq_change_req:[81,95,110],ddrss_v2a_other_err_lvl:[81,95,110],ddrss_v2h_other_err_lvl:[49,65],deal:[120,123],deassert:13,debug:[0,4,13,17,19,32,47,63,79,93,108,120,126,132],debug_cert_addr:18,debug_cfg:22,debug_core_sel:20,debug_dis:20,debug_ful:[20,130],debug_preserv:20,debug_priv_level:[20,130],debug_publ:20,debug_public_us:20,debug_respons:17,debug_secure_us:20,debug_unlock_cert:130,debugctrl:20,debugg:[19,130],debugss:19,debugtyp:[20,130],debuguid:[20,130],decis:[20,127,130],decod:[20,28],decoupl:11,decrypt:[2,20,121,123,125,128,129],dedic:[0,22,128],defer:[25,28],defin:[0,2,7,8,9,10,11,12,16,20,22,23,24,25,28,29,30,41,44,45,48,56,59,60,64,72,76,77,90,91,104,105,106,119,120,121,122,124,125],definit:[2,7,22,24,130],deiniti:7,delai:[13,19],delay_before_iteration_loop_start_u:13,delay_per_iteration_u:13,deleg:[46,61,78,92,107],delegated_host:12,deliveri:123,demand:22,denot:122,dep:28,depend:[6,7,8,13,19,20,23,24,25,28,120,123,130],deprec:124,depth:[12,120],der:[20,127,130],deriv:[0,4,22,23,32,47,63,79,93,108,126,128,132],describ:[0,2,3,5,6,7,8,11,12,18,19,20,22,24,25,28,29,31,34,38,39,44,46,49,52,53,54,59,61,65,68,69,70,76,78,81,84,85,86,90,92,95,98,99,100,105,107,110,113,114,115,121,123,124,125,127,128,129,130,131],descript:[2,3,4,5,6,7,19,20,22,23,24,25,29,44,59,75,76,90,105,120,121,122,123,124,127,128,130,131],descriptor:[12,28],design:[3,5,25,28,131],desir:[2,5,6,8,13,25,120,121,124,125,131],desrib:0,destaddr:20,destin:[2,8,10,12,20,28],detail:[2,13,28,32,47,63,79,93,108,120,123,127,128],detect:[24,31,34,39,46,49,52,54,61,65,68,70,78,81,84,86,92,95,98,100,107,110,113,115,120],determin:[5,6,10,20,35,50,66,82,96,111,129,130],determinist:121,dev:[24,28],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:29,dev_a53ss0_core_0_a53_core0_arm_clk_clk:29,dev_a53ss0_core_1_a53_core1_arm_clk_clk:29,dev_a53ss0_corepac_arm_clk_clk:29,dev_a53ss0_pll_ctrl_clk:29,dev_a72ss0_arm_clk_clk:[90,105],dev_a72ss0_core0_0_arm_clk_clk:76,dev_a72ss0_core0_1_arm_clk_clk:76,dev_a72ss0_core0_arm_clk_clk:[76,90,105],dev_a72ss0_core0_msmc_clk:76,dev_a72ss0_core0_pll_ctrl_clk:76,dev_a72ss0_core1_arm_clk_clk:[90,105],dev_a72ss0_msmc_clk:[90,105],dev_a72ss0_pll_ctrl_clk:[90,105],dev_aasrc0_rx0_sync:[90,105],dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:[90,105],dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[90,105],dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[90,105],dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:[90,105],dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:[90,105],dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:[90,105],dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:[90,105],dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:[90,105],dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:[90,105],dev_aasrc0_rx1_sync:[90,105],dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:[90,105],dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[90,105],dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[90,105],dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:[90,105],dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:[90,105],dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:[90,105],dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:[90,105],dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:[90,105],dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:[90,105],dev_aasrc0_rx2_sync:[90,105],dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:[90,105],dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[90,105],dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[90,105],dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:[90,105],dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:[90,105],dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:[90,105],dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:[90,105],dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:[90,105],dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:[90,105],dev_aasrc0_rx3_sync:[90,105],dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:[90,105],dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[90,105],dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[90,105],dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:[90,105],dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:[90,105],dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:[90,105],dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:[90,105],dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:[90,105],dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:[90,105],dev_aasrc0_sys_clk:[90,105],dev_aasrc0_tx0_sync:[90,105],dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:[90,105],dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[90,105],dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[90,105],dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:[90,105],dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:[90,105],dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:[90,105],dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:[90,105],dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:[90,105],dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:[90,105],dev_aasrc0_tx1_sync:[90,105],dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:[90,105],dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[90,105],dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[90,105],dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:[90,105],dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:[90,105],dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:[90,105],dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:[90,105],dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:[90,105],dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:[90,105],dev_aasrc0_tx2_sync:[90,105],dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:[90,105],dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[90,105],dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[90,105],dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:[90,105],dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:[90,105],dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:[90,105],dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:[90,105],dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:[90,105],dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:[90,105],dev_aasrc0_tx3_sync:[90,105],dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:[90,105],dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[90,105],dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[90,105],dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:[90,105],dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:[90,105],dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:[90,105],dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:[90,105],dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:[90,105],dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:[90,105],dev_aasrc0_vbusp_clk:[90,105],dev_adc0_adc_clk:29,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:29,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:29,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:29,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:29,dev_adc0_sys_clk:29,dev_adc0_vbus_clk:29,dev_atl0_atl_clk:[76,90,105],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[76,90,105],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:76,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:[90,105],dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:[90,105],dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[76,90,105],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:76,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[90,105],dev_atl0_atl_io_port_atclk_out:[76,90,105],dev_atl0_atl_io_port_atclk_out_1:[76,90,105],dev_atl0_atl_io_port_atclk_out_2:[76,90,105],dev_atl0_atl_io_port_atclk_out_3:[76,90,105],dev_atl0_vbus_clk:[76,90,105],dev_board0_audio_ext_refclk0_in:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:[90,105],dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[76,90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk0_out:[76,90,105],dev_board0_audio_ext_refclk1_in:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:[90,105],dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[76,90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk1_out:[76,90,105],dev_board0_audio_ext_refclk2_in:[90,105],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:[90,105],dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk2_out:[90,105],dev_board0_audio_ext_refclk3_in:[90,105],dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:[90,105],dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:[90,105],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:[90,105],dev_board0_audio_ext_refclk3_out:[90,105],dev_board0_bus_ccdc0_pclk_out:[44,59],dev_board0_bus_cpts_rft_clk_out:[44,59],dev_board0_bus_dss0extpclkin_out:[44,59],dev_board0_bus_dss0pclk_in:[44,59],dev_board0_bus_ext_refclk1_out:[44,59],dev_board0_bus_gpmcclk_out:[44,59],dev_board0_bus_mcasp0aclkr_out:[44,59],dev_board0_bus_mcasp0aclkx_out:[44,59],dev_board0_bus_mcasp0ahclkr_out:[44,59],dev_board0_bus_mcasp0ahclkx_out:[44,59],dev_board0_bus_mcasp1aclkr_out:[44,59],dev_board0_bus_mcasp1aclkx_out:[44,59],dev_board0_bus_mcasp1ahclkr_out:[44,59],dev_board0_bus_mcasp1ahclkx_out:[44,59],dev_board0_bus_mcasp2aclkr_out:[44,59],dev_board0_bus_mcasp2aclkx_out:[44,59],dev_board0_bus_mcasp2ahclkr_out:[44,59],dev_board0_bus_mcasp2ahclkx_out:[44,59],dev_board0_bus_mcu_clkout_in:[44,59],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[44,59],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[44,59],dev_board0_bus_mcu_cpts_rft_clk_out:[44,59],dev_board0_bus_mcu_ext_refclk0_out:[44,59],dev_board0_bus_mcu_hyperbus_clk_in:59,dev_board0_bus_mcu_hyperbus_nclk_in:59,dev_board0_bus_mcu_obsclk_in:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[44,59],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_board0_bus_mcu_ospi0clk_in:[44,59],dev_board0_bus_mcu_ospi0dqs_out:[44,59],dev_board0_bus_mcu_ospi0lbclko_in:[44,59],dev_board0_bus_mcu_ospi1clk_in:[44,59],dev_board0_bus_mcu_ospi1dqs_out:[44,59],dev_board0_bus_mcu_ospi1lbclko_in:[44,59],dev_board0_bus_mcu_rgmii1_rclk_out:[44,59],dev_board0_bus_mcu_rgmii1_tclk_out:[44,59],dev_board0_bus_mcu_rmii1_refclk_out:[44,59],dev_board0_bus_mcu_scl0_in:59,dev_board0_bus_mcu_spi0clk_out:[44,59],dev_board0_bus_mcu_spi1clk_out:[44,59],dev_board0_bus_mcu_sysclkout_in:[44,59],dev_board0_bus_obsclk_in:[44,59],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[44,59],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[44,59],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[44,59],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[44,59],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[44,59],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[44,59],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[44,59],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[44,59],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[44,59],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[44,59],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_board0_bus_pcie1refclkm_out:59,dev_board0_bus_pcie1refclkp_out:59,dev_board0_bus_prg0_rgmii1_rclk_out:[44,59],dev_board0_bus_prg0_rgmii1_tclk_in:59,dev_board0_bus_prg0_rgmii1_tclk_out:44,dev_board0_bus_prg0_rgmii2_rclk_out:[44,59],dev_board0_bus_prg0_rgmii2_tclk_in:59,dev_board0_bus_prg0_rgmii2_tclk_out:44,dev_board0_bus_prg1_rgmii1_rclk_out:[44,59],dev_board0_bus_prg1_rgmii1_tclk_in:59,dev_board0_bus_prg1_rgmii1_tclk_out:44,dev_board0_bus_prg1_rgmii2_rclk_out:[44,59],dev_board0_bus_prg1_rgmii2_tclk_out:44,dev_board0_bus_prg2_rgmii1_rclk_out:[44,59],dev_board0_bus_prg2_rgmii1_tclk_in:59,dev_board0_bus_prg2_rgmii1_tclk_out:44,dev_board0_bus_prg2_rgmii2_rclk_out:[44,59],dev_board0_bus_prg2_rgmii2_tclk_in:59,dev_board0_bus_prg2_rgmii2_tclk_out:44,dev_board0_bus_refclk0m_in:59,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:59,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:59,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:59,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:59,dev_board0_bus_refclk0p_in:[44,59],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[44,59],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[44,59],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[44,59],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_board0_bus_refclk1m_in:59,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:59,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:59,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:59,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:59,dev_board0_bus_refclk1p_in:[44,59],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[44,59],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[44,59],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[44,59],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_board0_bus_scl0_in:59,dev_board0_bus_scl1_in:59,dev_board0_bus_scl2_in:59,dev_board0_bus_scl3_in:59,dev_board0_bus_spi0clk_out:[44,59],dev_board0_bus_spi1clk_out:[44,59],dev_board0_bus_spi2clk_out:[44,59],dev_board0_bus_spi3clk_out:[44,59],dev_board0_bus_sysclkout_in:[44,59],dev_board0_bus_usb0refclkm_out:59,dev_board0_bus_usb0refclkp_out:59,dev_board0_bus_wkup_scl0_in:59,dev_board0_bus_wkup_tck_out:[44,59],dev_board0_clkout_in:[76,90,105],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[76,90,105],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[76,90,105],dev_board0_cp_gemac_cpts0_rft_clk_out:29,dev_board0_cpts0_rft_clk_out:[29,76,90,105],dev_board0_ddr0_ck0_in:[90,105],dev_board0_ddr0_ck0_n_in:[90,105],dev_board0_dsi_txclkn_in:[90,105],dev_board0_dsi_txclkp_in:[90,105],dev_board0_ext_refclk1_out:[29,76,90,105],dev_board0_fsi_rx0_clk_out:29,dev_board0_fsi_rx1_clk_out:29,dev_board0_fsi_rx2_clk_out:29,dev_board0_fsi_rx3_clk_out:29,dev_board0_fsi_rx4_clk_out:29,dev_board0_fsi_rx5_clk_out:29,dev_board0_fsi_tx0_clk_in:29,dev_board0_fsi_tx1_clk_in:29,dev_board0_gpmc0_clk_in:[29,76,90,105],dev_board0_gpmc0_clk_out:[76,90,105],dev_board0_gpmc0_clklb_in:29,dev_board0_gpmc0_clklb_out:29,dev_board0_gpmc0_clkout_in:76,dev_board0_gpmc0_fclk_mux_in:[29,76,90,105],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:29,dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:29,dev_board0_hfosc1_clk_out:[44,59,76,90,105],dev_board0_i2c0_scl_in:29,dev_board0_i2c0_scl_out:[29,76,90,105],dev_board0_i2c1_scl_in:29,dev_board0_i2c1_scl_out:[29,76,90,105],dev_board0_i2c2_scl_in:29,dev_board0_i2c2_scl_out:[29,76,90,105],dev_board0_i2c3_scl_in:29,dev_board0_i2c3_scl_out:[29,76,90,105],dev_board0_i2c4_scl_out:[76,90,105],dev_board0_i2c5_scl_out:[76,90,105],dev_board0_i2c6_scl_out:[76,90,105],dev_board0_i3c0_scl_in:[76,90,105],dev_board0_i3c0_scl_out:[76,90,105],dev_board0_led_clk_out:[29,76,90,105],dev_board0_mcasp0_aclkr_in:[76,90,105],dev_board0_mcasp0_aclkr_out:[76,90,105],dev_board0_mcasp0_aclkx_in:[76,90,105],dev_board0_mcasp0_aclkx_out:[76,90,105],dev_board0_mcasp0_afsr_out:[90,105],dev_board0_mcasp0_afsx_out:[90,105],dev_board0_mcasp10_aclkr_in:[90,105],dev_board0_mcasp10_aclkr_out:[90,105],dev_board0_mcasp10_aclkx_in:[90,105],dev_board0_mcasp10_aclkx_out:[90,105],dev_board0_mcasp10_afsr_out:[90,105],dev_board0_mcasp10_afsx_out:[90,105],dev_board0_mcasp11_aclkr_in:[90,105],dev_board0_mcasp11_aclkr_out:[90,105],dev_board0_mcasp11_aclkx_in:[90,105],dev_board0_mcasp11_aclkx_out:[90,105],dev_board0_mcasp11_afsr_out:[90,105],dev_board0_mcasp11_afsx_out:[90,105],dev_board0_mcasp1_aclkr_in:[76,90,105],dev_board0_mcasp1_aclkr_out:[76,90,105],dev_board0_mcasp1_aclkx_in:[76,90,105],dev_board0_mcasp1_aclkx_out:[76,90,105],dev_board0_mcasp1_afsr_out:[90,105],dev_board0_mcasp1_afsx_out:[90,105],dev_board0_mcasp2_aclkr_in:[76,90,105],dev_board0_mcasp2_aclkr_out:[76,90,105],dev_board0_mcasp2_aclkx_in:[76,90,105],dev_board0_mcasp2_aclkx_out:[76,90,105],dev_board0_mcasp2_afsr_out:[90,105],dev_board0_mcasp2_afsx_out:[90,105],dev_board0_mcasp3_aclkr_in:[90,105],dev_board0_mcasp3_aclkr_out:[90,105],dev_board0_mcasp3_aclkx_in:[90,105],dev_board0_mcasp3_aclkx_out:[90,105],dev_board0_mcasp3_afsr_out:[90,105],dev_board0_mcasp3_afsx_out:[90,105],dev_board0_mcasp4_aclkr_in:[90,105],dev_board0_mcasp4_aclkr_out:[90,105],dev_board0_mcasp4_aclkx_in:[90,105],dev_board0_mcasp4_aclkx_out:[90,105],dev_board0_mcasp4_afsr_out:[90,105],dev_board0_mcasp4_afsx_out:[90,105],dev_board0_mcasp5_aclkr_in:[90,105],dev_board0_mcasp5_aclkr_out:[90,105],dev_board0_mcasp5_aclkx_in:[90,105],dev_board0_mcasp5_aclkx_out:[90,105],dev_board0_mcasp5_afsr_out:[90,105],dev_board0_mcasp5_afsx_out:[90,105],dev_board0_mcasp6_aclkr_in:[90,105],dev_board0_mcasp6_aclkr_out:[90,105],dev_board0_mcasp6_aclkx_in:[90,105],dev_board0_mcasp6_aclkx_out:[90,105],dev_board0_mcasp6_afsr_out:[90,105],dev_board0_mcasp6_afsx_out:[90,105],dev_board0_mcasp7_aclkr_in:[90,105],dev_board0_mcasp7_aclkr_out:[90,105],dev_board0_mcasp7_aclkx_in:[90,105],dev_board0_mcasp7_aclkx_out:[90,105],dev_board0_mcasp7_afsr_out:[90,105],dev_board0_mcasp7_afsx_out:[90,105],dev_board0_mcasp8_aclkr_in:[90,105],dev_board0_mcasp8_aclkr_out:[90,105],dev_board0_mcasp8_aclkx_in:[90,105],dev_board0_mcasp8_aclkx_out:[90,105],dev_board0_mcasp8_afsr_out:[90,105],dev_board0_mcasp8_afsx_out:[90,105],dev_board0_mcasp9_aclkr_in:[90,105],dev_board0_mcasp9_aclkr_out:[90,105],dev_board0_mcasp9_aclkx_in:[90,105],dev_board0_mcasp9_aclkx_out:[90,105],dev_board0_mcasp9_afsr_out:[90,105],dev_board0_mcasp9_afsx_out:[90,105],dev_board0_mcu_clkout0_in:[76,90,105],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[76,90,105],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[76,90,105],dev_board0_mcu_cpts0_rft_clk_out:[76,90,105],dev_board0_mcu_ext_refclk0_out:[29,76,90,105],dev_board0_mcu_hyperbus0_ck_in:[76,90,105],dev_board0_mcu_hyperbus0_ckn_in:[76,90,105],dev_board0_mcu_i2c0_scl_in:[29,76,90,105],dev_board0_mcu_i2c0_scl_out:[29,76,90,105],dev_board0_mcu_i2c1_scl_in:29,dev_board0_mcu_i2c1_scl_out:[29,76,90,105],dev_board0_mcu_i3c0_scl_in:[76,90,105],dev_board0_mcu_i3c0_scl_out:[76,90,105],dev_board0_mcu_i3c1_scl_in:[90,105],dev_board0_mcu_i3c1_scl_out:[90,105],dev_board0_mcu_mdio0_mdc_in:[76,90,105],dev_board0_mcu_obsclk0_in:[29,76,90,105],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[29,76,90,105],dev_board0_mcu_ospi0_clk_in:[76,90,105],dev_board0_mcu_ospi0_dqs_out:[76,90,105],dev_board0_mcu_ospi0_lbclko_in:[76,90,105],dev_board0_mcu_ospi1_clk_in:[90,105],dev_board0_mcu_ospi1_dqs_out:[90,105],dev_board0_mcu_ospi1_lbclko_in:[90,105],dev_board0_mcu_rgmii1_rxc_out:[76,90,105],dev_board0_mcu_rgmii1_txc_in:[76,90,105],dev_board0_mcu_rgmii1_txc_out:[90,105],dev_board0_mcu_rmii1_ref_clk_out:[76,90,105],dev_board0_mcu_spi0_clk_in:[29,76,90,105],dev_board0_mcu_spi0_clk_out:29,dev_board0_mcu_spi1_clk_in:[29,76,90,105],dev_board0_mcu_spi1_clk_out:29,dev_board0_mcu_sysclkout0_in:[29,76,90,105],dev_board0_mcu_timer_io0_in:29,dev_board0_mcu_timer_io1_in:29,dev_board0_mcu_timer_io2_in:29,dev_board0_mcu_timer_io3_in:29,dev_board0_mdio0_mdc_in:[76,90,105],dev_board0_mlb0_mlbclk_out:[90,105],dev_board0_mlb0_mlbcp_out:[90,105],dev_board0_mmc0_clk_in:[90,105],dev_board0_mmc1_clk_in:[29,76,90,105],dev_board0_mmc1_clklb_out:29,dev_board0_mmc2_clk_in:[90,105],dev_board0_obsclk0_in:[29,76,90,105],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[76,90,105],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:76,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[90,105],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:29,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[29,76,90,105],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:29,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[29,76,90,105],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:76,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:[90,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[29,76,90,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[29,76,90,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[29,76,90,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[29,76,90,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[76,90,105],dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:29,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:29,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:29,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:76,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[76,90,105],dev_board0_obsclk1_in:[76,90,105],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:[90,105],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:[90,105],dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:[90,105],dev_board0_obsclk2_in:76,dev_board0_ospi0_dqs_out:29,dev_board0_ospi0_lbclko_in:29,dev_board0_ospi0_lbclko_out:29,dev_board0_pcie_refclk0n_out:[90,105],dev_board0_pcie_refclk0p_out:[90,105],dev_board0_pcie_refclk1n_out:[90,105],dev_board0_pcie_refclk1p_out:[90,105],dev_board0_pcie_refclk2n_out:[90,105],dev_board0_pcie_refclk2p_out:[90,105],dev_board0_pcie_refclk3n_out:[90,105],dev_board0_pcie_refclk3p_out:[90,105],dev_board0_prg0_mdio0_mdc_in:[29,90,105],dev_board0_prg0_rgmii1_rxc_out:[29,90,105],dev_board0_prg0_rgmii1_txc_in:[29,90,105],dev_board0_prg0_rgmii1_txc_out:[29,90,105],dev_board0_prg0_rgmii2_rxc_out:[29,90,105],dev_board0_prg0_rgmii2_txc_in:[29,90,105],dev_board0_prg0_rgmii2_txc_out:[29,90,105],dev_board0_prg1_mdio0_mdc_in:[29,90,105],dev_board0_prg1_rgmii1_rxc_out:[29,90,105],dev_board0_prg1_rgmii1_txc_in:[29,90,105],dev_board0_prg1_rgmii1_txc_out:[29,90,105],dev_board0_prg1_rgmii2_rxc_out:[29,90,105],dev_board0_prg1_rgmii2_txc_in:[29,90,105],dev_board0_prg1_rgmii2_txc_out:[29,90,105],dev_board0_rgmii1_rxc_out:[29,76],dev_board0_rgmii1_txc_in:[29,76],dev_board0_rgmii1_txc_out:29,dev_board0_rgmii2_rxc_out:[29,76],dev_board0_rgmii2_txc_in:[29,76],dev_board0_rgmii2_txc_out:29,dev_board0_rgmii3_rxc_out:[76,90,105],dev_board0_rgmii3_txc_in:76,dev_board0_rgmii4_rxc_out:[76,90,105],dev_board0_rgmii4_txc_in:76,dev_board0_rgmii5_rxc_out:[90,105],dev_board0_rgmii6_rxc_out:[90,105],dev_board0_rgmii7_rxc_out:[90,105],dev_board0_rgmii8_rxc_out:[90,105],dev_board0_rmii_ref_clk_out:[29,76,90,105],dev_board0_spi0_clk_in:[29,76,90,105],dev_board0_spi0_clk_out:29,dev_board0_spi1_clk_in:[29,76,90,105],dev_board0_spi1_clk_out:29,dev_board0_spi2_clk_in:[29,76,90,105],dev_board0_spi2_clk_out:29,dev_board0_spi3_clk_in:[29,76,90,105],dev_board0_spi3_clk_out:29,dev_board0_spi4_clk_in:29,dev_board0_spi4_clk_out:29,dev_board0_spi5_clk_in:[76,90,105],dev_board0_spi6_clk_in:[76,90,105],dev_board0_spi7_clk_in:[76,90,105],dev_board0_sysclkout0_in:[29,76,90,105],dev_board0_tck_out:[29,76,90,105],dev_board0_timer_io0_in:29,dev_board0_timer_io10_in:29,dev_board0_timer_io11_in:29,dev_board0_timer_io1_in:29,dev_board0_timer_io2_in:29,dev_board0_timer_io3_in:29,dev_board0_timer_io4_in:29,dev_board0_timer_io5_in:29,dev_board0_timer_io6_in:29,dev_board0_timer_io7_in:29,dev_board0_timer_io8_in:29,dev_board0_timer_io9_in:29,dev_board0_trc_clk_in:[76,90,105],dev_board0_ufs0_ref_clk_in:[90,105],dev_board0_vout1_extpclkin_out:[90,105],dev_board0_vout1_pclk_in:[90,105],dev_board0_vout2_extpclkin_out:[90,105],dev_board0_vout2_pclk_in:[90,105],dev_board0_vpfe0_pclk_out:[90,105],dev_board0_wkup_i2c0_scl_in:[76,90,105],dev_board0_wkup_i2c0_scl_out:[76,90,105],dev_board0_wkup_lf_clkin_out:76,dev_c66ss0_core0_gem_clk2_out_clk:[90,105],dev_c66ss0_core0_gem_clkin_clk:[90,105],dev_c66ss0_core0_gem_pbist_rom_clk:[90,105],dev_c66ss0_core0_gem_trc_clk:[90,105],dev_c66ss0_introuter0_intr_clk:[90,105],dev_c66ss1_core0_gem_clk2_out_clk:[90,105],dev_c66ss1_core0_gem_clkin_clk:[90,105],dev_c66ss1_core0_gem_pbist_rom_clk:[90,105],dev_c66ss1_core0_gem_trc_clk:[90,105],dev_c66ss1_introuter0_intr_clk:[90,105],dev_c71ss0_c7x_clk:[90,105],dev_c71ss0_mma_mma_clk:[90,105],dev_c71ss0_mma_pll_ctrl_clk:[90,105],dev_c71ss0_pll_ctrl_clk:[90,105],dev_cal0_bus_clk:[44,59],dev_cal0_bus_cp_c_clk:[44,59],dev_cbass0_bus_main_sysclk0_2_clk:[44,59],dev_cbass0_bus_main_sysclk0_4_clk:[44,59],dev_cbass_debug0_bus_main_sysclk0_2_clk:[44,59],dev_cbass_debug0_bus_main_sysclk0_4_clk:[44,59],dev_cbass_fw0_bus_main_sysclk0_2_clk:[44,59],dev_cbass_fw0_bus_main_sysclk0_4_clk:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[44,59],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[44,59],dev_cbass_infra0_bus_main_sysclk0_2_clk:[44,59],dev_cbass_infra0_bus_main_sysclk0_4_clk:[44,59],dev_ccdebugss0_bus_atb0_clk:[44,59],dev_ccdebugss0_bus_atb1_clk:[44,59],dev_ccdebugss0_bus_cfg_clk:[44,59],dev_ccdebugss0_bus_dbg_clk:[44,59],dev_ccdebugss0_bus_sys_clk:[44,59],dev_cmp_event_introuter0_intr_clk:29,dev_cmpevent_intrtr0_bus_intr_clk:[44,59],dev_cmpevent_intrtr0_intr_clk:[76,90,105],dev_compute_cluster0_cfg_wrap_clk4_clk:[90,105],dev_compute_cluster0_clec_clk1_clk:[90,105],dev_compute_cluster0_clec_clk4_clk:[90,105],dev_compute_cluster0_core_core_clk1_clk:[90,105],dev_compute_cluster0_core_core_psil_leaf_clk:[90,105],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:76,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:[90,105],dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:[90,105],dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:76,dev_compute_cluster0_debug_wrap_clk1_clk_clk:[90,105],dev_compute_cluster0_debug_wrap_clk2_clk_clk:[90,105],dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:[90,105],dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:[90,105],dev_compute_cluster0_gic500ss_vclk_clk:[90,105],dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:[90,105],dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[76,90,105],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:[90,105],dev_compute_cluster0_tb_soc_gic_clk:76,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:76,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:76,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:76,dev_compute_cluster_a53_0_bus_arm0_clk:[44,59],dev_compute_cluster_a53_1_bus_arm0_clk:[44,59],dev_compute_cluster_a53_2_bus_arm1_clk:[44,59],dev_compute_cluster_a53_3_bus_arm1_clk:[44,59],dev_compute_cluster_cpac0_bus_arm0_clk:59,dev_compute_cluster_cpac1_bus_arm1_clk:59,dev_compute_cluster_msmc0_bus_msmc_clk:[44,59],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:59,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:59,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:59,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:59,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:44,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:44,dev_cpsw0_cppi_clk_clk:[29,76,90,105],dev_cpsw0_cpts_genf0:[29,76,90,105],dev_cpsw0_cpts_genf1:29,dev_cpsw0_cpts_rft_clk:[29,76,90,105],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[29,76,90,105],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[29,76,90,105],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[76,90,105],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[76,90,105],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[76,90,105],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[29,76,90,105],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:76,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:29,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:29,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:29,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[90,105],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[90,105],dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:76,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:76,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:76,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:76,dev_cpsw0_gmii1_mr_clk:[29,76,90,105],dev_cpsw0_gmii1_mt_clk:[29,76,90,105],dev_cpsw0_gmii2_mr_clk:[29,76,90,105],dev_cpsw0_gmii2_mt_clk:[29,76,90,105],dev_cpsw0_gmii3_mr_clk:[76,90,105],dev_cpsw0_gmii3_mt_clk:[76,90,105],dev_cpsw0_gmii4_mr_clk:[76,90,105],dev_cpsw0_gmii4_mt_clk:[76,90,105],dev_cpsw0_gmii5_mr_clk:[90,105],dev_cpsw0_gmii5_mt_clk:[90,105],dev_cpsw0_gmii6_mr_clk:[90,105],dev_cpsw0_gmii6_mt_clk:[90,105],dev_cpsw0_gmii7_mr_clk:[90,105],dev_cpsw0_gmii7_mt_clk:[90,105],dev_cpsw0_gmii8_mr_clk:[90,105],dev_cpsw0_gmii8_mt_clk:[90,105],dev_cpsw0_gmii_rft_clk:[29,76,90,105],dev_cpsw0_mdio_mdclk_o:[76,90,105],dev_cpsw0_pre_rgmii1_tclk:76,dev_cpsw0_pre_rgmii2_tclk:76,dev_cpsw0_pre_rgmii3_tclk:76,dev_cpsw0_pre_rgmii4_tclk:76,dev_cpsw0_rgmii1_rxc_i:[29,76],dev_cpsw0_rgmii1_txc_i:29,dev_cpsw0_rgmii1_txc_o:29,dev_cpsw0_rgmii2_rxc_i:[29,76],dev_cpsw0_rgmii2_txc_i:29,dev_cpsw0_rgmii2_txc_o:29,dev_cpsw0_rgmii3_rxc_i:76,dev_cpsw0_rgmii4_rxc_i:76,dev_cpsw0_rgmii_mhz_250_clk:[29,76,90,105],dev_cpsw0_rgmii_mhz_50_clk:[29,76,90,105],dev_cpsw0_rgmii_mhz_5_clk:[29,76,90,105],dev_cpsw0_rmii_mhz_50_clk:[29,76,90,105],dev_cpsw0_serdes1_refclk:[76,90,105],dev_cpsw0_serdes1_rxclk:[76,90,105],dev_cpsw0_serdes1_rxfclk:[76,90,105],dev_cpsw0_serdes1_txclk:[76,90,105],dev_cpsw0_serdes1_txfclk:[76,90,105],dev_cpsw0_serdes1_txmclk:[76,90,105],dev_cpsw0_serdes2_refclk:[76,90,105],dev_cpsw0_serdes2_rxclk:[76,90,105],dev_cpsw0_serdes2_rxfclk:[76,90,105],dev_cpsw0_serdes2_txclk:[76,90,105],dev_cpsw0_serdes2_txfclk:[76,90,105],dev_cpsw0_serdes2_txmclk:[76,90,105],dev_cpsw0_serdes3_refclk:[76,90,105],dev_cpsw0_serdes3_rxclk:[76,90,105],dev_cpsw0_serdes3_rxfclk:[76,90,105],dev_cpsw0_serdes3_txclk:[76,90,105],dev_cpsw0_serdes3_txfclk:[76,90,105],dev_cpsw0_serdes3_txmclk:[76,90,105],dev_cpsw0_serdes4_refclk:[76,90,105],dev_cpsw0_serdes4_rxclk:[76,90,105],dev_cpsw0_serdes4_rxfclk:[76,90,105],dev_cpsw0_serdes4_txclk:[76,90,105],dev_cpsw0_serdes4_txfclk:[76,90,105],dev_cpsw0_serdes4_txmclk:[76,90,105],dev_cpsw0_serdes5_refclk:[90,105],dev_cpsw0_serdes5_rxclk:[90,105],dev_cpsw0_serdes5_rxfclk:[90,105],dev_cpsw0_serdes5_txclk:[90,105],dev_cpsw0_serdes5_txfclk:[90,105],dev_cpsw0_serdes5_txmclk:[90,105],dev_cpsw0_serdes6_refclk:[90,105],dev_cpsw0_serdes6_rxclk:[90,105],dev_cpsw0_serdes6_rxfclk:[90,105],dev_cpsw0_serdes6_txclk:[90,105],dev_cpsw0_serdes6_txfclk:[90,105],dev_cpsw0_serdes6_txmclk:[90,105],dev_cpsw0_serdes7_refclk:[90,105],dev_cpsw0_serdes7_rxclk:[90,105],dev_cpsw0_serdes7_rxfclk:[90,105],dev_cpsw0_serdes7_txclk:[90,105],dev_cpsw0_serdes7_txfclk:[90,105],dev_cpsw0_serdes7_txmclk:[90,105],dev_cpsw0_serdes8_refclk:[90,105],dev_cpsw0_serdes8_rxclk:[90,105],dev_cpsw0_serdes8_rxfclk:[90,105],dev_cpsw0_serdes8_txclk:[90,105],dev_cpsw0_serdes8_txfclk:[90,105],dev_cpsw0_serdes8_txmclk:[90,105],dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:76,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:76,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:76,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:76,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:76,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:76,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:76,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:76,dev_cpt2_aggr0_bus_vclk_clk:[44,59],dev_cpt2_aggr0_vclk_clk:[29,76,90,105],dev_cpt2_aggr1_vclk_clk:[76,90,105],dev_cpt2_aggr2_vclk_clk:[76,90,105],dev_cpt2_aggr3_vclk_clk:76,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[44,59],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[44,59],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[44,59],dev_cpts0_cpts_genf1:29,dev_cpts0_cpts_genf2:29,dev_cpts0_cpts_genf3:29,dev_cpts0_cpts_genf4:29,dev_cpts0_cpts_rft_clk:29,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:29,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:29,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:29,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:29,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:29,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:29,dev_cpts0_vbusp_clk:29,dev_csi_psilss0_main_clk:[90,105],dev_csi_rx_if0_main_clk_clk:[90,105],dev_csi_rx_if0_ppi_rx_byte_clk:[90,105],dev_csi_rx_if0_vbus_clk_clk:[90,105],dev_csi_rx_if0_vp_clk_clk:[90,105],dev_csi_rx_if1_main_clk_clk:[90,105],dev_csi_rx_if1_ppi_rx_byte_clk:[90,105],dev_csi_rx_if1_vbus_clk_clk:[90,105],dev_csi_rx_if1_vp_clk_clk:[90,105],dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:[90,105],dev_csi_tx_if0_esc_clk_clk:[90,105],dev_csi_tx_if0_main_clk_clk:[90,105],dev_csi_tx_if0_vbus_clk_clk:[90,105],dev_ctrl_mmr0_bus_vbusp_clk:[44,59],dev_dbgsuspendrouter0_intr_clk:29,dev_dcc0_bus_dcc_clksrc0_clk:[44,59],dev_dcc0_bus_dcc_clksrc1_clk:[44,59],dev_dcc0_bus_dcc_clksrc2_clk:[44,59],dev_dcc0_bus_dcc_clksrc3_clk:[44,59],dev_dcc0_bus_dcc_clksrc4_clk:[44,59],dev_dcc0_bus_dcc_clksrc5_clk:[44,59],dev_dcc0_bus_dcc_clksrc6_clk:[44,59],dev_dcc0_bus_dcc_input00_clk:[44,59],dev_dcc0_bus_dcc_input01_clk:[44,59],dev_dcc0_bus_dcc_input02_clk:[44,59],dev_dcc0_bus_dcc_input10_clk:[44,59],dev_dcc0_bus_vbus_clk:[44,59],dev_dcc0_dcc_clksrc0_clk:[29,76,90,105],dev_dcc0_dcc_clksrc1_clk:[29,76,90,105],dev_dcc0_dcc_clksrc2_clk:[29,76,90,105],dev_dcc0_dcc_clksrc3_clk:[29,76,90,105],dev_dcc0_dcc_clksrc4_clk:[29,76,90,105],dev_dcc0_dcc_clksrc5_clk:[29,76,90,105],dev_dcc0_dcc_clksrc6_clk:[29,76,90,105],dev_dcc0_dcc_clksrc7_clk:[29,90,105],dev_dcc0_dcc_input00_clk:[29,76,90,105],dev_dcc0_dcc_input01_clk:[29,76,90,105],dev_dcc0_dcc_input02_clk:[29,76,90,105],dev_dcc0_dcc_input10_clk:[29,76,90,105],dev_dcc0_vbus_clk:[29,76,90,105],dev_dcc10_dcc_clksrc0_clk:[90,105],dev_dcc10_dcc_clksrc1_clk:[90,105],dev_dcc10_dcc_clksrc2_clk:[90,105],dev_dcc10_dcc_clksrc3_clk:[90,105],dev_dcc10_dcc_clksrc4_clk:[90,105],dev_dcc10_dcc_clksrc5_clk:[90,105],dev_dcc10_dcc_clksrc6_clk:[90,105],dev_dcc10_dcc_clksrc7_clk:[90,105],dev_dcc10_dcc_input00_clk:[90,105],dev_dcc10_dcc_input01_clk:[90,105],dev_dcc10_dcc_input02_clk:[90,105],dev_dcc10_dcc_input10_clk:[90,105],dev_dcc10_vbus_clk:[90,105],dev_dcc11_dcc_clksrc0_clk:[90,105],dev_dcc11_dcc_clksrc1_clk:[90,105],dev_dcc11_dcc_clksrc2_clk:[90,105],dev_dcc11_dcc_clksrc3_clk:[90,105],dev_dcc11_dcc_clksrc4_clk:[90,105],dev_dcc11_dcc_clksrc5_clk:[90,105],dev_dcc11_dcc_clksrc6_clk:[90,105],dev_dcc11_dcc_clksrc7_clk:[90,105],dev_dcc11_dcc_input00_clk:[90,105],dev_dcc11_dcc_input01_clk:[90,105],dev_dcc11_dcc_input02_clk:[90,105],dev_dcc11_dcc_input10_clk:[90,105],dev_dcc11_vbus_clk:[90,105],dev_dcc12_dcc_clksrc0_clk:[90,105],dev_dcc12_dcc_clksrc1_clk:[90,105],dev_dcc12_dcc_clksrc2_clk:[90,105],dev_dcc12_dcc_clksrc3_clk:[90,105],dev_dcc12_dcc_clksrc4_clk:[90,105],dev_dcc12_dcc_clksrc5_clk:[90,105],dev_dcc12_dcc_clksrc6_clk:[90,105],dev_dcc12_dcc_clksrc7_clk:[90,105],dev_dcc12_dcc_input00_clk:[90,105],dev_dcc12_dcc_input01_clk:[90,105],dev_dcc12_dcc_input02_clk:[90,105],dev_dcc12_dcc_input10_clk:[90,105],dev_dcc12_vbus_clk:[90,105],dev_dcc1_bus_dcc_clksrc0_clk:[44,59],dev_dcc1_bus_dcc_clksrc1_clk:[44,59],dev_dcc1_bus_dcc_clksrc2_clk:[44,59],dev_dcc1_bus_dcc_clksrc3_clk:[44,59],dev_dcc1_bus_dcc_clksrc4_clk:[44,59],dev_dcc1_bus_dcc_clksrc5_clk:[44,59],dev_dcc1_bus_dcc_clksrc6_clk:[44,59],dev_dcc1_bus_dcc_clksrc7_clk:[44,59],dev_dcc1_bus_dcc_input00_clk:[44,59],dev_dcc1_bus_dcc_input01_clk:[44,59],dev_dcc1_bus_dcc_input02_clk:[44,59],dev_dcc1_bus_dcc_input10_clk:[44,59],dev_dcc1_bus_vbus_clk:[44,59],dev_dcc1_dcc_clksrc0_clk:[29,76,90,105],dev_dcc1_dcc_clksrc1_clk:[29,76,90,105],dev_dcc1_dcc_clksrc2_clk:[29,76,90,105],dev_dcc1_dcc_clksrc3_clk:[29,76,90,105],dev_dcc1_dcc_clksrc4_clk:[29,76,90,105],dev_dcc1_dcc_clksrc5_clk:[29,76,90,105],dev_dcc1_dcc_clksrc6_clk:[29,76,90,105],dev_dcc1_dcc_clksrc7_clk:[29,90,105],dev_dcc1_dcc_input00_clk:[29,76,90,105],dev_dcc1_dcc_input01_clk:[29,76,90,105],dev_dcc1_dcc_input02_clk:[29,76,90,105],dev_dcc1_dcc_input10_clk:[29,76,90,105],dev_dcc1_vbus_clk:[29,76,90,105],dev_dcc2_bus_dcc_clksrc0_clk:[44,59],dev_dcc2_bus_dcc_clksrc1_clk:[44,59],dev_dcc2_bus_dcc_clksrc2_clk:[44,59],dev_dcc2_bus_dcc_clksrc3_clk:[44,59],dev_dcc2_bus_dcc_clksrc4_clk:[44,59],dev_dcc2_bus_dcc_clksrc5_clk:[44,59],dev_dcc2_bus_dcc_clksrc6_clk:[44,59],dev_dcc2_bus_dcc_clksrc7_clk:[44,59],dev_dcc2_bus_dcc_input00_clk:[44,59],dev_dcc2_bus_dcc_input01_clk:[44,59],dev_dcc2_bus_dcc_input02_clk:[44,59],dev_dcc2_bus_dcc_input10_clk:[44,59],dev_dcc2_bus_vbus_clk:[44,59],dev_dcc2_dcc_clksrc0_clk:[29,76,90,105],dev_dcc2_dcc_clksrc1_clk:[29,90,105],dev_dcc2_dcc_clksrc2_clk:[29,76,90,105],dev_dcc2_dcc_clksrc3_clk:[29,76,90,105],dev_dcc2_dcc_clksrc4_clk:[29,76,90,105],dev_dcc2_dcc_clksrc5_clk:[29,76,90,105],dev_dcc2_dcc_clksrc6_clk:[29,76,90,105],dev_dcc2_dcc_clksrc7_clk:[29,76,90,105],dev_dcc2_dcc_input00_clk:[29,76,90,105],dev_dcc2_dcc_input01_clk:[29,76,90,105],dev_dcc2_dcc_input02_clk:[29,76,90,105],dev_dcc2_dcc_input10_clk:[29,76,90,105],dev_dcc2_vbus_clk:[29,76,90,105],dev_dcc3_bus_dcc_clksrc0_clk:[44,59],dev_dcc3_bus_dcc_clksrc1_clk:[44,59],dev_dcc3_bus_dcc_clksrc2_clk:[44,59],dev_dcc3_bus_dcc_clksrc3_clk:[44,59],dev_dcc3_bus_dcc_clksrc4_clk:[44,59],dev_dcc3_bus_dcc_clksrc5_clk:[44,59],dev_dcc3_bus_dcc_clksrc7_clk:[44,59],dev_dcc3_bus_dcc_input00_clk:[44,59],dev_dcc3_bus_dcc_input01_clk:[44,59],dev_dcc3_bus_dcc_input02_clk:[44,59],dev_dcc3_bus_dcc_input10_clk:[44,59],dev_dcc3_bus_vbus_clk:[44,59],dev_dcc3_dcc_clksrc0_clk:[29,76,90,105],dev_dcc3_dcc_clksrc1_clk:[29,90,105],dev_dcc3_dcc_clksrc2_clk:[29,76,90,105],dev_dcc3_dcc_clksrc3_clk:[29,76,90,105],dev_dcc3_dcc_clksrc4_clk:[29,76,90,105],dev_dcc3_dcc_clksrc5_clk:[29,76,90,105],dev_dcc3_dcc_clksrc6_clk:[29,76,90,105],dev_dcc3_dcc_clksrc7_clk:[29,76,90,105],dev_dcc3_dcc_input00_clk:[29,76,90,105],dev_dcc3_dcc_input01_clk:[29,76,90,105],dev_dcc3_dcc_input02_clk:[29,76,90,105],dev_dcc3_dcc_input10_clk:[29,76,90,105],dev_dcc3_vbus_clk:[29,76,90,105],dev_dcc4_bus_dcc_clksrc0_clk:[44,59],dev_dcc4_bus_dcc_clksrc2_clk:[44,59],dev_dcc4_bus_dcc_clksrc3_clk:[44,59],dev_dcc4_bus_dcc_clksrc4_clk:[44,59],dev_dcc4_bus_dcc_clksrc5_clk:[44,59],dev_dcc4_bus_dcc_clksrc6_clk:[44,59],dev_dcc4_bus_dcc_clksrc7_clk:[44,59],dev_dcc4_bus_dcc_input00_clk:[44,59],dev_dcc4_bus_dcc_input01_clk:[44,59],dev_dcc4_bus_dcc_input02_clk:[44,59],dev_dcc4_bus_dcc_input10_clk:[44,59],dev_dcc4_bus_vbus_clk:[44,59],dev_dcc4_dcc_clksrc0_clk:[29,76,90,105],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:29,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:29,dev_dcc4_dcc_clksrc1_clk:[29,76,90,105],dev_dcc4_dcc_clksrc2_clk:[29,76,90,105],dev_dcc4_dcc_clksrc3_clk:[29,76,90,105],dev_dcc4_dcc_clksrc4_clk:[29,76,90,105],dev_dcc4_dcc_clksrc5_clk:[29,76,90,105],dev_dcc4_dcc_clksrc6_clk:[29,76,90,105],dev_dcc4_dcc_clksrc7_clk:[29,76,90,105],dev_dcc4_dcc_input00_clk:[29,76,90,105],dev_dcc4_dcc_input01_clk:[29,76,90,105],dev_dcc4_dcc_input02_clk:[29,76,90,105],dev_dcc4_dcc_input10_clk:[29,76,90,105],dev_dcc4_vbus_clk:[29,76,90,105],dev_dcc5_bus_dcc_clksrc0_clk:[44,59],dev_dcc5_bus_dcc_clksrc1_clk:[44,59],dev_dcc5_bus_dcc_clksrc2_clk:[44,59],dev_dcc5_bus_dcc_clksrc3_clk:[44,59],dev_dcc5_bus_dcc_clksrc4_clk:[44,59],dev_dcc5_bus_dcc_clksrc5_clk:[44,59],dev_dcc5_bus_dcc_clksrc6_clk:[44,59],dev_dcc5_bus_dcc_clksrc7_clk:[44,59],dev_dcc5_bus_dcc_input00_clk:[44,59],dev_dcc5_bus_dcc_input01_clk:[44,59],dev_dcc5_bus_dcc_input02_clk:[44,59],dev_dcc5_bus_dcc_input10_clk:[44,59],dev_dcc5_bus_vbus_clk:[44,59],dev_dcc5_dcc_clksrc0_clk:[29,76,90,105],dev_dcc5_dcc_clksrc1_clk:[29,76,90,105],dev_dcc5_dcc_clksrc2_clk:[29,90,105],dev_dcc5_dcc_clksrc3_clk:[29,90,105],dev_dcc5_dcc_clksrc4_clk:[29,76,90,105],dev_dcc5_dcc_clksrc5_clk:[29,90,105],dev_dcc5_dcc_clksrc6_clk:[29,76,90,105],dev_dcc5_dcc_clksrc7_clk:[29,90,105],dev_dcc5_dcc_input00_clk:[29,76,90,105],dev_dcc5_dcc_input01_clk:[29,76,90,105],dev_dcc5_dcc_input02_clk:[29,76,90,105],dev_dcc5_dcc_input10_clk:[29,76,90,105],dev_dcc5_vbus_clk:[29,76,90,105],dev_dcc6_bus_dcc_clksrc0_clk:[44,59],dev_dcc6_bus_dcc_clksrc1_clk:[44,59],dev_dcc6_bus_dcc_clksrc2_clk:[44,59],dev_dcc6_bus_dcc_clksrc3_clk:[44,59],dev_dcc6_bus_dcc_clksrc4_clk:[44,59],dev_dcc6_bus_dcc_clksrc5_clk:[44,59],dev_dcc6_bus_dcc_clksrc6_clk:[44,59],dev_dcc6_bus_dcc_clksrc7_clk:[44,59],dev_dcc6_bus_dcc_input00_clk:[44,59],dev_dcc6_bus_dcc_input01_clk:[44,59],dev_dcc6_bus_dcc_input02_clk:[44,59],dev_dcc6_bus_dcc_input10_clk:[44,59],dev_dcc6_bus_vbus_clk:[44,59],dev_dcc6_dcc_clksrc0_clk:[76,90,105],dev_dcc6_dcc_clksrc1_clk:[76,90,105],dev_dcc6_dcc_clksrc2_clk:[76,90,105],dev_dcc6_dcc_clksrc3_clk:[76,90,105],dev_dcc6_dcc_clksrc4_clk:[76,90,105],dev_dcc6_dcc_clksrc5_clk:[76,90,105],dev_dcc6_dcc_clksrc6_clk:[76,90,105],dev_dcc6_dcc_clksrc7_clk:[76,90,105],dev_dcc6_dcc_input00_clk:[76,90,105],dev_dcc6_dcc_input01_clk:[76,90,105],dev_dcc6_dcc_input02_clk:[76,90,105],dev_dcc6_dcc_input10_clk:[76,90,105],dev_dcc6_vbus_clk:[76,90,105],dev_dcc7_bus_dcc_clksrc0_clk:[44,59],dev_dcc7_bus_dcc_clksrc1_clk:[44,59],dev_dcc7_bus_dcc_clksrc2_clk:[44,59],dev_dcc7_bus_dcc_clksrc3_clk:[44,59],dev_dcc7_bus_dcc_clksrc4_clk:[44,59],dev_dcc7_bus_dcc_clksrc5_clk:[44,59],dev_dcc7_bus_dcc_clksrc6_clk:[44,59],dev_dcc7_bus_dcc_clksrc7_clk:[44,59],dev_dcc7_bus_dcc_input00_clk:[44,59],dev_dcc7_bus_dcc_input01_clk:[44,59],dev_dcc7_bus_dcc_input02_clk:[44,59],dev_dcc7_bus_dcc_input10_clk:[44,59],dev_dcc7_bus_vbus_clk:[44,59],dev_dcc7_dcc_clksrc0_clk:[90,105],dev_dcc7_dcc_clksrc1_clk:[90,105],dev_dcc7_dcc_clksrc2_clk:[90,105],dev_dcc7_dcc_clksrc3_clk:[90,105],dev_dcc7_dcc_clksrc4_clk:[90,105],dev_dcc7_dcc_clksrc5_clk:[90,105],dev_dcc7_dcc_clksrc6_clk:[90,105],dev_dcc7_dcc_clksrc7_clk:[90,105],dev_dcc7_dcc_input00_clk:[90,105],dev_dcc7_dcc_input01_clk:[90,105],dev_dcc7_dcc_input02_clk:[90,105],dev_dcc7_dcc_input10_clk:[90,105],dev_dcc7_vbus_clk:[90,105],dev_dcc8_dcc_clksrc0_clk:[90,105],dev_dcc8_dcc_clksrc1_clk:[90,105],dev_dcc8_dcc_clksrc2_clk:[90,105],dev_dcc8_dcc_clksrc3_clk:[90,105],dev_dcc8_dcc_clksrc4_clk:[90,105],dev_dcc8_dcc_clksrc5_clk:[90,105],dev_dcc8_dcc_clksrc6_clk:[90,105],dev_dcc8_dcc_clksrc7_clk:[90,105],dev_dcc8_dcc_input00_clk:[90,105],dev_dcc8_dcc_input01_clk:[90,105],dev_dcc8_dcc_input02_clk:[90,105],dev_dcc8_dcc_input10_clk:[90,105],dev_dcc8_vbus_clk:[90,105],dev_dcc9_dcc_clksrc0_clk:[90,105],dev_dcc9_dcc_clksrc1_clk:[90,105],dev_dcc9_dcc_clksrc2_clk:[90,105],dev_dcc9_dcc_clksrc3_clk:[90,105],dev_dcc9_dcc_clksrc4_clk:[90,105],dev_dcc9_dcc_clksrc5_clk:[90,105],dev_dcc9_dcc_clksrc6_clk:[90,105],dev_dcc9_dcc_clksrc7_clk:[90,105],dev_dcc9_dcc_input00_clk:[90,105],dev_dcc9_dcc_input01_clk:[90,105],dev_dcc9_dcc_input02_clk:[90,105],dev_dcc9_dcc_input10_clk:[90,105],dev_dcc9_vbus_clk:[90,105],dev_ddpa0_ddpa_clk:29,dev_ddr0_ddrss_cfg_clk:[90,105],dev_ddr0_ddrss_ddr_pll_clk:[76,90,105],dev_ddr0_ddrss_io_ck:[90,105],dev_ddr0_ddrss_io_ck_n:[90,105],dev_ddr0_ddrss_vbus_clk:[90,105],dev_ddr0_pll_ctrl_clk:[76,90,105],dev_ddr16ss0_ddrss_ddr_pll_clk:29,dev_ddr16ss0_pll_ctrl_clk:29,dev_ddrss0_bus_ddrss_byp_4x_clk:[44,59],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[44,59],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[44,59],dev_ddrss0_bus_ddrss_cfg_clk:[44,59],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[44,59],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[44,59],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[44,59],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[44,59],dev_ddrss0_bus_ddrss_tclk:[44,59],dev_ddrss0_bus_ddrss_vbus_clk:[44,59],dev_debugss0_bus_atb0_clk:[44,59],dev_debugss0_bus_atb1_clk:[44,59],dev_debugss0_bus_atb2_clk:[44,59],dev_debugss0_bus_atb3_clk:[44,59],dev_debugss0_bus_atb4_clk:[44,59],dev_debugss0_bus_atb5_clk:[44,59],dev_debugss0_bus_cfg_clk:[44,59],dev_debugss0_bus_dbg_clk:[44,59],dev_debugss0_bus_sys_clk:[44,59],dev_debugss_wrap0_atb_clk:[29,76,90,105],dev_debugss_wrap0_bus_atb_clk:[44,59],dev_debugss_wrap0_bus_core_clk:[44,59],dev_debugss_wrap0_bus_jtag_tck:[44,59],dev_debugss_wrap0_bus_trexpt_clk:[44,59],dev_debugss_wrap0_core_clk:[29,76,90,105],dev_debugss_wrap0_cstpiu_traceclk:[76,90,105],dev_debugss_wrap0_jtag_tck:[29,76,90,105],dev_debugss_wrap0_trexpt_clk:[29,76,90,105],dev_debugsuspendrtr0_bus_intr_clk:[44,59],dev_decoder0_sys_clk:[90,105],dev_dftss0_bus_vbusp_clk_clk:[44,59],dev_dmass0_bcdma_0_clk:29,dev_dmass0_cbass_0_clk:29,dev_dmass0_intaggr_0_clk:29,dev_dmass0_ipcss_0_clk:29,dev_dmass0_pktdma_0_clk:29,dev_dmass0_psilcfg_0_clk:29,dev_dmass0_psilss_0_pdma_main0_clk:29,dev_dmass0_psilss_0_pdma_main1_clk:29,dev_dmass0_psilss_0_vd2clk:29,dev_dmass0_ringacc_0_clk:29,dev_dmpac0_clk:[90,105],dev_dmpac0_pll_dco_clk:[90,105],dev_dmpac0_sde_0_clk:[90,105],dev_dphy_rx0_main_clk_clk:[90,105],dev_dphy_rx0_ppi_rx_byte_clk:[90,105],dev_dphy_rx1_main_clk_clk:[90,105],dev_dphy_rx1_ppi_rx_byte_clk:[90,105],dev_dphy_tx0_ck_m:[90,105],dev_dphy_tx0_ck_p:[90,105],dev_dphy_tx0_clk:[90,105],dev_dphy_tx0_dphy_ref_clk:[90,105],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[90,105],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[90,105],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[90,105],dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[90,105],dev_dphy_tx0_psm_clk:[90,105],dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:59,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:44,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:59,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:44,dev_dss0_bus_dpi_1_in_clk:[44,59],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[44,59],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:59,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:59,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:44,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:44,dev_dss0_bus_dpi_1_out_clk:[44,59],dev_dss0_bus_dss_func_clk:[44,59],dev_dss0_dpi0_ext_clksel:[90,105],dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:[90,105],dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[90,105],dev_dss0_dpi1_ext_clksel:[90,105],dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:[90,105],dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:[90,105],dev_dss0_dss_func_clk:[90,105],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[90,105],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[90,105],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[90,105],dev_dss0_dss_inst0_dpi_0_out_2x_clk:[90,105],dev_dss0_dss_inst0_dpi_0_out_clk:[90,105],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[90,105],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[90,105],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:[90,105],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[90,105],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[90,105],dev_dss0_dss_inst0_dpi_1_out_clk:[90,105],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[90,105],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[90,105],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[90,105],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:[90,105],dev_dss0_dss_inst0_dpi_2_out_clk:[90,105],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[90,105],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[90,105],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:[90,105],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[90,105],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[90,105],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:[90,105],dev_dss0_dss_inst0_dpi_3_out_clk:[90,105],dev_dss_dsi0_dphy_0_rx_esc_clk:[90,105],dev_dss_dsi0_dphy_0_tx_esc_clk:[90,105],dev_dss_dsi0_dpi_0_clk:[90,105],dev_dss_dsi0_pll_ctrl_clk:[90,105],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[90,105],dev_dss_dsi0_sys_clk:[90,105],dev_dss_edp0_aif_i2s_clk:[90,105],dev_dss_edp0_dpi_2_2x_clk:[90,105],dev_dss_edp0_dpi_2_clk:[90,105],dev_dss_edp0_dpi_3_clk:[90,105],dev_dss_edp0_dpi_4_clk:[90,105],dev_dss_edp0_dpi_5_clk:[90,105],dev_dss_edp0_dptx_mod_clk:[90,105],dev_dss_edp0_phy_ln0_refclk:[90,105],dev_dss_edp0_phy_ln0_rxclk:[90,105],dev_dss_edp0_phy_ln0_rxfclk:[90,105],dev_dss_edp0_phy_ln0_txclk:[90,105],dev_dss_edp0_phy_ln0_txfclk:[90,105],dev_dss_edp0_phy_ln0_txmclk:[90,105],dev_dss_edp0_phy_ln1_refclk:[90,105],dev_dss_edp0_phy_ln1_rxclk:[90,105],dev_dss_edp0_phy_ln1_rxfclk:[90,105],dev_dss_edp0_phy_ln1_txclk:[90,105],dev_dss_edp0_phy_ln1_txfclk:[90,105],dev_dss_edp0_phy_ln1_txmclk:[90,105],dev_dss_edp0_phy_ln2_refclk:[90,105],dev_dss_edp0_phy_ln2_rxclk:[90,105],dev_dss_edp0_phy_ln2_rxfclk:[90,105],dev_dss_edp0_phy_ln2_txclk:[90,105],dev_dss_edp0_phy_ln2_txfclk:[90,105],dev_dss_edp0_phy_ln2_txmclk:[90,105],dev_dss_edp0_phy_ln3_refclk:[90,105],dev_dss_edp0_phy_ln3_rxclk:[90,105],dev_dss_edp0_phy_ln3_rxfclk:[90,105],dev_dss_edp0_phy_ln3_txclk:[90,105],dev_dss_edp0_phy_ln3_txfclk:[90,105],dev_dss_edp0_phy_ln3_txmclk:[90,105],dev_dss_edp0_pll_ctrl_clk:[90,105],dev_ecap0_bus_vbus_clk:[44,59],dev_ecap0_vbus_clk:[29,76,90,105],dev_ecap1_vbus_clk:[29,76,90,105],dev_ecap2_vbus_clk:[29,76,90,105],dev_ecc_aggr0_bus_aggr_clk:[44,59],dev_ecc_aggr1_bus_aggr_clk:[44,59],dev_ecc_aggr2_bus_aggr_clk:[44,59],dev_efuse0_bus_efc0_ctl_fclk:59,dev_efuse0_bus_efc1_ctl_fclk:59,dev_efuse0_bus_vbusp_pll_clk_clk:[44,59],dev_ehrpwm0_bus_vbusp_clk:[44,59],dev_ehrpwm0_vbusp_clk:[76,90,105],dev_ehrpwm1_bus_vbusp_clk:[44,59],dev_ehrpwm1_vbusp_clk:[76,90,105],dev_ehrpwm2_bus_vbusp_clk:[44,59],dev_ehrpwm2_vbusp_clk:[76,90,105],dev_ehrpwm3_bus_vbusp_clk:[44,59],dev_ehrpwm3_vbusp_clk:[76,90,105],dev_ehrpwm4_bus_vbusp_clk:[44,59],dev_ehrpwm4_vbusp_clk:[76,90,105],dev_ehrpwm5_bus_vbusp_clk:[44,59],dev_ehrpwm5_vbusp_clk:[76,90,105],dev_elm0_bus_vbusp_clk:[44,59],dev_elm0_vbusp_clk:[29,76,90,105],dev_encoder0_sys_clk:[90,105],dev_epwm0_vbusp_clk:29,dev_epwm1_vbusp_clk:29,dev_epwm2_vbusp_clk:29,dev_epwm3_vbusp_clk:29,dev_epwm4_vbusp_clk:29,dev_epwm5_vbusp_clk:29,dev_epwm6_vbusp_clk:29,dev_epwm7_vbusp_clk:29,dev_epwm8_vbusp_clk:29,dev_eqep0_bus_vbus_clk:[44,59],dev_eqep0_vbus_clk:[29,76,90,105],dev_eqep1_bus_vbus_clk:[44,59],dev_eqep1_vbus_clk:[29,76,90,105],dev_eqep2_bus_vbus_clk:[44,59],dev_eqep2_vbus_clk:[29,76,90,105],dev_esm0_bus_clk:[44,59],dev_esm0_clk:[29,76,90,105],dev_fsirx0_fsi_rx_ck:29,dev_fsirx0_fsi_rx_lpbk_ck:29,dev_fsirx0_fsi_rx_vbus_clk:29,dev_fsirx1_fsi_rx_ck:29,dev_fsirx1_fsi_rx_lpbk_ck:29,dev_fsirx1_fsi_rx_vbus_clk:29,dev_fsirx2_fsi_rx_ck:29,dev_fsirx2_fsi_rx_lpbk_ck:29,dev_fsirx2_fsi_rx_vbus_clk:29,dev_fsirx3_fsi_rx_ck:29,dev_fsirx3_fsi_rx_lpbk_ck:29,dev_fsirx3_fsi_rx_vbus_clk:29,dev_fsirx4_fsi_rx_ck:29,dev_fsirx4_fsi_rx_lpbk_ck:29,dev_fsirx4_fsi_rx_vbus_clk:29,dev_fsirx5_fsi_rx_ck:29,dev_fsirx5_fsi_rx_lpbk_ck:29,dev_fsirx5_fsi_rx_vbus_clk:29,dev_fsitx0_fsi_tx_ck:29,dev_fsitx0_fsi_tx_pll_clk:29,dev_fsitx0_fsi_tx_vbus_clk:29,dev_fsitx1_fsi_tx_ck:29,dev_fsitx1_fsi_tx_pll_clk:29,dev_fsitx1_fsi_tx_vbus_clk:29,dev_fss0_fsas_0_gclk:29,dev_fss0_ospi_0_ospi_dqs_clk:29,dev_fss0_ospi_0_ospi_hclk_clk:29,dev_fss0_ospi_0_ospi_iclk_clk:29,dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:29,dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:29,dev_fss0_ospi_0_ospi_oclk_clk:29,dev_fss0_ospi_0_ospi_pclk_clk:29,dev_fss0_ospi_0_ospi_rclk_clk:29,dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:29,dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:29,dev_gic0_bus_vclk_clk:[44,59],dev_gicss0_vclk_clk:29,dev_gpio0_bus_mmr_clk:[44,59],dev_gpio0_mmr_clk:[29,76,90,105],dev_gpio1_bus_mmr_clk:[44,59],dev_gpio1_mmr_clk:[29,90,105],dev_gpio2_mmr_clk:[76,90,105],dev_gpio3_mmr_clk:[90,105],dev_gpio4_mmr_clk:[76,90,105],dev_gpio5_mmr_clk:[90,105],dev_gpio6_mmr_clk:[76,90,105],dev_gpio7_mmr_clk:[90,105],dev_gpiomux_intrtr0_bus_intr_clk:[44,59],dev_gpiomux_intrtr0_intr_clk:[76,90,105],dev_gpmc0_bus_func_clk:[44,59],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[44,59],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[44,59],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[44,59],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[44,59],dev_gpmc0_bus_pi_gpmc_ret_clk:[44,59],dev_gpmc0_bus_po_gpmc_dev_clk:[44,59],dev_gpmc0_bus_vbusp_clk:[44,59],dev_gpmc0_func_clk:[29,76,90,105],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[29,76,90,105],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[76,90,105],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[76,90,105],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[76,90,105],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:29,dev_gpmc0_pi_gpmc_ret_clk:[29,76,90,105],dev_gpmc0_po_gpmc_dev_clk:[29,76,90,105],dev_gpmc0_vbusm_clk:29,dev_gpmc0_vbusp_clk:[76,90,105],dev_gpu0_bus_hyd_core_clk:[44,59],dev_gpu0_bus_mem_clk:[44,59],dev_gpu0_bus_sgx_core_clk:[44,59],dev_gpu0_bus_sys_clk:[44,59],dev_gpu0_gpu_0_gpu_pll_clk:[90,105],dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[44,59],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[44,59],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[44,59],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[44,59],dev_gtc0_bus_vbusp_clk:[44,59],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[44,59],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[44,59],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[44,59],dev_gtc0_gtc_clk:[29,76,90,105],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[29,76,90,105],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[29,76,90,105],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[76,90,105],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[76,90,105],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[76,90,105],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[29,76,90,105],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:76,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:29,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:29,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:29,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[90,105],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[90,105],dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:76,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:76,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:76,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:76,dev_gtc0_vbusp_clk:[29,76,90,105],dev_i2c0_bus_clk:[44,59],dev_i2c0_bus_piscl:59,dev_i2c0_bus_pisys_clk:[44,59],dev_i2c0_clk:[29,76,90,105],dev_i2c0_piscl:[29,76,90,105],dev_i2c0_pisys_clk:[29,76,90,105],dev_i2c0_porscl:[29,76],dev_i2c1_bus_clk:[44,59],dev_i2c1_bus_piscl:59,dev_i2c1_bus_pisys_clk:[44,59],dev_i2c1_clk:[29,76,90,105],dev_i2c1_piscl:[29,76,90,105],dev_i2c1_pisys_clk:[29,76,90,105],dev_i2c1_porscl:[29,76],dev_i2c2_bus_clk:[44,59],dev_i2c2_bus_piscl:59,dev_i2c2_bus_pisys_clk:[44,59],dev_i2c2_clk:[29,76,90,105],dev_i2c2_piscl:[29,76,90,105],dev_i2c2_pisys_clk:[29,76,90,105],dev_i2c2_porscl:[29,76],dev_i2c3_bus_clk:[44,59],dev_i2c3_bus_piscl:59,dev_i2c3_bus_pisys_clk:[44,59],dev_i2c3_clk:[29,76,90,105],dev_i2c3_piscl:[29,76,90,105],dev_i2c3_pisys_clk:[29,76,90,105],dev_i2c3_porscl:[29,76],dev_i2c4_clk:[76,90,105],dev_i2c4_piscl:[76,90,105],dev_i2c4_pisys_clk:[76,90,105],dev_i2c4_porscl:76,dev_i2c5_clk:[76,90,105],dev_i2c5_piscl:[76,90,105],dev_i2c5_pisys_clk:[76,90,105],dev_i2c5_porscl:76,dev_i2c6_clk:[76,90,105],dev_i2c6_piscl:[76,90,105],dev_i2c6_pisys_clk:[76,90,105],dev_i2c6_porscl:76,dev_i3c0_i3c_pclk_clk:[76,90,105],dev_i3c0_i3c_scl_di:[76,90,105],dev_i3c0_i3c_scl_do:[76,90,105],dev_i3c0_i3c_sclk_clk:[76,90,105],dev_id:12,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[44,59],dev_led0_led_clk:[29,76,90,105],dev_led0_vbus_clk:[76,90,105],dev_led0_vbusp_clk:29,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[44,59],dev_main2mcu_lvl_intrtr0_intr_clk:[90,105],dev_main2mcu_pls_intrtr0_bus_intr_clk:[44,59],dev_main2mcu_pls_intrtr0_intr_clk:[90,105],dev_main_gpiomux_introuter0_intr_clk:29,dev_mcan0_mcanss_cclk_clk:[29,76,90,105],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:29,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:29,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan0_mcanss_hclk_clk:[29,76,90,105],dev_mcan10_mcanss_cclk_clk:[76,90,105],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan10_mcanss_hclk_clk:[76,90,105],dev_mcan11_mcanss_cclk_clk:[76,90,105],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan11_mcanss_hclk_clk:[76,90,105],dev_mcan12_mcanss_cclk_clk:[76,90,105],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan12_mcanss_hclk_clk:[76,90,105],dev_mcan13_mcanss_cclk_clk:[76,90,105],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan13_mcanss_hclk_clk:[76,90,105],dev_mcan14_mcanss_cclk_clk:76,dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:76,dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:76,dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:76,dev_mcan14_mcanss_hclk_clk:76,dev_mcan15_mcanss_cclk_clk:76,dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:76,dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:76,dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:76,dev_mcan15_mcanss_hclk_clk:76,dev_mcan16_mcanss_cclk_clk:76,dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:76,dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:76,dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:76,dev_mcan16_mcanss_hclk_clk:76,dev_mcan17_mcanss_cclk_clk:76,dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:76,dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:76,dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:76,dev_mcan17_mcanss_hclk_clk:76,dev_mcan1_mcanss_cclk_clk:[29,76,90,105],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:29,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:29,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan1_mcanss_hclk_clk:[29,76,90,105],dev_mcan2_mcanss_cclk_clk:[76,90,105],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan2_mcanss_hclk_clk:[76,90,105],dev_mcan3_mcanss_cclk_clk:[76,90,105],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan3_mcanss_hclk_clk:[76,90,105],dev_mcan4_mcanss_cclk_clk:[76,90,105],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan4_mcanss_hclk_clk:[76,90,105],dev_mcan5_mcanss_cclk_clk:[76,90,105],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan5_mcanss_hclk_clk:[76,90,105],dev_mcan6_mcanss_cclk_clk:[76,90,105],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan6_mcanss_hclk_clk:[76,90,105],dev_mcan7_mcanss_cclk_clk:[76,90,105],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan7_mcanss_hclk_clk:[76,90,105],dev_mcan8_mcanss_cclk_clk:[76,90,105],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan8_mcanss_hclk_clk:[76,90,105],dev_mcan9_mcanss_cclk_clk:[76,90,105],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[76,90,105],dev_mcan9_mcanss_hclk_clk:[76,90,105],dev_mcasp0_aux_clk:[76,90,105],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:76,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[76,90,105],dev_mcasp0_bus_aux_clk:[44,59],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[44,59],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[44,59],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:59,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:44,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcasp0_bus_mcasp_ahclkr_pin:59,dev_mcasp0_bus_mcasp_ahclkx_pin:59,dev_mcasp0_bus_vbusp_clk:[44,59],dev_mcasp0_mcasp_aclkr_pin:[76,90,105],dev_mcasp0_mcasp_aclkr_pout:[76,90,105],dev_mcasp0_mcasp_aclkx_pin:[76,90,105],dev_mcasp0_mcasp_aclkx_pout:[76,90,105],dev_mcasp0_mcasp_ahclkr_pin:[76,90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:76,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:76,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp0_mcasp_ahclkr_pout:[76,90,105],dev_mcasp0_mcasp_ahclkx_pin:[76,90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:76,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:76,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp0_mcasp_ahclkx_pout:[76,90,105],dev_mcasp0_vbusp_clk:[76,90,105],dev_mcasp10_aux_clk:[90,105],dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp10_mcasp_aclkr_pin:[90,105],dev_mcasp10_mcasp_aclkr_pout:[90,105],dev_mcasp10_mcasp_aclkx_pin:[90,105],dev_mcasp10_mcasp_aclkx_pout:[90,105],dev_mcasp10_mcasp_ahclkr_pin:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp10_mcasp_ahclkr_pout:[90,105],dev_mcasp10_mcasp_ahclkx_pin:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp10_mcasp_ahclkx_pout:[90,105],dev_mcasp10_vbusp_clk:[90,105],dev_mcasp11_aux_clk:[90,105],dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp11_mcasp_aclkr_pin:[90,105],dev_mcasp11_mcasp_aclkr_pout:[90,105],dev_mcasp11_mcasp_aclkx_pin:[90,105],dev_mcasp11_mcasp_aclkx_pout:[90,105],dev_mcasp11_mcasp_ahclkr_pin:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp11_mcasp_ahclkr_pout:[90,105],dev_mcasp11_mcasp_ahclkx_pin:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp11_mcasp_ahclkx_pout:[90,105],dev_mcasp11_vbusp_clk:[90,105],dev_mcasp1_aux_clk:[76,90,105],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:76,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[76,90,105],dev_mcasp1_bus_aux_clk:[44,59],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[44,59],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[44,59],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:59,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:44,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcasp1_bus_mcasp_ahclkr_pin:59,dev_mcasp1_bus_mcasp_ahclkx_pin:59,dev_mcasp1_bus_vbusp_clk:[44,59],dev_mcasp1_mcasp_aclkr_pin:[76,90,105],dev_mcasp1_mcasp_aclkr_pout:[76,90,105],dev_mcasp1_mcasp_aclkx_pin:[76,90,105],dev_mcasp1_mcasp_aclkx_pout:[76,90,105],dev_mcasp1_mcasp_ahclkr_pin:[76,90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:76,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:76,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp1_mcasp_ahclkr_pout:[76,90,105],dev_mcasp1_mcasp_ahclkx_pin:[76,90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:76,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:76,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp1_mcasp_ahclkx_pout:[76,90,105],dev_mcasp1_vbusp_clk:[76,90,105],dev_mcasp2_aux_clk:[76,90,105],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:76,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[76,90,105],dev_mcasp2_bus_aux_clk:[44,59],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[44,59],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[44,59],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:59,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:44,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcasp2_bus_mcasp_ahclkr_pin:59,dev_mcasp2_bus_mcasp_ahclkx_pin:59,dev_mcasp2_bus_vbusp_clk:[44,59],dev_mcasp2_mcasp_aclkr_pin:[76,90,105],dev_mcasp2_mcasp_aclkr_pout:[76,90,105],dev_mcasp2_mcasp_aclkx_pin:[76,90,105],dev_mcasp2_mcasp_aclkx_pout:[76,90,105],dev_mcasp2_mcasp_ahclkr_pin:[76,90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:76,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:76,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp2_mcasp_ahclkr_pout:[76,90,105],dev_mcasp2_mcasp_ahclkx_pin:[76,90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[76,90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[76,90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[76,90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[76,90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:76,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:76,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[76,90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp2_mcasp_ahclkx_pout:[76,90,105],dev_mcasp2_vbusp_clk:[76,90,105],dev_mcasp3_aux_clk:[90,105],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp3_mcasp_aclkr_pin:[90,105],dev_mcasp3_mcasp_aclkr_pout:[90,105],dev_mcasp3_mcasp_aclkx_pin:[90,105],dev_mcasp3_mcasp_aclkx_pout:[90,105],dev_mcasp3_mcasp_ahclkr_pin:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp3_mcasp_ahclkr_pout:[90,105],dev_mcasp3_mcasp_ahclkx_pin:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp3_mcasp_ahclkx_pout:[90,105],dev_mcasp3_vbusp_clk:[90,105],dev_mcasp4_aux_clk:[90,105],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp4_mcasp_aclkr_pin:[90,105],dev_mcasp4_mcasp_aclkr_pout:[90,105],dev_mcasp4_mcasp_aclkx_pin:[90,105],dev_mcasp4_mcasp_aclkx_pout:[90,105],dev_mcasp4_mcasp_ahclkr_pin:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp4_mcasp_ahclkr_pout:[90,105],dev_mcasp4_mcasp_ahclkx_pin:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp4_mcasp_ahclkx_pout:[90,105],dev_mcasp4_vbusp_clk:[90,105],dev_mcasp5_aux_clk:[90,105],dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp5_mcasp_aclkr_pin:[90,105],dev_mcasp5_mcasp_aclkr_pout:[90,105],dev_mcasp5_mcasp_aclkx_pin:[90,105],dev_mcasp5_mcasp_aclkx_pout:[90,105],dev_mcasp5_mcasp_ahclkr_pin:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp5_mcasp_ahclkr_pout:[90,105],dev_mcasp5_mcasp_ahclkx_pin:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp5_mcasp_ahclkx_pout:[90,105],dev_mcasp5_vbusp_clk:[90,105],dev_mcasp6_aux_clk:[90,105],dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp6_mcasp_aclkr_pin:[90,105],dev_mcasp6_mcasp_aclkr_pout:[90,105],dev_mcasp6_mcasp_aclkx_pin:[90,105],dev_mcasp6_mcasp_aclkx_pout:[90,105],dev_mcasp6_mcasp_ahclkr_pin:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp6_mcasp_ahclkr_pout:[90,105],dev_mcasp6_mcasp_ahclkx_pin:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp6_mcasp_ahclkx_pout:[90,105],dev_mcasp6_vbusp_clk:[90,105],dev_mcasp7_aux_clk:[90,105],dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp7_mcasp_aclkr_pin:[90,105],dev_mcasp7_mcasp_aclkr_pout:[90,105],dev_mcasp7_mcasp_aclkx_pin:[90,105],dev_mcasp7_mcasp_aclkx_pout:[90,105],dev_mcasp7_mcasp_ahclkr_pin:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp7_mcasp_ahclkr_pout:[90,105],dev_mcasp7_mcasp_ahclkx_pin:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp7_mcasp_ahclkx_pout:[90,105],dev_mcasp7_vbusp_clk:[90,105],dev_mcasp8_aux_clk:[90,105],dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp8_mcasp_aclkr_pin:[90,105],dev_mcasp8_mcasp_aclkr_pout:[90,105],dev_mcasp8_mcasp_aclkx_pin:[90,105],dev_mcasp8_mcasp_aclkx_pout:[90,105],dev_mcasp8_mcasp_ahclkr_pin:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp8_mcasp_ahclkr_pout:[90,105],dev_mcasp8_mcasp_ahclkx_pin:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp8_mcasp_ahclkx_pout:[90,105],dev_mcasp8_vbusp_clk:[90,105],dev_mcasp9_aux_clk:[90,105],dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[90,105],dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[90,105],dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mcasp9_mcasp_aclkr_pin:[90,105],dev_mcasp9_mcasp_aclkr_pout:[90,105],dev_mcasp9_mcasp_aclkx_pin:[90,105],dev_mcasp9_mcasp_aclkx_pout:[90,105],dev_mcasp9_mcasp_ahclkr_pin:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp9_mcasp_ahclkr_pout:[90,105],dev_mcasp9_mcasp_ahclkx_pin:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[90,105],dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[90,105],dev_mcasp9_mcasp_ahclkx_pout:[90,105],dev_mcasp9_vbusp_clk:[90,105],dev_mcspi0_bus_clkspiref_clk:[44,59],dev_mcspi0_bus_io_clkspii_clk:[44,59],dev_mcspi0_bus_io_clkspio_clk:[44,59],dev_mcspi0_bus_vbusp_clk:[44,59],dev_mcspi0_clkspiref_clk:[29,76,90,105],dev_mcspi0_io_clkspii_clk:29,dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:29,dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:29,dev_mcspi0_io_clkspio_clk:[29,76,90,105],dev_mcspi0_vbusp_clk:[29,76,90,105],dev_mcspi1_bus_clkspiref_clk:[44,59],dev_mcspi1_bus_io_clkspii_clk:[44,59],dev_mcspi1_bus_io_clkspio_clk:[44,59],dev_mcspi1_bus_vbusp_clk:[44,59],dev_mcspi1_clkspiref_clk:[29,76,90,105],dev_mcspi1_io_clkspii_clk:29,dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:29,dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:29,dev_mcspi1_io_clkspio_clk:[29,76,90,105],dev_mcspi1_vbusp_clk:[29,76,90,105],dev_mcspi2_bus_clkspiref_clk:[44,59],dev_mcspi2_bus_io_clkspii_clk:[44,59],dev_mcspi2_bus_io_clkspio_clk:[44,59],dev_mcspi2_bus_vbusp_clk:[44,59],dev_mcspi2_clkspiref_clk:[29,76,90,105],dev_mcspi2_io_clkspii_clk:29,dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:29,dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:29,dev_mcspi2_io_clkspio_clk:[29,76,90,105],dev_mcspi2_vbusp_clk:[29,76,90,105],dev_mcspi3_bus_clkspiref_clk:[44,59],dev_mcspi3_bus_io_clkspii_clk:[44,59],dev_mcspi3_bus_io_clkspio_clk:[44,59],dev_mcspi3_bus_vbusp_clk:[44,59],dev_mcspi3_clkspiref_clk:[29,76,90,105],dev_mcspi3_io_clkspii_clk:[29,76,90,105],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:29,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[29,76,90,105],dev_mcspi3_io_clkspio_clk:[29,76,90,105],dev_mcspi3_vbusp_clk:[29,76,90,105],dev_mcspi4_bus_clkspiref_clk:[44,59],dev_mcspi4_bus_io_clkspii_clk:44,dev_mcspi4_bus_io_clkspio_clk:44,dev_mcspi4_bus_vbusp_clk:[44,59],dev_mcspi4_clkspiref_clk:[29,76,90,105],dev_mcspi4_io_clkspii_clk:[29,76,90,105],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:29,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:29,dev_mcspi4_io_clkspio_clk:[29,76,90,105],dev_mcspi4_vbusp_clk:[29,76,90,105],dev_mcspi5_clkspiref_clk:[76,90,105],dev_mcspi5_io_clkspio_clk:[76,90,105],dev_mcspi5_vbusp_clk:[76,90,105],dev_mcspi6_clkspiref_clk:[76,90,105],dev_mcspi6_io_clkspio_clk:[76,90,105],dev_mcspi6_vbusp_clk:[76,90,105],dev_mcspi7_clkspiref_clk:[76,90,105],dev_mcspi7_io_clkspio_clk:[76,90,105],dev_mcspi7_vbusp_clk:[76,90,105],dev_mcu_adc0_adc_clk:76,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:76,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:76,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:76,dev_mcu_adc0_bus_adc_clk:[44,59],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[44,59],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[44,59],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_adc0_bus_sys_clk:[44,59],dev_mcu_adc0_bus_vbus_clk:[44,59],dev_mcu_adc0_sys_clk:76,dev_mcu_adc0_vbus_clk:76,dev_mcu_adc12_16ffc0_adc_clk:[90,105],dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[90,105],dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[90,105],dev_mcu_adc12_16ffc0_sys_clk:[90,105],dev_mcu_adc12_16ffc0_vbus_clk:[90,105],dev_mcu_adc12_16ffc1_adc_clk:[90,105],dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[90,105],dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[90,105],dev_mcu_adc12_16ffc1_sys_clk:[90,105],dev_mcu_adc12_16ffc1_vbus_clk:[90,105],dev_mcu_adc1_adc_clk:76,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:76,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:76,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:76,dev_mcu_adc1_bus_adc_clk:[44,59],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[44,59],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[44,59],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_adc1_bus_sys_clk:[44,59],dev_mcu_adc1_bus_vbus_clk:[44,59],dev_mcu_adc1_sys_clk:76,dev_mcu_adc1_vbus_clk:76,dev_mcu_armss0_bus_interface_clk:59,dev_mcu_armss0_cpu0_bus_cpu_clk:[44,59],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[44,59],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[44,59],dev_mcu_armss0_cpu0_bus_interface_clk:[44,59],dev_mcu_armss0_cpu0_bus_interface_phas:[44,59],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[44,59],dev_mcu_armss0_cpu1_bus_cpu_clk:[44,59],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[44,59],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[44,59],dev_mcu_armss0_cpu1_bus_interface_clk:[44,59],dev_mcu_armss0_cpu1_bus_interface_phas:[44,59],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[44,59],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[44,59],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[44,59],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[44,59],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[44,59],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[44,59],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[44,59],dev_mcu_cpsw0_bus_cppi_clk_clk:[44,59],dev_mcu_cpsw0_bus_cpts_genf0_0:59,dev_mcu_cpsw0_bus_cpts_rft_clk:[44,59],dev_mcu_cpsw0_bus_gmii1_mr_clk:[44,59],dev_mcu_cpsw0_bus_gmii1_mt_clk:[44,59],dev_mcu_cpsw0_bus_gmii_rft_clk:[44,59],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[44,59],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[44,59],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[44,59],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[44,59],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[44,59],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[44,59],dev_mcu_cpsw0_cppi_clk_clk:[76,90,105],dev_mcu_cpsw0_cpts_genf0:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[76,90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:76,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[90,105],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:76,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:76,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:76,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:76,dev_mcu_cpsw0_gmii1_mr_clk:[76,90,105],dev_mcu_cpsw0_gmii1_mt_clk:[76,90,105],dev_mcu_cpsw0_gmii_rft_clk:[76,90,105],dev_mcu_cpsw0_mdio_mdclk_o:[76,90,105],dev_mcu_cpsw0_rgmii1_rxc_i:[76,90,105],dev_mcu_cpsw0_rgmii1_txc_i:[90,105],dev_mcu_cpsw0_rgmii1_txc_o:[76,90,105],dev_mcu_cpsw0_rgmii_mhz_250_clk:[76,90,105],dev_mcu_cpsw0_rgmii_mhz_50_clk:[76,90,105],dev_mcu_cpsw0_rgmii_mhz_5_clk:[76,90,105],dev_mcu_cpsw0_rmii_mhz_50_clk:[76,90,105],dev_mcu_cpt2_aggr0_bus_vclk_clk:[44,59],dev_mcu_cpt2_aggr0_vclk_clk:[76,90,105],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[44,59],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[44,59],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[44,59],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[44,59],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[44,59],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[44,59],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[44,59],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[44,59],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[44,59],dev_mcu_dcc0_bus_dcc_input00_clk:[44,59],dev_mcu_dcc0_bus_dcc_input01_clk:[44,59],dev_mcu_dcc0_bus_dcc_input02_clk:[44,59],dev_mcu_dcc0_bus_dcc_input10_clk:[44,59],dev_mcu_dcc0_bus_vbus_clk:[44,59],dev_mcu_dcc0_dcc_clksrc0_clk:[29,76,90,105],dev_mcu_dcc0_dcc_clksrc1_clk:[29,76,90,105],dev_mcu_dcc0_dcc_clksrc2_clk:[29,76,90,105],dev_mcu_dcc0_dcc_clksrc3_clk:[29,76,90,105],dev_mcu_dcc0_dcc_clksrc4_clk:[29,76,90,105],dev_mcu_dcc0_dcc_clksrc5_clk:[29,76,90,105],dev_mcu_dcc0_dcc_clksrc6_clk:[29,76,90,105],dev_mcu_dcc0_dcc_clksrc7_clk:[29,76,90,105],dev_mcu_dcc0_dcc_input00_clk:[29,76,90,105],dev_mcu_dcc0_dcc_input01_clk:[29,76,90,105],dev_mcu_dcc0_dcc_input02_clk:[29,76,90,105],dev_mcu_dcc0_dcc_input10_clk:[29,76,90,105],dev_mcu_dcc0_vbus_clk:[29,76,90,105],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[44,59],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[44,59],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[44,59],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[44,59],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[44,59],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[44,59],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[44,59],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[44,59],dev_mcu_dcc1_bus_dcc_input00_clk:[44,59],dev_mcu_dcc1_bus_dcc_input01_clk:[44,59],dev_mcu_dcc1_bus_dcc_input02_clk:[44,59],dev_mcu_dcc1_bus_dcc_input10_clk:[44,59],dev_mcu_dcc1_bus_vbus_clk:[44,59],dev_mcu_dcc1_dcc_clksrc0_clk:[76,90,105],dev_mcu_dcc1_dcc_clksrc1_clk:[76,90,105],dev_mcu_dcc1_dcc_clksrc2_clk:[76,90,105],dev_mcu_dcc1_dcc_clksrc3_clk:[76,90,105],dev_mcu_dcc1_dcc_clksrc4_clk:[76,90,105],dev_mcu_dcc1_dcc_clksrc5_clk:[76,90,105],dev_mcu_dcc1_dcc_clksrc6_clk:[76,90,105],dev_mcu_dcc1_dcc_clksrc7_clk:[76,90,105],dev_mcu_dcc1_dcc_input00_clk:[76,90,105],dev_mcu_dcc1_dcc_input01_clk:[76,90,105],dev_mcu_dcc1_dcc_input02_clk:[76,90,105],dev_mcu_dcc1_dcc_input10_clk:[76,90,105],dev_mcu_dcc1_vbus_clk:[76,90,105],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[44,59],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[44,59],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[44,59],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[44,59],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[44,59],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[44,59],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[44,59],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[44,59],dev_mcu_dcc2_bus_dcc_input00_clk:[44,59],dev_mcu_dcc2_bus_dcc_input01_clk:[44,59],dev_mcu_dcc2_bus_dcc_input02_clk:[44,59],dev_mcu_dcc2_bus_dcc_input10_clk:[44,59],dev_mcu_dcc2_bus_vbus_clk:[44,59],dev_mcu_dcc2_dcc_clksrc0_clk:[76,90,105],dev_mcu_dcc2_dcc_clksrc1_clk:[76,90,105],dev_mcu_dcc2_dcc_clksrc3_clk:[76,90,105],dev_mcu_dcc2_dcc_clksrc4_clk:[90,105],dev_mcu_dcc2_dcc_clksrc6_clk:[76,90,105],dev_mcu_dcc2_dcc_clksrc7_clk:[76,90,105],dev_mcu_dcc2_dcc_input00_clk:[76,90,105],dev_mcu_dcc2_dcc_input01_clk:[76,90,105],dev_mcu_dcc2_dcc_input02_clk:[76,90,105],dev_mcu_dcc2_dcc_input10_clk:[76,90,105],dev_mcu_dcc2_vbus_clk:[76,90,105],dev_mcu_debugss0_bus_atb0_clk:[44,59],dev_mcu_debugss0_bus_atb1_clk:[44,59],dev_mcu_debugss0_bus_atb2_clk:[44,59],dev_mcu_debugss0_bus_atb3_clk:[44,59],dev_mcu_debugss0_bus_cfg_clk:[44,59],dev_mcu_debugss0_bus_dbg_clk:[44,59],dev_mcu_debugss0_bus_sys_clk:[44,59],dev_mcu_ecc_aggr0_bus_aggr_clk:[44,59],dev_mcu_ecc_aggr1_bus_aggr_clk:[44,59],dev_mcu_efuse0_bus_efc0_ctl_fclk:59,dev_mcu_efuse0_bus_efc1_ctl_fclk:59,dev_mcu_efuse0_bus_efc2_ctl_fclk:59,dev_mcu_efuse0_bus_efc3_ctl_fclk:59,dev_mcu_efuse0_bus_vbusp_clk_clk:[44,59],dev_mcu_esm0_bus_clk:[44,59],dev_mcu_esm0_clk:[29,76,90,105],dev_mcu_fss0_fsas_0_gclk:[76,90,105],dev_mcu_fss0_hyperbus0_bus_cba_clk:[44,59],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[44,59],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[44,59],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[44,59],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:59,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:59,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:59,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[76,90,105],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[76,90,105],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[76,90,105],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[76,90,105],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[76,90,105],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[76,90,105],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[76,90,105],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:59,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:44,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:44,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:44,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:44,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:44,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:44,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:44,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:44,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:44,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:44,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[76,90,105],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[76,90,105],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[76,90,105],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[76,90,105],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[76,90,105],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[76,90,105],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[76,90,105],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[76,90,105],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[76,90,105],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[76,90,105],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:59,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:44,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:44,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:44,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:44,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:44,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:44,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:44,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:44,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:44,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:44,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[90,105],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[76,90,105],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[90,105],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[90,105],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[90,105],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[90,105],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[76,90,105],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[76,90,105],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[90,105],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[90,105],dev_mcu_gpio0_mmr_clk:29,dev_mcu_i2c0_bus_clk:[44,59],dev_mcu_i2c0_bus_piscl:59,dev_mcu_i2c0_bus_pisys_clk:[44,59],dev_mcu_i2c0_clk:[29,76,90,105],dev_mcu_i2c0_piscl:[29,76,90,105],dev_mcu_i2c0_pisys_clk:[29,76,90,105],dev_mcu_i2c0_porscl:[29,90,105],dev_mcu_i2c1_clk:[29,76,90,105],dev_mcu_i2c1_piscl:[29,76,90,105],dev_mcu_i2c1_pisys_clk:[29,76,90,105],dev_mcu_i2c1_porscl:[29,76],dev_mcu_i3c0_i3c_pclk_clk:[76,90,105],dev_mcu_i3c0_i3c_scl_di:[76,90,105],dev_mcu_i3c0_i3c_scl_do:[76,90,105],dev_mcu_i3c0_i3c_sclk_clk:[76,90,105],dev_mcu_i3c1_i3c_pclk_clk:[76,90,105],dev_mcu_i3c1_i3c_scl_di:[90,105],dev_mcu_i3c1_i3c_scl_do:[90,105],dev_mcu_i3c1_i3c_sclk_clk:[76,90,105],dev_mcu_m4fss0_core0_dap_clk:29,dev_mcu_m4fss0_core0_vbus_clk:29,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:29,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:29,dev_mcu_mcan0_bus_mcanss_cclk_clk:[44,59],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[44,59],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[44,59],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[44,59],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_mcan0_bus_mcanss_hclk_clk:[44,59],dev_mcu_mcan0_mcanss_cclk_clk:[76,90,105],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[76,90,105],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[76,90,105],dev_mcu_mcan0_mcanss_hclk_clk:[76,90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk:[44,59],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[44,59],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[44,59],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[44,59],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_mcan1_bus_mcanss_hclk_clk:[44,59],dev_mcu_mcan1_mcanss_cclk_clk:[76,90,105],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[76,90,105],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[76,90,105],dev_mcu_mcan1_mcanss_hclk_clk:[76,90,105],dev_mcu_mcrc64_0_clk:29,dev_mcu_mcspi0_bus_clkspiref_clk:[44,59],dev_mcu_mcspi0_bus_io_clkspii_clk:[44,59],dev_mcu_mcspi0_bus_io_clkspio_clk:[44,59],dev_mcu_mcspi0_bus_vbusp_clk:[44,59],dev_mcu_mcspi0_clkspiref_clk:[29,76,90,105],dev_mcu_mcspi0_io_clkspii_clk:29,dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:29,dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:29,dev_mcu_mcspi0_io_clkspio_clk:[29,76,90,105],dev_mcu_mcspi0_vbusp_clk:[29,76,90,105],dev_mcu_mcspi1_bus_clkspiref_clk:[44,59],dev_mcu_mcspi1_bus_io_clkspii_clk:[44,59],dev_mcu_mcspi1_bus_io_clkspio_clk:[44,59],dev_mcu_mcspi1_bus_vbusp_clk:[44,59],dev_mcu_mcspi1_clkspiref_clk:[29,76,90,105],dev_mcu_mcspi1_io_clkspii_clk:[29,76,90,105],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:29,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[76,90,105],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:29,dev_mcu_mcspi1_io_clkspio_clk:[29,76,90,105],dev_mcu_mcspi1_vbusp_clk:[29,76,90,105],dev_mcu_mcspi2_bus_clkspiref_clk:[44,59],dev_mcu_mcspi2_bus_io_clkspii_clk:44,dev_mcu_mcspi2_bus_io_clkspio_clk:44,dev_mcu_mcspi2_bus_vbusp_clk:[44,59],dev_mcu_mcspi2_clkspiref_clk:[76,90,105],dev_mcu_mcspi2_io_clkspii_clk:[76,90,105],dev_mcu_mcspi2_io_clkspio_clk:[76,90,105],dev_mcu_mcspi2_vbusp_clk:[76,90,105],dev_mcu_mcu_gpiomux_introuter0_intr_clk:29,dev_mcu_msram0_bus_cclk_clk:[44,59],dev_mcu_msram0_bus_vclk_clk:[44,59],dev_mcu_navss0_bus_cpsw0clk:[44,59],dev_mcu_navss0_bus_modss_vd2clk:[44,59],dev_mcu_navss0_bus_pdma_mcu1clk:[44,59],dev_mcu_navss0_bus_udmass_vd2clk:59,dev_mcu_navss0_intr_0_intr_clk:[76,90,105],dev_mcu_navss0_mcrc_0_clk:[76,90,105],dev_mcu_navss0_modss_vd2clk:[76,90,105],dev_mcu_navss0_proxy0_clk_clk:[76,90,105],dev_mcu_navss0_ringacc0_sys_clk:[76,90,105],dev_mcu_navss0_udmap_0_sys_clk:[76,90,105],dev_mcu_navss0_udmass_inta_0_sys_clk:[76,90,105],dev_mcu_navss0_udmass_vd2clk:[76,90,105],dev_mcu_pbist0_bus_clk1_clk:[44,59],dev_mcu_pbist0_bus_clk2_clk:[44,59],dev_mcu_pbist0_bus_clk4_clk:[44,59],dev_mcu_pbist0_clk1_clk:76,dev_mcu_pbist0_clk2_clk:76,dev_mcu_pbist0_clk3_clk:76,dev_mcu_pbist0_clk4_clk:76,dev_mcu_pbist0_clk5_clk:76,dev_mcu_pbist0_clk6_clk:76,dev_mcu_pbist0_clk7_clk:76,dev_mcu_pbist0_clk8_clk:76,dev_mcu_pbist1_clk1_clk:76,dev_mcu_pbist1_clk2_clk:76,dev_mcu_pbist1_clk3_clk:76,dev_mcu_pbist1_clk4_clk:76,dev_mcu_pbist1_clk5_clk:76,dev_mcu_pbist1_clk6_clk:76,dev_mcu_pbist1_clk7_clk:76,dev_mcu_pbist1_clk8_clk:76,dev_mcu_pbist2_clk1_clk:76,dev_mcu_pbist2_clk2_clk:76,dev_mcu_pbist2_clk3_clk:76,dev_mcu_pbist2_clk4_clk:76,dev_mcu_pbist2_clk5_clk:76,dev_mcu_pbist2_clk6_clk:76,dev_mcu_pbist2_clk7_clk:76,dev_mcu_pbist2_clk8_clk:76,dev_mcu_pdma0_bus_vclk:[44,59],dev_mcu_pdma1_bus_vclk:[44,59],dev_mcu_pll_mmr0_bus_vbusp_clk:[44,59],dev_mcu_psc0_clk:29,dev_mcu_psc0_slow_clk:29,dev_mcu_psram0_bus_clk_clk:[44,59],dev_mcu_r5fss0_core0_cpu_clk:[76,90,105],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[76,90,105],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[76,90,105],dev_mcu_r5fss0_core0_interface_clk:[76,90,105],dev_mcu_r5fss0_core0_interface_phas:[76,90,105],dev_mcu_r5fss0_core1_cpu_clk:[76,90,105],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[76,90,105],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[76,90,105],dev_mcu_r5fss0_core1_interface_clk:[76,90,105],dev_mcu_r5fss0_core1_interface_phas:[76,90,105],dev_mcu_rom0_bus_clk_clk:[44,59],dev_mcu_rti0_bus_rti_clk:[44,59],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_mcu_rti0_bus_vbusp_clk:[44,59],dev_mcu_rti0_rti_clk:[29,76,90,105],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:76,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:29,dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_mcu_rti0_vbusp_clk:[29,76,90,105],dev_mcu_rti1_bus_rti_clk:[44,59],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_mcu_rti1_bus_vbusp_clk:[44,59],dev_mcu_rti1_rti_clk:[76,90,105],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:76,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_mcu_rti1_vbusp_clk:[76,90,105],dev_mcu_sa2_ul0_pka_in_clk:[76,90,105],dev_mcu_sa2_ul0_x1_clk:[76,90,105],dev_mcu_sa2_ul0_x2_clk:[76,90,105],dev_mcu_sec_mmr0_bus_vbusp_clk:[44,59],dev_mcu_timer0_bus_timer_hclk_clk:[44,59],dev_mcu_timer0_bus_timer_tclk_clk:[44,59],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[44,59],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:59,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[44,59],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_mcu_timer0_timer_hclk_clk:[29,76,90,105],dev_mcu_timer0_timer_pwm:[29,76,90,105],dev_mcu_timer0_timer_tclk_clk:[29,76,90,105],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[76,90,105],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:29,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[76,90,105],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:29,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:76,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[90,105],dev_mcu_timer1_bus_timer_hclk_clk:[44,59],dev_mcu_timer1_bus_timer_tclk_clk:[44,59],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[44,59],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:59,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[44,59],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_mcu_timer1_timer_hclk_clk:[29,76,90,105],dev_mcu_timer1_timer_pwm:29,dev_mcu_timer1_timer_tclk_clk:[29,76,90,105],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[76,90,105],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:29,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:29,dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:29,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[76,90,105],dev_mcu_timer2_bus_timer_hclk_clk:[44,59],dev_mcu_timer2_bus_timer_tclk_clk:[44,59],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[44,59],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:59,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[44,59],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_mcu_timer2_timer_hclk_clk:[29,76,90,105],dev_mcu_timer2_timer_pwm:[29,76,90,105],dev_mcu_timer2_timer_tclk_clk:[29,76,90,105],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[76,90,105],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:29,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[76,90,105],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:29,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:76,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[90,105],dev_mcu_timer3_bus_timer_hclk_clk:[44,59],dev_mcu_timer3_bus_timer_tclk_clk:[44,59],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[44,59],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:59,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[44,59],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_mcu_timer3_timer_hclk_clk:[29,76,90,105],dev_mcu_timer3_timer_pwm:29,dev_mcu_timer3_timer_tclk_clk:[29,76,90,105],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[76,90,105],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:29,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:29,dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:29,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[76,90,105],dev_mcu_timer4_timer_hclk_clk:[76,90,105],dev_mcu_timer4_timer_pwm:[76,90,105],dev_mcu_timer4_timer_tclk_clk:[76,90,105],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[76,90,105],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[76,90,105],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:76,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[90,105],dev_mcu_timer5_timer_hclk_clk:[76,90,105],dev_mcu_timer5_timer_tclk_clk:[76,90,105],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[76,90,105],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[76,90,105],dev_mcu_timer6_timer_hclk_clk:[76,90,105],dev_mcu_timer6_timer_pwm:[76,90,105],dev_mcu_timer6_timer_tclk_clk:[76,90,105],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[76,90,105],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[76,90,105],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:76,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[90,105],dev_mcu_timer7_timer_hclk_clk:[76,90,105],dev_mcu_timer7_timer_tclk_clk:[76,90,105],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[76,90,105],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[76,90,105],dev_mcu_timer8_timer_hclk_clk:[76,90,105],dev_mcu_timer8_timer_pwm:[76,90,105],dev_mcu_timer8_timer_tclk_clk:[76,90,105],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[76,90,105],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[76,90,105],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:76,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[90,105],dev_mcu_timer9_timer_hclk_clk:[76,90,105],dev_mcu_timer9_timer_tclk_clk:[76,90,105],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[76,90,105],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[76,90,105],dev_mcu_uart0_bus_fclk_clk:[44,59],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[44,59],dev_mcu_uart0_bus_vbusp_clk:[44,59],dev_mcu_uart0_fclk_clk:[29,76,90,105],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[76,90,105],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:76,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[90,105],dev_mcu_uart0_vbusp_clk:[29,76,90,105],dev_mcu_uart1_fclk_clk:29,dev_mcu_uart1_vbusp_clk:29,dev_mlb0_mlbss_amlb_clk:[90,105],dev_mlb0_mlbss_hclk_clk:[90,105],dev_mlb0_mlbss_mlb_clk:[90,105],dev_mlb0_mlbss_pclk_clk:[90,105],dev_mlb0_mlbss_sclk_clk:[90,105],dev_mmcsd0_bus_emmcsdss_vbus_clk:[44,59],dev_mmcsd0_bus_emmcsdss_xin_clk:[44,59],dev_mmcsd0_emmcss_io_clk:[90,105],dev_mmcsd0_emmcss_vbus_clk:[29,76,90,105],dev_mmcsd0_emmcss_xin_clk:[29,76,90,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[76,90,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[76,90,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[29,90,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[76,90,105],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:76,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:29,dev_mmcsd1_bus_emmcsdss_vbus_clk:[44,59],dev_mmcsd1_bus_emmcsdss_xin_clk:[44,59],dev_mmcsd1_emmcsdss_io_clk_i:[29,76,90,105],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:29,dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:29,dev_mmcsd1_emmcsdss_io_clk_o:[29,76,90,105],dev_mmcsd1_emmcsdss_vbus_clk:[29,76,90,105],dev_mmcsd1_emmcsdss_xin_clk:[29,76,90,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[76,90,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[76,90,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[29,90,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[76,90,105],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:76,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:29,dev_mmcsd2_emmcsdss_io_clk_i:[90,105],dev_mmcsd2_emmcsdss_io_clk_o:[90,105],dev_mmcsd2_emmcsdss_vbus_clk:[90,105],dev_mmcsd2_emmcsdss_xin_clk:[90,105],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[90,105],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[90,105],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[90,105],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[90,105],dev_msram_256k0_cclk_clk:29,dev_msram_256k0_vclk_clk:29,dev_msram_256k1_cclk_clk:29,dev_msram_256k1_vclk_clk:29,dev_msram_256k2_cclk_clk:29,dev_msram_256k2_vclk_clk:29,dev_msram_256k3_cclk_clk:29,dev_msram_256k3_vclk_clk:29,dev_msram_256k4_cclk_clk:29,dev_msram_256k4_vclk_clk:29,dev_msram_256k5_cclk_clk:29,dev_msram_256k5_vclk_clk:29,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:59,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:59,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:59,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:59,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:59,dev_navss0_bus_cpts0_genf2_0:59,dev_navss0_bus_cpts0_genf3_0:59,dev_navss0_bus_cpts0_genf4_0:59,dev_navss0_bus_cpts0_genf5_0:59,dev_navss0_bus_icss_g0clk:[44,59],dev_navss0_bus_icss_g1clk:[44,59],dev_navss0_bus_icss_g2clk:[44,59],dev_navss0_bus_modss_vd2clk:59,dev_navss0_bus_msmc0clk:[44,59],dev_navss0_bus_nbss_vclk:[44,59],dev_navss0_bus_nbss_vd2clk:[44,59],dev_navss0_bus_pdma_main1clk:[44,59],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[44,59],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[44,59],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[44,59],dev_navss0_bus_udmass_vd2clk:59,dev_navss0_cpts0_genf2:[76,90,105],dev_navss0_cpts0_genf3:[76,90,105],dev_navss0_cpts0_genf4:76,dev_navss0_cpts_0_rclk:[76,90,105],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[76,90,105],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[76,90,105],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[76,90,105],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[76,90,105],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[76,90,105],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[76,90,105],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:76,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[90,105],dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:76,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:76,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:76,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:76,dev_navss0_cpts_0_ts_genf0:[76,90,105],dev_navss0_cpts_0_ts_genf1:[76,90,105],dev_navss0_cpts_0_vbusp_gclk:[76,90,105],dev_navss0_dti_0_clk_clk:[76,90,105],dev_navss0_dti_0_ext0_dti_clk_clk:[90,105],dev_navss0_dti_0_ext1_dti_clk_clk:[90,105],dev_navss0_dti_0_ext2_dti_clk_clk:[90,105],dev_navss0_dti_0_ext3_dti_clk_clk:[90,105],dev_navss0_intr_router_0_intr_clk:[76,90,105],dev_navss0_mailbox_0_vclk_clk:[76,90,105],dev_navss0_mailbox_10_vclk_clk:[76,90,105],dev_navss0_mailbox_11_vclk_clk:[76,90,105],dev_navss0_mailbox_1_vclk_clk:[76,90,105],dev_navss0_mailbox_2_vclk_clk:[76,90,105],dev_navss0_mailbox_3_vclk_clk:[76,90,105],dev_navss0_mailbox_4_vclk_clk:[76,90,105],dev_navss0_mailbox_5_vclk_clk:[76,90,105],dev_navss0_mailbox_6_vclk_clk:[76,90,105],dev_navss0_mailbox_7_vclk_clk:[76,90,105],dev_navss0_mailbox_8_vclk_clk:[76,90,105],dev_navss0_mailbox_9_vclk_clk:[76,90,105],dev_navss0_mcrc_0_clk:[76,90,105],dev_navss0_modss_inta_0_sys_clk:76,dev_navss0_modss_inta_1_sys_clk:76,dev_navss0_modss_intaggr_0_sys_clk:[90,105],dev_navss0_modss_intaggr_1_sys_clk:[90,105],dev_navss0_modss_vd2clk:[76,90,105],dev_navss0_proxy_0_clk_clk:[76,90,105],dev_navss0_ringacc_0_sys_clk:[76,90,105],dev_navss0_spinlock_0_clk:[76,90,105],dev_navss0_tbu_0_clk_clk:[76,90,105],dev_navss0_tcu_0_clk_clk:[90,105],dev_navss0_timermgr_0_eon_tick_evt:[76,90,105],dev_navss0_timermgr_0_vclk_clk:[76,90,105],dev_navss0_timermgr_1_eon_tick_evt:[76,90,105],dev_navss0_timermgr_1_vclk_clk:[76,90,105],dev_navss0_udmap_0_sys_clk:[76,90,105],dev_navss0_udmass_inta_0_sys_clk:76,dev_navss0_udmass_intaggr_0_sys_clk:[90,105],dev_navss0_udmass_vd2clk:[76,90,105],dev_navss0_virtss_vd2clk:[76,90,105],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:59,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:44,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:59,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:44,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[44,59],dev_pbist0_bus_clk1_clk:[44,59],dev_pbist0_bus_clk2_clk:[44,59],dev_pbist0_bus_clk4_clk:[44,59],dev_pbist0_clk1_clk:76,dev_pbist0_clk2_clk:76,dev_pbist0_clk3_clk:76,dev_pbist0_clk4_clk:76,dev_pbist0_clk5_clk:76,dev_pbist0_clk6_clk:76,dev_pbist0_clk7_clk:76,dev_pbist0_clk8_clk:[29,76],dev_pbist1_bus_clk1_clk:[44,59],dev_pbist1_bus_clk2_clk:[44,59],dev_pbist1_bus_clk4_clk:[44,59],dev_pbist1_clk1_clk:76,dev_pbist1_clk2_clk:76,dev_pbist1_clk3_clk:76,dev_pbist1_clk4_clk:76,dev_pbist1_clk5_clk:76,dev_pbist1_clk6_clk:76,dev_pbist1_clk7_clk:76,dev_pbist1_clk8_clk:[29,76],dev_pbist2_clk1_clk:76,dev_pbist2_clk2_clk:76,dev_pbist2_clk3_clk:76,dev_pbist2_clk4_clk:76,dev_pbist2_clk5_clk:76,dev_pbist2_clk6_clk:76,dev_pbist2_clk7_clk:76,dev_pbist2_clk8_clk:[29,76],dev_pbist3_clk8_clk:29,dev_pcie0_bus_pcie_cba_clk:[44,59],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[44,59],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[44,59],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[44,59],dev_pcie0_bus_pcie_txi0_clk:[44,59],dev_pcie0_bus_pcie_txr0_clk:[44,59],dev_pcie0_bus_pcie_txr1_clk:[44,59],dev_pcie0_pcie_cba_clk:[29,90,105],dev_pcie0_pcie_cpts_rclk_clk:[29,90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[29,90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[29,90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:29,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:29,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:29,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:[90,105],dev_pcie0_pcie_lane0_refclk:[29,90,105],dev_pcie0_pcie_lane0_rxclk:[29,90,105],dev_pcie0_pcie_lane0_rxfclk:[29,90,105],dev_pcie0_pcie_lane0_txclk:[29,90,105],dev_pcie0_pcie_lane0_txfclk:[29,90,105],dev_pcie0_pcie_lane0_txmclk:[29,90,105],dev_pcie0_pcie_lane1_refclk:[90,105],dev_pcie0_pcie_lane1_rxclk:[90,105],dev_pcie0_pcie_lane1_rxfclk:[90,105],dev_pcie0_pcie_lane1_txclk:[90,105],dev_pcie0_pcie_lane1_txfclk:[90,105],dev_pcie0_pcie_lane1_txmclk:[90,105],dev_pcie0_pcie_pm_clk:[29,90,105],dev_pcie1_bus_pcie_cba_clk:[44,59],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[44,59],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[44,59],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[44,59],dev_pcie1_bus_pcie_txi0_clk:[44,59],dev_pcie1_bus_pcie_txr0_clk:[44,59],dev_pcie1_pcie_cba_clk:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[76,90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:76,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:[90,105],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:76,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:76,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:76,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:76,dev_pcie1_pcie_lane0_refclk:[76,90,105],dev_pcie1_pcie_lane0_rxclk:[76,90,105],dev_pcie1_pcie_lane0_rxfclk:[76,90,105],dev_pcie1_pcie_lane0_txclk:[76,90,105],dev_pcie1_pcie_lane0_txfclk:[76,90,105],dev_pcie1_pcie_lane0_txmclk:[76,90,105],dev_pcie1_pcie_lane1_refclk:[76,90,105],dev_pcie1_pcie_lane1_rxclk:[76,90,105],dev_pcie1_pcie_lane1_rxfclk:[76,90,105],dev_pcie1_pcie_lane1_txclk:[76,90,105],dev_pcie1_pcie_lane1_txfclk:[76,90,105],dev_pcie1_pcie_lane1_txmclk:[76,90,105],dev_pcie1_pcie_lane2_refclk:76,dev_pcie1_pcie_lane2_rxclk:76,dev_pcie1_pcie_lane2_rxfclk:76,dev_pcie1_pcie_lane2_txclk:76,dev_pcie1_pcie_lane2_txfclk:76,dev_pcie1_pcie_lane2_txmclk:76,dev_pcie1_pcie_lane3_refclk:76,dev_pcie1_pcie_lane3_rxclk:76,dev_pcie1_pcie_lane3_rxfclk:76,dev_pcie1_pcie_lane3_txclk:76,dev_pcie1_pcie_lane3_txfclk:76,dev_pcie1_pcie_lane3_txmclk:76,dev_pcie1_pcie_pm_clk:[76,90,105],dev_pcie2_pcie_cba_clk:[90,105],dev_pcie2_pcie_cpts_rclk_clk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:[90,105],dev_pcie2_pcie_lane0_refclk:[90,105],dev_pcie2_pcie_lane0_rxclk:[90,105],dev_pcie2_pcie_lane0_rxfclk:[90,105],dev_pcie2_pcie_lane0_txclk:[90,105],dev_pcie2_pcie_lane0_txfclk:[90,105],dev_pcie2_pcie_lane0_txmclk:[90,105],dev_pcie2_pcie_lane1_refclk:[90,105],dev_pcie2_pcie_lane1_rxclk:[90,105],dev_pcie2_pcie_lane1_rxfclk:[90,105],dev_pcie2_pcie_lane1_txclk:[90,105],dev_pcie2_pcie_lane1_txfclk:[90,105],dev_pcie2_pcie_lane1_txmclk:[90,105],dev_pcie2_pcie_pm_clk:[90,105],dev_pcie3_pcie_cba_clk:[90,105],dev_pcie3_pcie_cpts_rclk_clk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:[90,105],dev_pcie3_pcie_lane0_refclk:[90,105],dev_pcie3_pcie_lane0_rxclk:[90,105],dev_pcie3_pcie_lane0_rxfclk:[90,105],dev_pcie3_pcie_lane0_txclk:[90,105],dev_pcie3_pcie_lane0_txfclk:[90,105],dev_pcie3_pcie_lane0_txmclk:[90,105],dev_pcie3_pcie_lane1_refclk:[90,105],dev_pcie3_pcie_lane1_rxclk:[90,105],dev_pcie3_pcie_lane1_rxfclk:[90,105],dev_pcie3_pcie_lane1_txclk:[90,105],dev_pcie3_pcie_lane1_txfclk:[90,105],dev_pcie3_pcie_lane1_txmclk:[90,105],dev_pcie3_pcie_pm_clk:[90,105],dev_pdma0_bus_vclk:[44,59],dev_pdma1_bus_vclk:[44,59],dev_pdma_debug0_bus_vclk:[44,59],dev_pll_mmr0_bus_vbusp_clk:[44,59],dev_pllctrl0_bus_pll_clkout_clk:[44,59],dev_pllctrl0_bus_pll_refclk_clk:[44,59],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_pllctrl0_bus_vbus_slv_refclk_clk:[44,59],dev_postdiv1_16fft1_fref_clk:29,dev_postdiv1_16fft1_hsdivout5_clk:29,dev_postdiv1_16fft1_hsdivout6_clk:29,dev_postdiv1_16fft1_postdiv_clkin_clk:29,dev_postdiv4_16ff0_fref_clk:29,dev_postdiv4_16ff0_hsdivout5_clk:29,dev_postdiv4_16ff0_hsdivout6_clk:29,dev_postdiv4_16ff0_hsdivout7_clk:29,dev_postdiv4_16ff0_hsdivout8_clk:29,dev_postdiv4_16ff0_hsdivout9_clk:29,dev_postdiv4_16ff0_postdiv_clkin_clk:29,dev_postdiv4_16ff2_fref_clk:29,dev_postdiv4_16ff2_hsdivout5_clk:29,dev_postdiv4_16ff2_hsdivout6_clk:29,dev_postdiv4_16ff2_hsdivout7_clk:29,dev_postdiv4_16ff2_hsdivout8_clk:29,dev_postdiv4_16ff2_hsdivout9_clk:29,dev_postdiv4_16ff2_postdiv_clkin_clk:29,dev_pru_icssg0_bus_core_clk:[44,59],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[44,59],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_pru_icssg0_bus_iep_clk:[44,59],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[44,59],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[44,59],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[44,59],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:59,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:59,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:59,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:59,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[44,59],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[44,59],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[44,59],dev_pru_icssg0_bus_uclk_clk:[44,59],dev_pru_icssg0_bus_vclk_clk:[44,59],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[44,59],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[44,59],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[44,59],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[44,59],dev_pru_icssg0_core_clk:[29,90,105],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[29,90,105],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[90,105],dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:29,dev_pru_icssg0_iep_clk:[29,90,105],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[29,90,105],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[29,90,105],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:[90,105],dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[29,90,105],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[90,105],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[90,105],dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[29,90,105],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:29,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:29,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:29,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[90,105],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[90,105],dev_pru_icssg0_pr1_mdio_mdclk_o:[29,90,105],dev_pru_icssg0_pr1_rgmii0_rxc_i:[29,90,105],dev_pru_icssg0_pr1_rgmii0_txc_i:[29,90,105],dev_pru_icssg0_pr1_rgmii0_txc_o:[29,90,105],dev_pru_icssg0_pr1_rgmii1_rxc_i:[29,90,105],dev_pru_icssg0_pr1_rgmii1_txc_i:[29,90,105],dev_pru_icssg0_pr1_rgmii1_txc_o:[29,90,105],dev_pru_icssg0_rgmii_mhz_250_clk:[29,90,105],dev_pru_icssg0_rgmii_mhz_50_clk:[29,90,105],dev_pru_icssg0_rgmii_mhz_5_clk:[29,90,105],dev_pru_icssg0_uclk_clk:[29,90,105],dev_pru_icssg0_vclk_clk:[29,90,105],dev_pru_icssg1_bus_core_clk:[44,59],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[44,59],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_pru_icssg1_bus_iep_clk:[44,59],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[44,59],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[44,59],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[44,59],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:59,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:59,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:59,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:59,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[44,59],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[44,59],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[44,59],dev_pru_icssg1_bus_uclk_clk:[44,59],dev_pru_icssg1_bus_vclk_clk:[44,59],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[44,59],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[44,59],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[44,59],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[44,59],dev_pru_icssg1_core_clk:[29,90,105],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[29,90,105],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[90,105],dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:29,dev_pru_icssg1_iep_clk:[29,90,105],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[29,90,105],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[29,90,105],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:[90,105],dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[29,90,105],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[90,105],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[90,105],dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[29,90,105],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[90,105],dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:29,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:29,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:29,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[90,105],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[90,105],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[90,105],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[90,105],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[90,105],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[90,105],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[90,105],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[90,105],dev_pru_icssg1_pr1_mdio_mdclk_o:[29,90,105],dev_pru_icssg1_pr1_rgmii0_rxc_i:[29,90,105],dev_pru_icssg1_pr1_rgmii0_txc_i:[29,90,105],dev_pru_icssg1_pr1_rgmii0_txc_o:[29,90,105],dev_pru_icssg1_pr1_rgmii1_rxc_i:[29,90,105],dev_pru_icssg1_pr1_rgmii1_txc_i:[29,90,105],dev_pru_icssg1_pr1_rgmii1_txc_o:[29,90,105],dev_pru_icssg1_rgmii_mhz_250_clk:[29,90,105],dev_pru_icssg1_rgmii_mhz_50_clk:[29,90,105],dev_pru_icssg1_rgmii_mhz_5_clk:[29,90,105],dev_pru_icssg1_serdes0_refclk:[90,105],dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:[90,105],dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:[90,105],dev_pru_icssg1_serdes0_rxclk:[90,105],dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:[90,105],dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:[90,105],dev_pru_icssg1_serdes0_rxfclk:[90,105],dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:[90,105],dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:[90,105],dev_pru_icssg1_serdes0_txclk:[90,105],dev_pru_icssg1_serdes0_txfclk:[90,105],dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:[90,105],dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:[90,105],dev_pru_icssg1_serdes0_txmclk:[90,105],dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:[90,105],dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:[90,105],dev_pru_icssg1_serdes1_refclk:[90,105],dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:[90,105],dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:[90,105],dev_pru_icssg1_serdes1_rxclk:[90,105],dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:[90,105],dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:[90,105],dev_pru_icssg1_serdes1_rxfclk:[90,105],dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:[90,105],dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:[90,105],dev_pru_icssg1_serdes1_txclk:[90,105],dev_pru_icssg1_serdes1_txfclk:[90,105],dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:[90,105],dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:[90,105],dev_pru_icssg1_serdes1_txmclk:[90,105],dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:[90,105],dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:[90,105],dev_pru_icssg1_uclk_clk:[29,90,105],dev_pru_icssg1_vclk_clk:[29,90,105],dev_pru_icssg2_bus_core_clk:[44,59],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[44,59],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_pru_icssg2_bus_iep_clk:[44,59],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[44,59],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[44,59],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[44,59],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:59,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:59,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:59,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:59,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[44,59],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[44,59],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[44,59],dev_pru_icssg2_bus_uclk_clk:[44,59],dev_pru_icssg2_bus_vclk_clk:[44,59],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[44,59],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[44,59],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[44,59],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[44,59],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[44,59],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[44,59],dev_psc0_bus_clk:[44,59],dev_psc0_bus_slow_clk:[44,59],dev_psc0_clk:[29,76,90,105],dev_psc0_slow_clk:[29,76,90,105],dev_psramecc0_bus_clk_clk:[44,59],dev_psramecc0_clk_clk:29,dev_r5fss0_core0_cpu_clk:[29,76,90,105],dev_r5fss0_core0_interface_clk:[29,76,90,105],dev_r5fss0_core0_interface_phas:[76,90,105],dev_r5fss0_core1_cpu_clk:[29,76,90,105],dev_r5fss0_core1_interface_clk:[29,76,90,105],dev_r5fss0_core1_interface_phas:[76,90,105],dev_r5fss0_introuter0_intr_clk:[90,105],dev_r5fss1_core0_cpu_clk:[29,90,105],dev_r5fss1_core0_interface_clk:[29,90,105],dev_r5fss1_core0_interface_phas:[90,105],dev_r5fss1_core1_cpu_clk:[29,90,105],dev_r5fss1_core1_interface_clk:[29,90,105],dev_r5fss1_core1_interface_phas:[90,105],dev_r5fss1_introuter0_intr_clk:[90,105],dev_rti0_bus_rti_clk:[44,59],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[44,59],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[44,59],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[44,59],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_rti0_bus_vbusp_clk:[44,59],dev_rti0_rti_clk:[29,76,90,105],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[76,90,105],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[76,90,105],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[76,90,105],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:76,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:29,dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_rti0_vbusp_clk:[29,76,90,105],dev_rti10_rti_clk:29,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:29,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:29,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_rti10_vbusp_clk:29,dev_rti11_rti_clk:29,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:29,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:29,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_rti11_vbusp_clk:29,dev_rti15_rti_clk:[90,105],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti15_vbusp_clk:[90,105],dev_rti16_rti_clk:[90,105],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti16_vbusp_clk:[90,105],dev_rti1_bus_rti_clk:[44,59],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[44,59],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[44,59],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[44,59],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_rti1_bus_vbusp_clk:[44,59],dev_rti1_rti_clk:[29,76,90,105],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[76,90,105],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[76,90,105],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[76,90,105],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:76,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:29,dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_rti1_vbusp_clk:[29,76,90,105],dev_rti24_rti_clk:[90,105],dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti24_vbusp_clk:[90,105],dev_rti25_rti_clk:[90,105],dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti25_vbusp_clk:[90,105],dev_rti28_rti_clk:[76,90,105],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[76,90,105],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[76,90,105],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[76,90,105],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:76,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_rti28_vbusp_clk:[76,90,105],dev_rti29_rti_clk:[76,90,105],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[76,90,105],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[76,90,105],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[76,90,105],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:76,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_rti29_vbusp_clk:[76,90,105],dev_rti2_bus_rti_clk:[44,59],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[44,59],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[44,59],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[44,59],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_rti2_bus_vbusp_clk:[44,59],dev_rti30_rti_clk:[90,105],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti30_vbusp_clk:[90,105],dev_rti31_rti_clk:[90,105],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[90,105],dev_rti31_vbusp_clk:[90,105],dev_rti3_bus_rti_clk:[44,59],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[44,59],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[44,59],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[44,59],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_rti3_bus_vbusp_clk:[44,59],dev_rti8_rti_clk:29,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:29,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:29,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_rti8_vbusp_clk:29,dev_rti9_rti_clk:29,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:29,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:29,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:29,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_rti9_vbusp_clk:29,dev_sa2_ul0_bus_pka_in_clk:[44,59],dev_sa2_ul0_bus_x1_clk:[44,59],dev_sa2_ul0_bus_x2_clk:[44,59],dev_sa2_ul0_pka_in_clk:[29,90,105],dev_sa2_ul0_x1_clk:[29,90,105],dev_sa2_ul0_x2_clk:[29,90,105],dev_serdes0_bus_clk:[44,59],dev_serdes0_bus_ip2_ln0_txrclk:[44,59],dev_serdes0_bus_ip3_ln0_txrclk:[44,59],dev_serdes0_bus_li_refclk:[44,59],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[44,59],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[44,59],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[44,59],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_serdes0_bus_ln0_rxclk:[44,59],dev_serdes0_bus_ln0_txclk:[44,59],dev_serdes0_bus_refclkpn:59,dev_serdes0_bus_refclkpp:59,dev_serdes1_bus_clk:[44,59],dev_serdes1_bus_ip1_ln0_txrclk:[44,59],dev_serdes1_bus_ip2_ln0_txrclk:[44,59],dev_serdes1_bus_ip3_ln0_txrclk:[44,59],dev_serdes1_bus_ln0_rxclk:[44,59],dev_serdes1_bus_ln0_txclk:[44,59],dev_serdes1_bus_refclkpn:59,dev_serdes1_bus_refclkpp:59,dev_serdes1_bus_ri_refclk:[44,59],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[44,59],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[44,59],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[44,59],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_serdes_10g0_clk:[29,90,105],dev_serdes_10g0_core_ref_clk:[29,90,105],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:29,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[29,90,105],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[29,90,105],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:29,dev_serdes_10g0_ip1_ln0_refclk:[29,90,105],dev_serdes_10g0_ip1_ln0_rxclk:[29,90,105],dev_serdes_10g0_ip1_ln0_rxfclk:[29,90,105],dev_serdes_10g0_ip1_ln0_txclk:[29,90,105],dev_serdes_10g0_ip1_ln0_txfclk:[29,90,105],dev_serdes_10g0_ip1_ln0_txmclk:[29,90,105],dev_serdes_10g0_ip1_ln1_refclk:[90,105],dev_serdes_10g0_ip1_ln1_rxclk:[90,105],dev_serdes_10g0_ip1_ln1_rxfclk:[90,105],dev_serdes_10g0_ip1_ln1_txclk:[90,105],dev_serdes_10g0_ip1_ln1_txfclk:[90,105],dev_serdes_10g0_ip1_ln1_txmclk:[90,105],dev_serdes_10g0_ip1_ln2_refclk:[90,105],dev_serdes_10g0_ip1_ln2_rxclk:[90,105],dev_serdes_10g0_ip1_ln2_rxfclk:[90,105],dev_serdes_10g0_ip1_ln2_txclk:[90,105],dev_serdes_10g0_ip1_ln2_txfclk:[90,105],dev_serdes_10g0_ip1_ln2_txmclk:[90,105],dev_serdes_10g0_ip1_ln3_refclk:[90,105],dev_serdes_10g0_ip1_ln3_rxclk:[90,105],dev_serdes_10g0_ip1_ln3_rxfclk:[90,105],dev_serdes_10g0_ip1_ln3_txclk:[90,105],dev_serdes_10g0_ip1_ln3_txfclk:[90,105],dev_serdes_10g0_ip1_ln3_txmclk:[90,105],dev_serdes_10g0_ip2_ln0_refclk:29,dev_serdes_10g0_ip2_ln0_rxclk:29,dev_serdes_10g0_ip2_ln0_rxfclk:29,dev_serdes_10g0_ip2_ln0_txclk:29,dev_serdes_10g0_ip2_ln0_txfclk:29,dev_serdes_10g0_ip2_ln0_txmclk:29,dev_serdes_10g0_ip3_ln0_refclk:[90,105],dev_serdes_10g0_ip3_ln0_rxclk:[90,105],dev_serdes_10g0_ip3_ln0_rxfclk:[90,105],dev_serdes_10g0_ip3_ln0_txclk:[90,105],dev_serdes_10g0_ip3_ln0_txfclk:[90,105],dev_serdes_10g0_ip3_ln0_txmclk:[90,105],dev_serdes_10g0_ip3_ln1_refclk:[90,105],dev_serdes_10g0_ip3_ln1_rxclk:[90,105],dev_serdes_10g0_ip3_ln1_rxfclk:[90,105],dev_serdes_10g0_ip3_ln1_txclk:[90,105],dev_serdes_10g0_ip3_ln1_txfclk:[90,105],dev_serdes_10g0_ip3_ln1_txmclk:[90,105],dev_serdes_10g0_ip3_ln2_refclk:[90,105],dev_serdes_10g0_ip3_ln2_rxclk:[90,105],dev_serdes_10g0_ip3_ln2_rxfclk:[90,105],dev_serdes_10g0_ip3_ln2_txclk:[90,105],dev_serdes_10g0_ip3_ln2_txfclk:[90,105],dev_serdes_10g0_ip3_ln2_txmclk:[90,105],dev_serdes_10g0_ip3_ln3_refclk:[90,105],dev_serdes_10g0_ip3_ln3_rxclk:[90,105],dev_serdes_10g0_ip3_ln3_rxfclk:[90,105],dev_serdes_10g0_ip3_ln3_txclk:[90,105],dev_serdes_10g0_ip3_ln3_txfclk:[90,105],dev_serdes_10g0_ip3_ln3_txmclk:[90,105],dev_serdes_10g0_ref_out_clk:[90,105],dev_serdes_10g1_clk:76,dev_serdes_10g1_core_ref_clk:76,dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:76,dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:76,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:76,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:76,dev_serdes_10g1_ip1_ln0_refclk:76,dev_serdes_10g1_ip1_ln0_rxclk:76,dev_serdes_10g1_ip1_ln0_rxfclk:76,dev_serdes_10g1_ip1_ln0_txclk:76,dev_serdes_10g1_ip1_ln0_txfclk:76,dev_serdes_10g1_ip1_ln0_txmclk:76,dev_serdes_10g1_ip1_ln1_refclk:76,dev_serdes_10g1_ip1_ln1_rxclk:76,dev_serdes_10g1_ip1_ln1_rxfclk:76,dev_serdes_10g1_ip1_ln1_txclk:76,dev_serdes_10g1_ip1_ln1_txfclk:76,dev_serdes_10g1_ip1_ln1_txmclk:76,dev_serdes_10g1_ip1_ln2_refclk:76,dev_serdes_10g1_ip1_ln2_rxclk:76,dev_serdes_10g1_ip1_ln2_rxfclk:76,dev_serdes_10g1_ip1_ln2_txclk:76,dev_serdes_10g1_ip1_ln2_txfclk:76,dev_serdes_10g1_ip1_ln2_txmclk:76,dev_serdes_10g1_ip1_ln3_refclk:76,dev_serdes_10g1_ip1_ln3_rxclk:76,dev_serdes_10g1_ip1_ln3_rxfclk:76,dev_serdes_10g1_ip1_ln3_txclk:76,dev_serdes_10g1_ip1_ln3_txfclk:76,dev_serdes_10g1_ip1_ln3_txmclk:76,dev_serdes_10g1_ip2_ln0_refclk:76,dev_serdes_10g1_ip2_ln0_rxclk:76,dev_serdes_10g1_ip2_ln0_rxfclk:76,dev_serdes_10g1_ip2_ln0_txclk:76,dev_serdes_10g1_ip2_ln0_txfclk:76,dev_serdes_10g1_ip2_ln0_txmclk:76,dev_serdes_10g1_ip2_ln1_refclk:76,dev_serdes_10g1_ip2_ln1_rxclk:76,dev_serdes_10g1_ip2_ln1_rxfclk:76,dev_serdes_10g1_ip2_ln1_txclk:76,dev_serdes_10g1_ip2_ln1_txfclk:76,dev_serdes_10g1_ip2_ln1_txmclk:76,dev_serdes_10g1_ip2_ln2_refclk:76,dev_serdes_10g1_ip2_ln2_rxclk:76,dev_serdes_10g1_ip2_ln2_rxfclk:76,dev_serdes_10g1_ip2_ln2_txclk:76,dev_serdes_10g1_ip2_ln2_txfclk:76,dev_serdes_10g1_ip2_ln2_txmclk:76,dev_serdes_10g1_ip2_ln3_refclk:76,dev_serdes_10g1_ip2_ln3_rxclk:76,dev_serdes_10g1_ip2_ln3_rxfclk:76,dev_serdes_10g1_ip2_ln3_txclk:76,dev_serdes_10g1_ip2_ln3_txfclk:76,dev_serdes_10g1_ip2_ln3_txmclk:76,dev_serdes_10g1_ip3_ln1_refclk:76,dev_serdes_10g1_ip3_ln1_rxclk:76,dev_serdes_10g1_ip3_ln1_rxfclk:76,dev_serdes_10g1_ip3_ln1_txclk:76,dev_serdes_10g1_ip3_ln1_txfclk:76,dev_serdes_10g1_ip3_ln1_txmclk:76,dev_serdes_10g1_ip3_ln3_refclk:76,dev_serdes_10g1_ip3_ln3_rxclk:76,dev_serdes_10g1_ip3_ln3_rxfclk:76,dev_serdes_10g1_ip3_ln3_txclk:76,dev_serdes_10g1_ip3_ln3_txfclk:76,dev_serdes_10g1_ip3_ln3_txmclk:76,dev_serdes_16g0_clk:[90,105],dev_serdes_16g0_cmn_refclk1_m:[90,105],dev_serdes_16g0_cmn_refclk1_p:[90,105],dev_serdes_16g0_core_ref1_clk:[90,105],dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_16g0_core_ref_clk:[90,105],dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_16g0_ip1_ln0_refclk:[90,105],dev_serdes_16g0_ip1_ln0_rxclk:[90,105],dev_serdes_16g0_ip1_ln0_rxfclk:[90,105],dev_serdes_16g0_ip1_ln0_txclk:[90,105],dev_serdes_16g0_ip1_ln0_txfclk:[90,105],dev_serdes_16g0_ip1_ln0_txmclk:[90,105],dev_serdes_16g0_ip1_ln1_refclk:[90,105],dev_serdes_16g0_ip1_ln1_rxclk:[90,105],dev_serdes_16g0_ip1_ln1_rxfclk:[90,105],dev_serdes_16g0_ip1_ln1_txclk:[90,105],dev_serdes_16g0_ip1_ln1_txfclk:[90,105],dev_serdes_16g0_ip1_ln1_txmclk:[90,105],dev_serdes_16g0_ip2_ln0_refclk:[90,105],dev_serdes_16g0_ip2_ln0_rxclk:[90,105],dev_serdes_16g0_ip2_ln0_rxfclk:[90,105],dev_serdes_16g0_ip2_ln0_txclk:[90,105],dev_serdes_16g0_ip2_ln0_txfclk:[90,105],dev_serdes_16g0_ip2_ln0_txmclk:[90,105],dev_serdes_16g0_ip2_ln1_refclk:[90,105],dev_serdes_16g0_ip2_ln1_rxclk:[90,105],dev_serdes_16g0_ip2_ln1_rxfclk:[90,105],dev_serdes_16g0_ip2_ln1_txclk:[90,105],dev_serdes_16g0_ip2_ln1_txfclk:[90,105],dev_serdes_16g0_ip2_ln1_txmclk:[90,105],dev_serdes_16g0_ip3_ln1_refclk:[90,105],dev_serdes_16g0_ip3_ln1_rxclk:[90,105],dev_serdes_16g0_ip3_ln1_rxfclk:[90,105],dev_serdes_16g0_ip3_ln1_txclk:[90,105],dev_serdes_16g0_ip3_ln1_txfclk:[90,105],dev_serdes_16g0_ip3_ln1_txmclk:[90,105],dev_serdes_16g0_ref1_out_clk:[90,105],dev_serdes_16g0_ref_out_clk:[90,105],dev_serdes_16g1_clk:[90,105],dev_serdes_16g1_cmn_refclk1_m:[90,105],dev_serdes_16g1_cmn_refclk1_p:[90,105],dev_serdes_16g1_core_ref1_clk:[90,105],dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_16g1_core_ref_clk:[90,105],dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_16g1_ip1_ln0_refclk:[90,105],dev_serdes_16g1_ip1_ln0_rxclk:[90,105],dev_serdes_16g1_ip1_ln0_rxfclk:[90,105],dev_serdes_16g1_ip1_ln0_txclk:[90,105],dev_serdes_16g1_ip1_ln0_txfclk:[90,105],dev_serdes_16g1_ip1_ln0_txmclk:[90,105],dev_serdes_16g1_ip1_ln1_refclk:[90,105],dev_serdes_16g1_ip1_ln1_rxclk:[90,105],dev_serdes_16g1_ip1_ln1_rxfclk:[90,105],dev_serdes_16g1_ip1_ln1_txclk:[90,105],dev_serdes_16g1_ip1_ln1_txfclk:[90,105],dev_serdes_16g1_ip1_ln1_txmclk:[90,105],dev_serdes_16g1_ip2_ln0_refclk:[90,105],dev_serdes_16g1_ip2_ln0_rxclk:[90,105],dev_serdes_16g1_ip2_ln0_rxfclk:[90,105],dev_serdes_16g1_ip2_ln0_txclk:[90,105],dev_serdes_16g1_ip2_ln0_txfclk:[90,105],dev_serdes_16g1_ip2_ln0_txmclk:[90,105],dev_serdes_16g1_ip2_ln1_refclk:[90,105],dev_serdes_16g1_ip2_ln1_rxclk:[90,105],dev_serdes_16g1_ip2_ln1_rxfclk:[90,105],dev_serdes_16g1_ip2_ln1_txclk:[90,105],dev_serdes_16g1_ip2_ln1_txfclk:[90,105],dev_serdes_16g1_ip2_ln1_txmclk:[90,105],dev_serdes_16g1_ip3_ln1_refclk:[90,105],dev_serdes_16g1_ip3_ln1_rxclk:[90,105],dev_serdes_16g1_ip3_ln1_rxfclk:[90,105],dev_serdes_16g1_ip3_ln1_txclk:[90,105],dev_serdes_16g1_ip3_ln1_txfclk:[90,105],dev_serdes_16g1_ip3_ln1_txmclk:[90,105],dev_serdes_16g1_ip4_ln0_refclk:[90,105],dev_serdes_16g1_ip4_ln0_rxclk:[90,105],dev_serdes_16g1_ip4_ln0_rxfclk:[90,105],dev_serdes_16g1_ip4_ln0_txclk:[90,105],dev_serdes_16g1_ip4_ln0_txfclk:[90,105],dev_serdes_16g1_ip4_ln0_txmclk:[90,105],dev_serdes_16g1_ip4_ln1_refclk:[90,105],dev_serdes_16g1_ip4_ln1_rxclk:[90,105],dev_serdes_16g1_ip4_ln1_rxfclk:[90,105],dev_serdes_16g1_ip4_ln1_txclk:[90,105],dev_serdes_16g1_ip4_ln1_txfclk:[90,105],dev_serdes_16g1_ip4_ln1_txmclk:[90,105],dev_serdes_16g1_ref1_out_clk:[90,105],dev_serdes_16g1_ref_out_clk:[90,105],dev_serdes_16g2_clk:[90,105],dev_serdes_16g2_cmn_refclk1_m:[90,105],dev_serdes_16g2_cmn_refclk1_p:[90,105],dev_serdes_16g2_core_ref1_clk:[90,105],dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_16g2_core_ref_clk:[90,105],dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_16g2_ip2_ln0_refclk:[90,105],dev_serdes_16g2_ip2_ln0_rxclk:[90,105],dev_serdes_16g2_ip2_ln0_rxfclk:[90,105],dev_serdes_16g2_ip2_ln0_txclk:[90,105],dev_serdes_16g2_ip2_ln0_txfclk:[90,105],dev_serdes_16g2_ip2_ln0_txmclk:[90,105],dev_serdes_16g2_ip2_ln1_refclk:[90,105],dev_serdes_16g2_ip2_ln1_rxclk:[90,105],dev_serdes_16g2_ip2_ln1_rxfclk:[90,105],dev_serdes_16g2_ip2_ln1_txclk:[90,105],dev_serdes_16g2_ip2_ln1_txfclk:[90,105],dev_serdes_16g2_ip2_ln1_txmclk:[90,105],dev_serdes_16g2_ip3_ln1_refclk:[90,105],dev_serdes_16g2_ip3_ln1_rxclk:[90,105],dev_serdes_16g2_ip3_ln1_rxfclk:[90,105],dev_serdes_16g2_ip3_ln1_txclk:[90,105],dev_serdes_16g2_ip3_ln1_txfclk:[90,105],dev_serdes_16g2_ip3_ln1_txmclk:[90,105],dev_serdes_16g2_ip4_ln0_refclk:[90,105],dev_serdes_16g2_ip4_ln0_rxclk:[90,105],dev_serdes_16g2_ip4_ln0_rxfclk:[90,105],dev_serdes_16g2_ip4_ln0_txclk:[90,105],dev_serdes_16g2_ip4_ln0_txfclk:[90,105],dev_serdes_16g2_ip4_ln0_txmclk:[90,105],dev_serdes_16g2_ip4_ln1_refclk:[90,105],dev_serdes_16g2_ip4_ln1_rxclk:[90,105],dev_serdes_16g2_ip4_ln1_rxfclk:[90,105],dev_serdes_16g2_ip4_ln1_txclk:[90,105],dev_serdes_16g2_ip4_ln1_txfclk:[90,105],dev_serdes_16g2_ip4_ln1_txmclk:[90,105],dev_serdes_16g2_ref1_out_clk:[90,105],dev_serdes_16g2_ref_out_clk:[90,105],dev_serdes_16g3_clk:[90,105],dev_serdes_16g3_cmn_refclk1_m:[90,105],dev_serdes_16g3_cmn_refclk1_p:[90,105],dev_serdes_16g3_core_ref1_clk:[90,105],dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_16g3_core_ref_clk:[90,105],dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[90,105],dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[90,105],dev_serdes_16g3_ip2_ln0_refclk:[90,105],dev_serdes_16g3_ip2_ln0_rxclk:[90,105],dev_serdes_16g3_ip2_ln0_rxfclk:[90,105],dev_serdes_16g3_ip2_ln0_txclk:[90,105],dev_serdes_16g3_ip2_ln0_txfclk:[90,105],dev_serdes_16g3_ip2_ln0_txmclk:[90,105],dev_serdes_16g3_ip2_ln1_refclk:[90,105],dev_serdes_16g3_ip2_ln1_rxclk:[90,105],dev_serdes_16g3_ip2_ln1_rxfclk:[90,105],dev_serdes_16g3_ip2_ln1_txclk:[90,105],dev_serdes_16g3_ip2_ln1_txfclk:[90,105],dev_serdes_16g3_ip2_ln1_txmclk:[90,105],dev_serdes_16g3_ip3_ln1_refclk:[90,105],dev_serdes_16g3_ip3_ln1_rxclk:[90,105],dev_serdes_16g3_ip3_ln1_rxfclk:[90,105],dev_serdes_16g3_ip3_ln1_txclk:[90,105],dev_serdes_16g3_ip3_ln1_txfclk:[90,105],dev_serdes_16g3_ip3_ln1_txmclk:[90,105],dev_serdes_16g3_ref1_out_clk:[90,105],dev_serdes_16g3_ref_out_clk:[90,105],dev_spinlock0_vclk_clk:29,dev_stm0_atb_clk:[29,76,90,105],dev_stm0_bus_atb_clk:[44,59],dev_stm0_bus_core_clk:[44,59],dev_stm0_bus_vbusp_clk:[44,59],dev_stm0_core_clk:[29,76,90,105],dev_stm0_vbusp_clk:[29,76,90,105],dev_timer0_bus_timer_hclk_clk:[44,59],dev_timer0_bus_timer_tclk_clk:[44,59],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer0_timer_hclk_clk:[29,76,90,105],dev_timer0_timer_pwm:[29,76,90,105],dev_timer0_timer_tclk_clk:[29,76,90,105],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[29,76,90,105],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[29,76,90,105],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[29,76,90,105],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer10_bus_timer_hclk_clk:[44,59],dev_timer10_bus_timer_tclk_clk:[44,59],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer10_timer_hclk_clk:[29,76,90,105],dev_timer10_timer_pwm:[29,76,90,105],dev_timer10_timer_tclk_clk:[29,76,90,105],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[29,76,90,105],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[29,76,90,105],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[29,76,90,105],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer11_bus_timer_hclk_clk:[44,59],dev_timer11_bus_timer_tclk_clk:[44,59],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer11_timer_hclk_clk:[29,76,90,105],dev_timer11_timer_pwm:29,dev_timer11_timer_tclk_clk:[29,76,90,105],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:29,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:29,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[76,90,105],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:29,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:29,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[76,90,105],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer12_timer_hclk_clk:[76,90,105],dev_timer12_timer_pwm:[76,90,105],dev_timer12_timer_tclk_clk:[76,90,105],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,90,105],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[76,90,105],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[76,90,105],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer13_timer_hclk_clk:[76,90,105],dev_timer13_timer_tclk_clk:[76,90,105],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[76,90,105],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[76,90,105],dev_timer14_timer_hclk_clk:[76,90,105],dev_timer14_timer_pwm:[76,90,105],dev_timer14_timer_tclk_clk:[76,90,105],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,90,105],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[76,90,105],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[76,90,105],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer15_timer_hclk_clk:[76,90,105],dev_timer15_timer_tclk_clk:[76,90,105],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[76,90,105],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[76,90,105],dev_timer16_timer_hclk_clk:[76,90,105],dev_timer16_timer_pwm:[76,90,105],dev_timer16_timer_tclk_clk:[76,90,105],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,90,105],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[76,90,105],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[76,90,105],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer17_timer_hclk_clk:[76,90,105],dev_timer17_timer_tclk_clk:[76,90,105],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[76,90,105],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[76,90,105],dev_timer18_timer_hclk_clk:[76,90,105],dev_timer18_timer_pwm:[76,90,105],dev_timer18_timer_tclk_clk:[76,90,105],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,90,105],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[76,90,105],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,90,105],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[76,90,105],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer19_timer_hclk_clk:[76,90,105],dev_timer19_timer_tclk_clk:[76,90,105],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[76,90,105],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[76,90,105],dev_timer1_bus_timer_hclk_clk:[44,59],dev_timer1_bus_timer_tclk_clk:[44,59],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer1_timer_hclk_clk:[29,76,90,105],dev_timer1_timer_pwm:29,dev_timer1_timer_tclk_clk:[29,76,90,105],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:29,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:29,dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[76,90,105],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:29,dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:29,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[76,90,105],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer2_bus_timer_hclk_clk:[44,59],dev_timer2_bus_timer_tclk_clk:[44,59],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer2_timer_hclk_clk:[29,76,90,105],dev_timer2_timer_pwm:[29,76,90,105],dev_timer2_timer_tclk_clk:[29,76,90,105],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[29,76,90,105],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[29,76,90,105],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[29,76,90,105],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer3_bus_timer_hclk_clk:[44,59],dev_timer3_bus_timer_tclk_clk:[44,59],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer3_timer_hclk_clk:[29,76,90,105],dev_timer3_timer_pwm:29,dev_timer3_timer_tclk_clk:[29,76,90,105],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:29,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:29,dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[76,90,105],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:29,dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:29,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[76,90,105],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer4_bus_timer_hclk_clk:[44,59],dev_timer4_bus_timer_tclk_clk:[44,59],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer4_timer_hclk_clk:[29,76,90,105],dev_timer4_timer_pwm:[29,76,90,105],dev_timer4_timer_tclk_clk:[29,76,90,105],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[29,76,90,105],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[29,76,90,105],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[29,76,90,105],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer5_bus_timer_hclk_clk:[44,59],dev_timer5_bus_timer_tclk_clk:[44,59],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer5_timer_hclk_clk:[29,76,90,105],dev_timer5_timer_pwm:29,dev_timer5_timer_tclk_clk:[29,76,90,105],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:29,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:29,dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[76,90,105],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:29,dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:29,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[76,90,105],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer6_bus_timer_hclk_clk:[44,59],dev_timer6_bus_timer_tclk_clk:[44,59],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer6_timer_hclk_clk:[29,76,90,105],dev_timer6_timer_pwm:[29,76,90,105],dev_timer6_timer_tclk_clk:[29,76,90,105],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[29,76,90,105],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[29,76,90,105],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[29,76,90,105],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer7_bus_timer_hclk_clk:[44,59],dev_timer7_bus_timer_tclk_clk:[44,59],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer7_timer_hclk_clk:[29,76,90,105],dev_timer7_timer_pwm:29,dev_timer7_timer_tclk_clk:[29,76,90,105],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:29,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:29,dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[76,90,105],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:29,dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:29,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[76,90,105],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer8_bus_timer_hclk_clk:[44,59],dev_timer8_bus_timer_tclk_clk:[44,59],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer8_timer_hclk_clk:[29,76,90,105],dev_timer8_timer_pwm:[29,76,90,105],dev_timer8_timer_tclk_clk:[29,76,90,105],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[29,76,90,105],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[29,76,90,105],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[29,76,90,105],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:76,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:76,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[90,105],dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[90,105],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:76,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[90,105],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[90,105],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[76,90,105],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[29,76,90,105],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[76,90,105],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[90,105],dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:76,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:76,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:76,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[90,105],dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[90,105],dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[76,90,105],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timer9_bus_timer_hclk_clk:[44,59],dev_timer9_bus_timer_tclk_clk:[44,59],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[44,59],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[44,59],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[44,59],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[44,59],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[44,59],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[44,59],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[44,59],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[44,59],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[44,59],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_timer9_timer_hclk_clk:[29,76,90,105],dev_timer9_timer_pwm:29,dev_timer9_timer_tclk_clk:[29,76,90,105],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:29,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:29,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:29,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:29,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:29,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:29,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[76,90,105],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:29,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:29,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:29,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:29,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:29,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:29,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:29,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:29,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[76,90,105],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:29,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:29,dev_timermgr0_vclk_clk:29,dev_timesync_event_introuter0_intr_clk:29,dev_timesync_intrtr0_bus_intr_clk:[44,59],dev_timesync_intrtr0_intr_clk:[90,105],dev_uart0_bus_fclk_clk:[44,59],dev_uart0_bus_vbusp_clk:[44,59],dev_uart0_fclk_clk:[29,76,90,105],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:29,dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:29,dev_uart0_vbusp_clk:[29,76,90,105],dev_uart1_bus_fclk_clk:[44,59],dev_uart1_bus_vbusp_clk:[44,59],dev_uart1_fclk_clk:[29,76,90,105],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:29,dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:29,dev_uart1_vbusp_clk:[29,76,90,105],dev_uart2_bus_fclk_clk:[44,59],dev_uart2_bus_vbusp_clk:[44,59],dev_uart2_fclk_clk:[29,76,90,105],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:29,dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:29,dev_uart2_vbusp_clk:[29,76,90,105],dev_uart3_fclk_clk:[29,76,90,105],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:29,dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:29,dev_uart3_vbusp_clk:[29,76,90,105],dev_uart4_fclk_clk:[29,76,90,105],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:29,dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:29,dev_uart4_vbusp_clk:[29,76,90,105],dev_uart5_fclk_clk:[29,76,90,105],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:29,dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:29,dev_uart5_vbusp_clk:[29,76,90,105],dev_uart6_fclk_clk:[29,76,90,105],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:29,dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:29,dev_uart6_vbusp_clk:[29,76,90,105],dev_uart7_fclk_clk:[76,90,105],dev_uart7_vbusp_clk:[76,90,105],dev_uart8_fclk_clk:[76,90,105],dev_uart8_vbusp_clk:[76,90,105],dev_uart9_fclk_clk:[76,90,105],dev_uart9_vbusp_clk:[76,90,105],dev_ufs0_ufshci_hclk_clk:[90,105],dev_ufs0_ufshci_mclk_clk:[90,105],dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:[90,105],dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:[90,105],dev_ufs0_ufshci_mphy_refclk:[90,105],dev_usb0_aclk_clk:[29,76,90,105],dev_usb0_buf_clk:[76,90,105],dev_usb0_clk_lpm_clk:[29,76,90,105],dev_usb0_pclk_clk:[29,76,90,105],dev_usb0_pipe_refclk:[29,76,90,105],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:[90,105],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:[90,105],dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:76,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:76,dev_usb0_pipe_rxclk:[29,76,90,105],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:[90,105],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:[90,105],dev_usb0_pipe_rxfclk:[29,76,90,105],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:[90,105],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:[90,105],dev_usb0_pipe_txclk:[29,76,90,105],dev_usb0_pipe_txfclk:[29,76,90,105],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:[90,105],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:[90,105],dev_usb0_pipe_txmclk:[29,76,90,105],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:[90,105],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:[90,105],dev_usb0_usb2_apb_pclk_clk:[29,76,90,105],dev_usb0_usb2_refclock_clk:[29,76,90,105],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[76,90,105],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[29,76,90,105],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:29,dev_usb1_aclk_clk:[90,105],dev_usb1_buf_clk:[90,105],dev_usb1_clk_lpm_clk:[90,105],dev_usb1_pclk_clk:[90,105],dev_usb1_pipe_refclk:[90,105],dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:[90,105],dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:[90,105],dev_usb1_pipe_rxclk:[90,105],dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:[90,105],dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:[90,105],dev_usb1_pipe_rxfclk:[90,105],dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:[90,105],dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:[90,105],dev_usb1_pipe_txclk:[90,105],dev_usb1_pipe_txfclk:[90,105],dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:[90,105],dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:[90,105],dev_usb1_pipe_txmclk:[90,105],dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:[90,105],dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:[90,105],dev_usb1_usb2_apb_pclk_clk:[90,105],dev_usb1_usb2_refclock_clk:[90,105],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_usb3ss0_bus_bus_clk:[44,59],dev_usb3ss0_bus_hsic_clk_clk:[44,59],dev_usb3ss0_bus_phy2_refclk960m_clk:[44,59],dev_usb3ss0_bus_pipe3_txb_clk:[44,59],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:59,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:44,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[44,59],dev_usb3ss0_bus_ref_clk:[44,59],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[44,59],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:59,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:44,dev_usb3ss0_bus_susp_clk:[44,59],dev_usb3ss0_bus_utmi_clk_clk:[44,59],dev_usb3ss1_bus_bus_clk:[44,59],dev_usb3ss1_bus_hsic_clk_clk:[44,59],dev_usb3ss1_bus_phy2_refclk960m_clk:[44,59],dev_usb3ss1_bus_pipe3_txb_clk:[44,59],dev_usb3ss1_bus_ref_clk:[44,59],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[44,59],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:59,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:44,dev_usb3ss1_bus_susp_clk:[44,59],dev_usb3ss1_bus_utmi_clk_clk:[44,59],dev_vpac0_clk:[90,105],dev_vpac0_pll_dco_clk:[90,105],dev_vpfe0_ccd_pclk_clk:[90,105],dev_vpfe0_vpfe_clk:[90,105],dev_vtm0_fix_ref2_clk:29,dev_vtm0_fix_ref_clk:29,dev_vtm0_vbusp_clk:29,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[44,59],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[44,59],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[44,59],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[44,59],dev_wkup_ddpa0_ddpa_clk:[76,90,105],dev_wkup_dmsc0_bus_dap_clk:59,dev_wkup_dmsc0_bus_ext_clk:59,dev_wkup_dmsc0_bus_func_32k_rc_clk:59,dev_wkup_dmsc0_bus_func_32k_rt_clk:59,dev_wkup_dmsc0_bus_func_mosc_clk:59,dev_wkup_dmsc0_bus_sec_efc_fclk:59,dev_wkup_dmsc0_bus_vbus_clk:59,dev_wkup_ecc_aggr0_bus_aggr_clk:[44,59],dev_wkup_esm0_bus_clk:[44,59],dev_wkup_esm0_clk:[76,90,105],dev_wkup_gpio0_bus_mmr_clk:[44,59],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[44,59],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[44,59],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[44,59],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[44,59],dev_wkup_gpio0_mmr_clk:[76,90,105],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:76,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:76,dev_wkup_gpio1_mmr_clk:[76,90,105],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:76,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:76,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:76,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:76,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[44,59],dev_wkup_gpiomux_intrtr0_intr_clk:[90,105],dev_wkup_i2c0_bus_clk:[44,59],dev_wkup_i2c0_bus_piscl:59,dev_wkup_i2c0_bus_pisys_clk:[44,59],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[44,59],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_wkup_i2c0_clk:[76,90,105],dev_wkup_i2c0_piscl:[76,90,105],dev_wkup_i2c0_pisys_clk:[76,90,105],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[90,105],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[90,105],dev_wkup_i2c0_porscl:[76,90,105],dev_wkup_pllctrl0_bus_pll_clkout_clk:[44,59],dev_wkup_pllctrl0_bus_pll_refclk_clk:[44,59],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[44,59],dev_wkup_porz_sync0_clk_12m_rc_clk:[76,90,105],dev_wkup_psc0_bus_clk:[44,59],dev_wkup_psc0_bus_slow_clk:[44,59],dev_wkup_psc0_clk:[76,90,105],dev_wkup_psc0_slow_clk:[76,90,105],dev_wkup_uart0_bus_fclk_clk:[44,59],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:59,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[44,59],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:44,dev_wkup_uart0_bus_vbusp_clk:[44,59],dev_wkup_uart0_fclk_clk:[76,90,105],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[76,90,105],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[76,90,105],dev_wkup_uart0_vbusp_clk:[76,90,105],dev_wkup_vtm0_bus_fix_ref_clk:[44,59],dev_wkup_vtm0_bus_vbusp_clk:[44,59],dev_wkup_vtm0_fix_ref2_clk:[76,90,105],dev_wkup_vtm0_fix_ref_clk:[76,90,105],dev_wkup_vtm0_vbusp_clk:[76,90,105],dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:76,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:76,dev_wkup_wakeup0_wkup_rcosc_32k_clk:76,develop:130,devgrp:[23,24,25,28],devgrp_00:[43,58,74,89,103,118,120],devgrp_01:[43,58,74,89,103,118,120],devgrp_02:120,devgrp_03:120,devgrp_04:120,devgrp_05:120,devgrp_06:120,devgrp_al:120,devgrp_boardcfg:28,devgrp_devic:28,devgrp_t:[22,23,24,25,120],devgrp_valid:28,devic:[4,5,7,8,9,10,11,12,13,14,15,17,18,19,20,22,25,28,33,40,41,48,55,56,64,71,72,75,80,87,94,101,116,122,124,126,128,131,132],device_id:[5,28],device_off:28,device_on:28,devstat:[23,35,50,66,82,96,111],df2ff3b26e37396b932efde77b1a4bea:130,diagram:[0,2,125,131],did:122,dies:13,differ:[0,2,5,11,19,20,22,23,24,33,35,48,50,64,66,80,82,94,96,109,111,121,122,123,124,125],differenti:[2,122,124],direct:[29,42,44,57,59,73,76,88,90,102,105,117,124,128],directli:[2,8,11,12,121],directori:[20,130],dirstring_typ:[20,127,130],disabl:[5,6,8,10,12,13,20,22,28,124,130],disable_main_nav_secure_proxi:22,discard:[11,19],discoveri:24,discuss:[22,120],dispc_intr_req_0:[49,65],dispc_intr_req_1:[49,65],disregard:2,distinct:130,distinguish:[13,20,127,130],distinguished_nam:[20,127,130],distribut:[2,131],div2:13,div3:13,div4:13,divid:[5,11,13,23],dkek:25,dkek_allowed_host:25,dkek_config:25,dm2dmsc:[80,88,94,102],dma:[0,2,12,75,121],dma_event_intr:[49,65,81,95,110],dma_pvu0_exp_intr:81,dmass0_bcdma_0:[31,34,39],dmass0_pktdma_0:[31,39],dmass0_ringacc_0:39,dmsc2dm:[80,88,94,102],dmsc:[0,3,9,11,13,16,19,24,25,30,31,32,33,34,38,39,45,46,47,48,49,52,53,54,60,61,63,64,65,68,69,70,77,78,79,80,81,84,85,86,91,92,93,94,95,98,99,100,106,107,108,109,110,113,114,115,121,127,131],document:[0,13,14,15,17,18,19,21,24,25,29,35,42,44,50,57,59,66,73,76,82,88,90,96,102,105,111,117,120,121,122,123,124,125,127,129,130,131,132],doe:[0,3,5,7,8,12,13,20,24,25,37,120,121,123,124,127,128,130],domain:[0,6,7,8,43,58,74,75,89,103,118,120,126,132],domgrp:[104,119],domgrp_00:[104,119,122],domgrp_01:[104,119,122],domgrp_02:122,domgrp_03:122,domgrp_04:122,domgrp_05:122,domgrp_06:122,domgrp_compat:[7,104,119,122],domgrp_t:[7,122],don:[6,12,120],done:[5,13,35,50,66,82,96,111,121,124],doorbel:11,doubl:22,down:[13,120],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[20,127,130],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:130,driven:0,driver:[5,6,8,10,23,24,28],dru:24,dsi_0_func_intr:[95,110],dsp:[0,6],dss:[50,66,96,111],dss_inst0_dispc_func_irq_proc0:[95,110],dss_inst0_dispc_func_irq_proc1:[95,110],dss_inst0_dispc_safety_error_irq_proc0:[95,110],dss_inst0_dispc_safety_error_irq_proc1:[95,110],dss_inst0_dispc_secure_irq_proc0:[95,110],dss_inst0_dispc_secure_irq_proc1:[95,110],dst_host_irq:8,dst_id:8,dst_thread:10,dual:[13,24,127],due:[2,5,6,12,13,22,24,28,121,123,125],dump:124,durat:13,dure:[12,13,20,24,28,35,41,43,50,56,58,66,72,74,82,89,96,103,111,118,120,123,130,131],each:[0,2,5,8,11,13,16,19,22,23,24,25,28,31,32,38,39,46,47,53,54,61,63,69,70,78,79,85,86,92,93,99,100,107,108,114,115,120,121,122,123,124,125,128,130],earli:[28,122],earlier:[0,120],earliest:28,early_can:122,eas:[29,44,59,76,90,105],easili:[28,123],eavesdropp:128,ecap_int:[49,65,81,95,110],ecc:[0,128],ecc_intr_err_pend:[95,110],edit:24,editor:130,effect:[25,28,120,130],effici:[0,122],efus:[0,15,17,121,123,125,127,130],egress:128,einval:5,either:[2,11,13],el2:33,element:[8,11,22,24,25],elm_porocpsinterrupt_lvl:[49,65,81,95,110],els:5,elsiz:11,emailaddress:[20,127,130],emmcsdss_intr:[49,65,81,95,110],emmcss_intr:[81,95,110],empti:[3,5,6,7,13,22,23,24,25],emu_ctrl:12,emu_ctrl_fre:12,emu_ctrl_soft:12,emul:12,emupack:130,enabl:[0,2,3,5,6,8,10,11,12,13,15,18,20,22,23,25,28,124,128,130],enc:[20,127],enc_aes_kei:127,enc_bmpk_signed_aes_kei:127,enc_smpk_signed_aes_kei:127,encod:[11,13,20,24,121,127,130],encrypt:[14,22,23,24,25,121,123,127],end:[0,3,5,20,24,28,32,47,63,79,93,108,120,127,130],end_address:16,endian:[13,20,130],enforc:[13,25,123,125,127,128,129,130],engin:[0,121,128],enodev:5,ensur:[0,5,20,22,23,24,25,125,131],entir:[28,104,119,120],entiti:[0,5,6,10,13,22,24,25,33,40,42,48,55,57,64,71,73,80,87,88,94,101,102,109,116,117,124],entitl:0,entri:[11,12,24,40,55,71,87,101,116,123,131],enumer:[2,20,23,24,29,44,59,76,90,105],eoe:[12,49,65,81,95,110],epwm_etint:[49,65,81,95,110],epwm_synco_o:34,epwm_tripzint:[49,65,81,95,110],eqep_int:[49,65,81,95,110],equal:[5,10,120,130],equival:[0,7],eras:14,err_level:[95,110],errataid:11,error:[7,9,11,12,24,28,34,42,49,57,65,73,81,88,95,102,110,117],esd:24,esm_int_cfg_lvl:[95,110],esm_int_hi_lvl:[95,110],esm_int_low_lvl:[95,110],esm_pls_event0:[34,49,65,81,95,110],esm_pls_event1:[34,49,65,81,95,110],esm_pls_event2:[34,49,65,81,95,110],especi:28,essenti:[3,5,6,7,13,22,23,24,25],establish:[13,125],etc:[0,13,28,120,124],evalu:5,even:[2,11,12,25,33,48,64,80,94,109,120,121,123,130],event:[0,7,8,9,11,12,13,23,24,28],event_pend_intr:[49,65,81,95,110],everi:[0,13,24,124],everyon:[32,47,63,79,93,108],everyth:120,evm:130,evnt_pend:[81,95,110],exact:[22,35,50,66,82,96,111],exactli:22,exampl:[2,3,6,20,22,23,24,120,122,124,128],exceed:5,except:[3,13,124,131],exchang:6,exclus:[0,6,28,120,125],exclusive_busi:28,exclusive_devic:28,exe:130,execut:[0,5,8,11,13,28,123,130],exist:[9,10,11,12,23,24],exit:[24,130],exp_intr:[49,65],expans:[9,10],expect:[2,13,22,23,24,120,123,127,130],explain:13,explicitli:[23,24,125],expon:28,expos:121,extboot_statu:3,extend:[0,3,4,5,12,20,22,28,75,126,132],extended_ch_typ:12,extens:[2,18,19,125,127,129],extern:[5,12,19,23],extra:5,extract:[18,123],extrem:[3,13,24],fact:6,factor:22,factori:[121,123,127],fail:[5,6,13,16,19,21,23,24,28],failur:[2,5,13,16,17,24],fals:[15,24,32,47,63,79,93,108],famili:[0,5,6,13,24,123,124,128,130,132],familiar:[120,121],faq:[126,132],far:[3,8],fashion:130,fast:[13,28],faster:[24,58,74,89,103,118],fault:22,favour:124,fdepth:[12,28],fdq0:28,fdq1:28,fdq2:28,fdq3:28,featur:[0,2,5,22,24,128,131],fed:121,fek:127,fenc:[22,24],fetch:[3,12,28],few:[0,20],field:[2,5,6,8,10,13,14,16,18,19,22,24,25,28,120,121,122,123,125,131],fieldvalid:20,fifo:12,figur:[0,125,127],file:[24,130],fill:[18,19,20,127,130],filter:28,finalstatu:5,find:[5,8,130],finer:5,firewal:[0,2,3,4,8,9,10,11,12,22,24,25,28,75,121,126,127,128,130,131,132],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,23,24,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,126,127,128,129,131,132],first:[2,13,23,24,25,120,129,130],fix:[22,23,24,25,123,125],flag:[5,6,7,20,23,24,25,43,58,74,89,103,104,118,119,121,130],flagsvalid:20,flash:127,flat:25,flexbl:[18,19],flexibl:125,flow:[5,24,28,49,65,81,95,110,120,125,129],flow_index:12,flow_start:12,flowid_cnt:12,flowid_start:12,flush:13,fly:8,focu:122,folder:130,follow:[0,2,3,6,8,11,12,13,16,19,20,22,23,24,25,28,29,35,41,44,50,56,59,66,72,76,82,90,96,105,111,120,121,122,124,125,127,128,129,130],forc:13,form:[24,32,47,63,79,93,108],format:[0,2,10,13,17,18,19,20,22,23,24,25,120,122,124,127,130],formula:11,forwar:0,forward:[0,5],found:[5,24,28,124,127,130],foundpar:5,four:130,fraction:[22,35,50,66,82,96,111],fragment:122,framework:20,free:[0,8,12,13,131],freed:[8,10],freeli:128,freq:[5,35,50,66,82,96,111],freq_hz:5,frequenc:[2,23,28,35,50,66,82,96,111],from:[0,2,3,5,6,7,8,10,11,12,13,15,16,17,18,19,20,22,23,24,25,28,29,32,35,44,47,50,59,63,66,76,79,82,90,93,96,105,108,111,121,122,123,124,125,127,128,129,130,131],ftbool:22,full:[3,5,6,7,13,20,22,23,24,25,120,125,128,130],fulli:10,fundament:13,further:[19,42,57,73,88,102,117,120,123,128,130],futur:[2,9,10,17,20,22,25,28],fwl:124,fwl_id:16,gain:128,gcfg:[12,28],gen_ign_bootvector:13,gen_level:[95,110],gener:[0,6,8,11,12,14,16,21,24,28,43,58,74,89,103,104,118,119,120,121,122,123,125,127,128,130,132],generic_debug:28,generic_ipc:39,get:[2,3,5,6,12,23,28,120],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:13,get_processor_control:13,get_processor_wake_reason:13,get_reset_cfg:28,getuid:130,gevt:[34,49,65,81,95,110],gic500ss_main_0:[57,73],gic_output_waker_gic_pwr0_wake_request:[95,110],gic_spi_64:88,gic_spi_65:88,gic_spi_66:88,gic_spi_67:88,gic_spi_68:88,gic_spi_69:88,gic_spi_70:88,gic_spi_71:88,gic_spi_72:88,gic_spi_73:88,gicss0:42,give:[2,5,9,13,35,50,66,82,96,111],given:[0,5,17,23,120,121],glitch:[13,23],global:[8,11,28],global_ev:8,global_soft_lock:15,goe:[2,13],going:13,gpio:[24,34,49,65],gpio_bank:[34,49,65,81,95,110],gpmc_sinterrupt:[49,65,81,95,110],gpu:[96,111],gpu_0:[47,48,57,63,64,73,93,94,102,108,109,117],gpu_1:[48,57,64,73],gpu_irq:[49,65],gqe843yqv0sag:[20,127,130],grant:[8,11,12],granular:[13,28,29,44,59,76,90,105,123],greater:[5,10,11,12,24],group:[22,25,28,75,126,132],gtc_push_ev:[34,49,65,81,95,110],guarante:[5,24,28],guid:[0,13,24,32,47,63,79,93,108,127,128],guidanc:[120,122],guidelin:24,had:[0,13],halt:13,hand:[13,21,131],handl:[0,6,7,8,12,13,20,28,32,47,63,79,93,108],handler:[23,24,28],handov:[4,126,132],handover_msg_send:25,handover_processor:13,handover_to_host_id:[25,131],handshak:6,happen:[2,130],hard:13,hardwar:[0,3,5,6,7,12,13,15,19,120,121,124],has:[0,2,5,6,13,15,19,20,21,24,25,28,29,44,59,76,90,105,120,121,123,124,125,127,128,131],hash:[20,125,127,129,130],have:[0,2,3,5,6,8,10,12,13,22,24,25,28,29,32,43,44,47,58,59,63,74,76,79,89,90,93,103,105,108,118,121,122,123,124,128,130],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,23,24,25,121,124],help:[13,24,124,130],henc:13,henceforth:0,here:[13,25,29,44,59,76,90,105,120,125,127],heterogen:0,hex:[20,124,127,130],hexadecim:130,hfosc:[23,35,50,66,82,96,111],hierarchi:22,high:[2,3,11,12,22,23,25,120,125,128,130],high_prior:[57,73,88,102,117],higher:[13,17,130],highli:22,highlight:0,his:[20,130],hit:13,hlo:[8,120],hold:[5,13],holder:[20,127,130],hole:22,home:[24,130],hop:8,host:[0,2,3,5,6,7,8,9,10,11,12,13,16,21,22,23,24,28,31,32,34,36,39,42,46,47,49,51,52,54,57,61,63,65,67,68,70,73,75,78,79,81,83,84,86,88,92,93,95,97,98,100,102,107,108,110,112,113,115,117,121,123,128,130,131],host_cfg:24,host_cfg_entri:24,host_hierarchi:25,host_hierarchy_entri:25,host_id:[13,24,25,36,51,67,83,97,112],host_id_al:[24,48,64],host_perm:25,host_system_error:[81,95,110],how:[0,6,12,13,20,22,23,24,25,28,123,125,128,130],howev:[0,2,6,11,13,19,22,23,24,28,29,44,59,76,90,105,125,131],hpb_intr:[95,110],hsdiv0:[35,82,96,111],hsdiv1:[35,50,66,82,96,111],hsdiv2:[35,50,66,82,96,111],hsdiv3:[35,50,66,82,96,111],hsdiv4:[35,50,66,82,96,111],hsdiv5:[35,82,96,111],hsdiv6:[35,82,96,111],hsdiv7:[35,82,96,111],hsdiv8:[35,82,96,111],hsm:0,html:24,http:[20,24],huge:28,human:[3,28],hw_read_lock:15,hw_write_lock:15,hyp:33,hypervisor:11,hypothet:[5,13],i00_lvl:[49,65],i01_lvl:[49,65],i02_lvl:[49,65],i03_lvl:[49,65],i04_lvl:[49,65],i05_lvl:[49,65],i06_lvl:[49,65],i07_lvl:[49,65],i08_lvl:[49,65],i09_lvl:[49,65],i10_lvl:[49,65],i11_lvl:[49,65],i12_lvl:[49,65],i13_lvl:[49,65],i14_lvl:[49,65],i15_lvl:[49,65],i2023:11,i2c:120,i3c__int:[81,95,110],ia_global_ev:28,ia_id:8,ia_vint:28,ia_vint_status_bit:28,icss:[6,48,64],icssg0_rx:[38,53,69],icssg0_tx:[38,53,69],icssg1_rx:[38,53,69],icssg1_tx:[38,53,69],icssg2_rx:[53,69],icssg2_tx:[53,69],icssg:[33,47,63,94,109],icssg_0:[33,42,48,57,64,73,94,102,109,117],icssg_0_rx_chan:[31,39],icssg_0_tx_chan:[31,39],icssg_1:[48,57,64,73],icssg_1_rx_chan:[31,39],icssg_1_tx_chan:[31,39],icssg_2:[48,57,64,73],identif:[33,42,48,57,64,73,80,88,94,102,109,117,120,122],identifi:[2,5,6,13,18,20,23,24,28,32,47,63,75,79,93,104,108,119,121,122,124,130],ids:[28,124],iec:20,ignor:[5,6,11,12,15,25,28,121,130],illustr:127,imag:[3,125,129],image_addr_hi:17,image_addr_lo:17,image_address_hi:13,image_address_lo:13,image_s:13,images:20,immedi:[22,28],impact:[0,13,28,120],implement:[0,2,3,5,6,7,8,11,13,22,23,24,25,29,44,59,76,90,105,124],impli:[13,23,29,32,44,47,59,63,76,79,90,93,105,108,120,123],improv:125,in_intr:[49,65,81,95,110],inact:22,includ:[0,2,5,6,8,12,20,120,124,130,131],inclus:24,incom:[29,44,59,76,90,105],increas:[11,120,125,129],increment:130,indefinit:128,independ:[0,3,6,13,25,123,125],index:[8,9,10,11,12,15,16,24,28,31,34,39,46,49,52,54,61,65,68,70,78,81,84,86,92,95,98,100,107,110,113,115],indic:[2,3,5,6,12,13,15,16,17,19,20,21,25,28,33,48,64,80,94,109,120,130],individu:[6,9,11,12,35,50,66,82,96,111,123,130],infer:127,infifo_level:[95,110],info:[3,12,16,28],inform:[0,3,5,6,8,9,10,11,12,13,14,15,17,18,20,21,24,28,29,30,31,32,33,34,35,36,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,127,130,131],infrastructur:3,ingress:128,ingroup_level:[95,110],init:[28,35,43,50,58,66,74,82,89,96,103,111,118],init_err:[49,65],initalvector:20,initi:[2,3,5,13,20,25,28,43,58,74,89,103,118,121,124,125,129,131],initialvector:[20,125],inlin:24,inline_sort:24,input:[5,8,11,12,14,17,23,24,28,29,31,35,38,39,44,46,50,52,53,54,59,61,66,68,69,70,76,78,82,84,85,86,90,92,96,98,99,100,105,107,111,113,114,115,121,122,129],insecur:22,insert:2,insid:[28,121,130],instal:130,instanc:[13,14,23,24,120,122,128],instead:[5,20,24,120,121,123,125,129],instrument:[0,4,130,132],insur:6,int_cal_l:[49,65],intact:2,intaggr_levi_pend:[34,81,95,110],intaggr_vintr_pend:[49,65,81,95,110],integ:[20,127,130],integ_check:2,integr:[0,22,24,25,125,129],intend:[3,25,33,48,64,80,94,109],intent:[2,16],intention:22,interact:[0,2,3,13],interchang:0,interconnect:[20,32,47,63,79,93,108,124],interest:[5,28,120],interfac:[0,4,13,18,28,34,49,65,81,95,110,121,124,132],intern:[5,8,11,12,13,16,24,32,47,63,79,93,108,131],interpret:[0,2,5,12,20,28,132],interrupt:[0,2,8,13,28,75],intiti:20,intput:24,intr:[34,49,65,81,95,110],intr_224:[88,102,117],intr_225:[88,102,117],intr_226:[88,102,117],intr_227:[88,102,117],intr_64:[42,88,102,117],intr_65:[42,88,102,117],intr_66:[42,88,102,117],intr_67:[42,88,102,117],intr_69:88,intr_70:[88,102],intr_71:[88,102],intr_72:[88,102],intr_73:[88,102],intr_74:[88,102],intr_75:102,intr_done_level:[49,65,81,95,110],intr_pend:[49,65,81,95,110],intr_spi:[49,65,81,95,110],intr_wwd:[95,110],introduc:[0,120,124],introduct:132,invalid:[5,12,15,20,22,24,28,49,65,81,95,110,120],invalid_st:28,invas:13,invoc:13,invok:[6,13,23,120,121,122,131],involv:[13,19,23,24],invovl:13,io_pvu0_exp_intr:81,io_tbu0_ras_intr:[95,110],ir_input:28,ir_inst:24,ir_output:28,iram:131,irbit:130,irq:[4,6,11,12,28,42,57,73,81,88,95,102,110,117,124],irq_dst_host_irq:28,irq_dst_id:28,irq_global_ev:28,irq_ia_id:28,irq_ia_init:28,irq_ia_map_vint:28,irq_ia_oes_get:28,irq_ia_oes_set:28,irq_ia_unmap_vint:28,irq_init:28,irq_ir_cfg:28,irq_ir_clr:28,irq_ir_init:28,irq_releaes_respons:8,irq_releas:[8,28],irq_secondary_host:28,irq_set:[8,28],irq_set_respons:8,irq_src_id:28,irq_src_index:28,irq_vint:28,irq_vint_status_bit_index:28,irrespect:123,isc:[11,131],islana:33,island:[0,33,48,64,80,94,109],iso:20,isol:[6,22,23,25],issu:[5,7,121],iter:[11,13],iterationcnt:[20,125],itm:[22,28],its:[2,5,9,11,12,13,20,121,128,130],itself:[0,13,128],itu:20,j7200:[13,132],j7200_dev_a72ss0_core0:[76,77,89],j7200_dev_a72ss0_core0_0:[76,77,89],j7200_dev_a72ss0_core0_1:[76,77,89],j7200_dev_atl0:[76,77,89],j7200_dev_board0:[76,77,89],j7200_dev_cmpevent_intrtr0:[76,77,81,87,89],j7200_dev_compute_cluster0:[76,77,89],j7200_dev_compute_cluster0_cfg_wrap:[77,89],j7200_dev_compute_cluster0_clec:[77,89],j7200_dev_compute_cluster0_core_cor:[77,89],j7200_dev_compute_cluster0_debug_wrap:[77,89],j7200_dev_compute_cluster0_divh2_divh0:[77,89],j7200_dev_compute_cluster0_divp_tft0:[77,89],j7200_dev_compute_cluster0_dmsc_wrap:[77,89],j7200_dev_compute_cluster0_en_msmc_domain:[77,89],j7200_dev_compute_cluster0_gic500ss:[77,81,89],j7200_dev_compute_cluster0_pbist_wrap:[76,77,89],j7200_dev_cpsw0:[76,77,81,89],j7200_dev_cpsw_tx_rgmii0:[76,77,89],j7200_dev_cpt2_aggr0:[76,77,89],j7200_dev_cpt2_aggr1:[76,77,89],j7200_dev_cpt2_aggr2:[76,77,89],j7200_dev_cpt2_aggr3:[76,77,89],j7200_dev_dcc0:[76,77,81,89],j7200_dev_dcc1:[76,77,81,89],j7200_dev_dcc2:[76,77,81,89],j7200_dev_dcc3:[76,77,81,89],j7200_dev_dcc4:[76,77,81,89],j7200_dev_dcc5:[76,77,81,89],j7200_dev_dcc6:[76,77,81,89],j7200_dev_ddr0:[76,77,81,89],j7200_dev_debugss_wrap0:[76,77,89],j7200_dev_ecap0:[76,77,81,89],j7200_dev_ecap1:[76,77,81,89],j7200_dev_ecap2:[76,77,81,89],j7200_dev_ehrpwm0:[76,77,81,89],j7200_dev_ehrpwm1:[76,77,81,89],j7200_dev_ehrpwm2:[76,77,81,89],j7200_dev_ehrpwm3:[76,77,81,89],j7200_dev_ehrpwm4:[76,77,81,89],j7200_dev_ehrpwm5:[76,77,81,89],j7200_dev_elm0:[76,77,81,89],j7200_dev_emif_data_0_vd:[77,89],j7200_dev_eqep0:[76,77,81,89],j7200_dev_eqep1:[76,77,81,89],j7200_dev_eqep2:[76,77,81,89],j7200_dev_esm0:[76,77,81,89],j7200_dev_ffi_main_infra_cbass_vd:[77,89],j7200_dev_ffi_main_ip_cbass_vd:[77,89],j7200_dev_ffi_main_rc_cbass_vd:[77,89],j7200_dev_gpio0:[76,77,81,89],j7200_dev_gpio2:[76,77,81,89],j7200_dev_gpio4:[76,77,81,89],j7200_dev_gpio6:[76,77,81,89],j7200_dev_gpiomux_intrtr0:[76,77,81,87,89],j7200_dev_gpmc0:[76,77,81,89],j7200_dev_gtc0:[76,77,81,89],j7200_dev_i2c0:[76,77,81,89],j7200_dev_i2c1:[76,77,81,89],j7200_dev_i2c2:[76,77,81,89],j7200_dev_i2c3:[76,77,81,89],j7200_dev_i2c4:[76,77,81,89],j7200_dev_i2c5:[76,77,81,89],j7200_dev_i2c6:[76,77,81,89],j7200_dev_i3c0:[76,77,81,89],j7200_dev_led0:[76,77,89],j7200_dev_main0:[77,89],j7200_dev_main2mcu_lvl_intrtr0:[77,81,87,89],j7200_dev_main2mcu_pls_intrtr0:[77,81,87,89],j7200_dev_main2wkupmcu_vd:[77,89],j7200_dev_mcan0:[76,77,81,89],j7200_dev_mcan10:[76,77,81,89],j7200_dev_mcan11:[76,77,81,89],j7200_dev_mcan12:[76,77,81,89],j7200_dev_mcan13:[76,77,81,89],j7200_dev_mcan14:[76,77,81,89],j7200_dev_mcan15:[76,77,81,89],j7200_dev_mcan16:[76,77,81,89],j7200_dev_mcan17:[76,77,81,89],j7200_dev_mcan1:[76,77,81,89],j7200_dev_mcan2:[76,77,81,89],j7200_dev_mcan3:[76,77,81,89],j7200_dev_mcan4:[76,77,81,89],j7200_dev_mcan5:[76,77,81,89],j7200_dev_mcan6:[76,77,81,89],j7200_dev_mcan7:[76,77,81,89],j7200_dev_mcan8:[76,77,81,89],j7200_dev_mcan9:[76,77,81,89],j7200_dev_mcasp0:[76,77,81,89],j7200_dev_mcasp1:[76,77,81,89],j7200_dev_mcasp2:[76,77,81,89],j7200_dev_mcspi0:[76,77,81,89],j7200_dev_mcspi1:[76,77,81,89],j7200_dev_mcspi2:[76,77,81,89],j7200_dev_mcspi3:[76,77,81,89],j7200_dev_mcspi4:[76,77,81,89],j7200_dev_mcspi5:[76,77,81,89],j7200_dev_mcspi6:[76,77,81,89],j7200_dev_mcspi7:[76,77,81,89],j7200_dev_mcu_adc0:[76,77,89],j7200_dev_mcu_adc1:[76,77,89],j7200_dev_mcu_cpsw0:[76,77,81,89],j7200_dev_mcu_cpt2_aggr0:[76,77,89],j7200_dev_mcu_dcc0:[76,77,89],j7200_dev_mcu_dcc1:[76,77,89],j7200_dev_mcu_dcc2:[76,77,89],j7200_dev_mcu_esm0:[76,77,89],j7200_dev_mcu_fss0:[77,89],j7200_dev_mcu_fss0_fsas_0:[76,77,89],j7200_dev_mcu_fss0_hyperbus1p0_0:[76,77,89],j7200_dev_mcu_fss0_ospi_0:[76,77,89],j7200_dev_mcu_fss0_ospi_1:[76,77,89],j7200_dev_mcu_i2c0:[76,77,89],j7200_dev_mcu_i2c1:[76,77,89],j7200_dev_mcu_i3c0:[76,77,89],j7200_dev_mcu_i3c1:[76,77,89],j7200_dev_mcu_mcan0:[76,77,89],j7200_dev_mcu_mcan1:[76,77,89],j7200_dev_mcu_mcspi0:[76,77,89],j7200_dev_mcu_mcspi1:[76,77,89],j7200_dev_mcu_mcspi2:[76,77,89],j7200_dev_mcu_navss0:[77,85,89],j7200_dev_mcu_navss0_intr_0:[76,77,81,87,89],j7200_dev_mcu_navss0_mcrc_0:[76,77,81,89],j7200_dev_mcu_navss0_modss:[76,77,89],j7200_dev_mcu_navss0_proxy0:[76,77,84,87,89],j7200_dev_mcu_navss0_ringacc0:[76,77,81,86,87,89],j7200_dev_mcu_navss0_udmap_0:[76,77,78,81,87,89],j7200_dev_mcu_navss0_udmass:[76,77,89],j7200_dev_mcu_navss0_udmass_inta_0:[76,77,81,87,89],j7200_dev_mcu_pbist0:[76,77,89],j7200_dev_mcu_pbist1:[76,77,89],j7200_dev_mcu_pbist2:[76,77,89],j7200_dev_mcu_r5fss0:[77,89],j7200_dev_mcu_r5fss0_core0:[76,77,81,89],j7200_dev_mcu_r5fss0_core1:[76,77,81,89],j7200_dev_mcu_rti0:[76,77,89],j7200_dev_mcu_rti1:[76,77,89],j7200_dev_mcu_sa2_ul0:[76,77,89],j7200_dev_mcu_timer0:[76,77,89],j7200_dev_mcu_timer1:[76,77,89],j7200_dev_mcu_timer2:[76,77,89],j7200_dev_mcu_timer3:[76,77,89],j7200_dev_mcu_timer4:[76,77,89],j7200_dev_mcu_timer5:[76,77,89],j7200_dev_mcu_timer6:[76,77,89],j7200_dev_mcu_timer7:[76,77,89],j7200_dev_mcu_timer8:[76,77,89],j7200_dev_mcu_timer9:[76,77,89],j7200_dev_mcu_uart0:[76,77,89],j7200_dev_mmcsd0:[76,77,81,89],j7200_dev_mmcsd1:[76,77,81,89],j7200_dev_navss0:[76,77,81,85,89],j7200_dev_navss0_cpts_0:[76,77,81,89],j7200_dev_navss0_dti_0:[76,77,89],j7200_dev_navss0_intr_router_0:[76,77,81,87,89],j7200_dev_navss0_mailbox_0:[76,77,81,89],j7200_dev_navss0_mailbox_10:[76,77,81,89],j7200_dev_navss0_mailbox_11:[76,77,81,89],j7200_dev_navss0_mailbox_1:[76,77,81,89],j7200_dev_navss0_mailbox_2:[76,77,81,89],j7200_dev_navss0_mailbox_3:[76,77,81,89],j7200_dev_navss0_mailbox_4:[76,77,81,89],j7200_dev_navss0_mailbox_5:[76,77,81,89],j7200_dev_navss0_mailbox_6:[76,77,81,89],j7200_dev_navss0_mailbox_7:[76,77,81,89],j7200_dev_navss0_mailbox_8:[76,77,81,89],j7200_dev_navss0_mailbox_9:[76,77,81,89],j7200_dev_navss0_mcrc_0:[76,77,81,89],j7200_dev_navss0_modss:[76,77,89],j7200_dev_navss0_modss_inta_0:[76,77,81,87,89],j7200_dev_navss0_modss_inta_1:[76,77,81,87,89],j7200_dev_navss0_proxy_0:[76,77,84,87,89],j7200_dev_navss0_ringacc_0:[76,77,81,86,87,89],j7200_dev_navss0_spinlock_0:[76,77,89],j7200_dev_navss0_tbu_0:[76,77,89],j7200_dev_navss0_timermgr_0:[76,77,89],j7200_dev_navss0_timermgr_1:[76,77,89],j7200_dev_navss0_udmap_0:[76,77,78,81,87,89],j7200_dev_navss0_udmass:[76,77,89],j7200_dev_navss0_udmass_inta_0:[76,77,81,87,89],j7200_dev_navss0_virtss:[76,77,81,89],j7200_dev_pbist0:[76,77,89],j7200_dev_pbist1:[76,77,89],j7200_dev_pbist2:[76,77,89],j7200_dev_pcie1:[76,77,81,89],j7200_dev_psc0:[76,77,89],j7200_dev_r5fss0:[77,89],j7200_dev_r5fss0_core0:[76,77,81,89],j7200_dev_r5fss0_core1:[76,77,81,89],j7200_dev_rti0:[76,77,89],j7200_dev_rti1:[76,77,89],j7200_dev_rti28:[76,77,89],j7200_dev_rti29:[76,77,89],j7200_dev_serdes_10g1:[76,77,89],j7200_dev_stm0:[76,77,89],j7200_dev_timer0:[76,77,81,89],j7200_dev_timer10:[76,77,81,89],j7200_dev_timer11:[76,77,81,89],j7200_dev_timer12:[76,77,81,89],j7200_dev_timer13:[76,77,81,89],j7200_dev_timer14:[76,77,81,89],j7200_dev_timer15:[76,77,81,89],j7200_dev_timer16:[76,77,81,89],j7200_dev_timer17:[76,77,81,89],j7200_dev_timer18:[76,77,81,89],j7200_dev_timer19:[76,77,81,89],j7200_dev_timer1:[76,77,81,89],j7200_dev_timer2:[76,77,81,89],j7200_dev_timer3:[76,77,81,89],j7200_dev_timer4:[76,77,81,89],j7200_dev_timer5:[76,77,81,89],j7200_dev_timer6:[76,77,81,89],j7200_dev_timer7:[76,77,81,89],j7200_dev_timer8:[76,77,81,89],j7200_dev_timer9:[76,77,81,89],j7200_dev_timesync_intrtr0:[77,81,87,89],j7200_dev_uart0:[76,77,81,89],j7200_dev_uart1:[76,77,81,89],j7200_dev_uart2:[76,77,81,89],j7200_dev_uart3:[76,77,81,89],j7200_dev_uart4:[76,77,81,89],j7200_dev_uart5:[76,77,81,89],j7200_dev_uart6:[76,77,81,89],j7200_dev_uart7:[76,77,81,89],j7200_dev_uart8:[76,77,81,89],j7200_dev_uart9:[76,77,81,89],j7200_dev_usb0:[76,77,81,89],j7200_dev_wkup_ddpa0:[76,77,89],j7200_dev_wkup_dmsc0:[77,89],j7200_dev_wkup_esm0:[76,77,81,89],j7200_dev_wkup_gpio0:[76,77,81,89],j7200_dev_wkup_gpio1:[76,77,81,89],j7200_dev_wkup_gpiomux_intrtr0:[77,81,87,89],j7200_dev_wkup_i2c0:[76,77,89],j7200_dev_wkup_porz_sync0:[76,77,89],j7200_dev_wkup_psc0:[76,77,89],j7200_dev_wkup_uart0:[76,77,89],j7200_dev_wkup_vtm0:[76,77,89],j7200_dev_wkup_wakeup0:[76,77,89],j7200_dev_wkupmcu2main_vd:[77,89],j721e:[13,24,28,128,132],j721e_dev_a72ss0:[90,91,103,105,106,118],j721e_dev_a72ss0_core0:[90,91,103,105,106,118],j721e_dev_a72ss0_core1:[90,91,103,105,106,118],j721e_dev_aasrc0:[90,91,95,103,105,106,110,118],j721e_dev_atl0:[90,91,103,105,106,118],j721e_dev_board0:[90,91,103,105,106,118],j721e_dev_c66ss0:[91,103,106,118],j721e_dev_c66ss0_core0:[90,91,95,103,105,106,110,118],j721e_dev_c66ss0_introuter0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_c66ss0_pbist0:[91,103,106,118],j721e_dev_c66ss1:[91,103,106,118],j721e_dev_c66ss1_core0:[90,91,95,103,105,106,110,118],j721e_dev_c66ss1_introuter0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_c66ss1_pbist0:[91,103,106,118],j721e_dev_c71ss0:[90,91,103,105,106,118],j721e_dev_c71ss0_mma:[90,91,103,105,106,118],j721e_dev_c71x_0_pbist_vd:[91,103,106,118],j721e_dev_cmpevent_intrtr0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_compute_cluster0:[91,95,103,106,110,118],j721e_dev_compute_cluster0_cfg_wrap:[90,91,103,105,106,118],j721e_dev_compute_cluster0_clec:[90,91,95,103,105,106,110,118],j721e_dev_compute_cluster0_core_cor:[90,91,103,105,106,118],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[90,91,103,105,106,118],j721e_dev_compute_cluster0_debug_wrap:[90,91,103,105,106,118],j721e_dev_compute_cluster0_divh2_divh0:[91,103,106,118],j721e_dev_compute_cluster0_divp_tft0:[91,103,106,118],j721e_dev_compute_cluster0_dmsc_wrap:[90,91,103,105,106,118],j721e_dev_compute_cluster0_en_msmc_domain:[90,91,103,105,106,118],j721e_dev_compute_cluster0_gic500ss:[90,91,95,103,105,106,110,118],j721e_dev_compute_cluster0_pbist_wrap:[90,91,103,105,106,118],j721e_dev_cpsw0:[90,91,95,103,105,106,110,118],j721e_dev_cpt2_aggr0:[90,91,103,105,106,118],j721e_dev_cpt2_aggr1:[90,91,103,105,106,118],j721e_dev_cpt2_aggr2:[90,91,103,105,106,118],j721e_dev_csi_psilss0:[90,91,103,105,106,118],j721e_dev_csi_rx_if0:[90,91,95,103,105,106,110,118],j721e_dev_csi_rx_if1:[90,91,95,103,105,106,110,118],j721e_dev_csi_tx_if0:[90,91,95,103,105,106,110,118],j721e_dev_dcc0:[90,91,95,103,105,106,110,118],j721e_dev_dcc10:[90,91,95,103,105,106,110,118],j721e_dev_dcc11:[90,91,95,103,105,106,110,118],j721e_dev_dcc12:[90,91,95,103,105,106,110,118],j721e_dev_dcc1:[90,91,95,103,105,106,110,118],j721e_dev_dcc2:[90,91,95,103,105,106,110,118],j721e_dev_dcc3:[90,91,95,103,105,106,110,118],j721e_dev_dcc4:[90,91,95,103,105,106,110,118],j721e_dev_dcc5:[90,91,95,103,105,106,110,118],j721e_dev_dcc6:[90,91,95,103,105,106,110,118],j721e_dev_dcc7:[90,91,95,103,105,106,110,118],j721e_dev_dcc8:[90,91,95,103,105,106,110,118],j721e_dev_dcc9:[90,91,95,103,105,106,110,118],j721e_dev_ddr0:[90,91,95,103,105,106,110,118],j721e_dev_debugss_wrap0:[90,91,103,105,106,118],j721e_dev_decoder0:[90,91,95,103,105,106,110,118],j721e_dev_dmpac0:[90,91,103,105,106,118],j721e_dev_dmpac0_sde_0:[90,91,103,105,106,118],j721e_dev_dphy_rx0:[90,91,103,105,106,118],j721e_dev_dphy_rx1:[90,91,103,105,106,118],j721e_dev_dphy_tx0:[90,91,103,105,106,118],j721e_dev_dss0:[90,91,95,103,105,106,110,118],j721e_dev_dss_dsi0:[90,91,95,103,105,106,110,118],j721e_dev_dss_edp0:[90,91,95,103,105,106,110,118],j721e_dev_ecap0:[90,91,95,103,105,106,110,118],j721e_dev_ecap1:[90,91,95,103,105,106,110,118],j721e_dev_ecap2:[90,91,95,103,105,106,110,118],j721e_dev_ehrpwm0:[90,91,95,103,105,106,110,118],j721e_dev_ehrpwm1:[90,91,95,103,105,106,110,118],j721e_dev_ehrpwm2:[90,91,95,103,105,106,110,118],j721e_dev_ehrpwm3:[90,91,95,103,105,106,110,118],j721e_dev_ehrpwm4:[90,91,95,103,105,106,110,118],j721e_dev_ehrpwm5:[90,91,95,103,105,106,110,118],j721e_dev_elm0:[90,91,95,103,105,106,110,118],j721e_dev_emif_data_0_vd:[91,103,106,118],j721e_dev_encoder0:[90,91,95,103,105,106,110,118],j721e_dev_eqep0:[90,91,95,103,105,106,110,118],j721e_dev_eqep1:[90,91,95,103,105,106,110,118],j721e_dev_eqep2:[90,91,95,103,105,106,110,118],j721e_dev_esm0:[90,91,95,103,105,106,110,118],j721e_dev_gpio0:[90,91,95,103,105,106,110,118],j721e_dev_gpio1:[90,91,95,103,105,106,110,118],j721e_dev_gpio2:[90,91,95,103,105,106,110,118],j721e_dev_gpio3:[90,91,95,103,105,106,110,118],j721e_dev_gpio4:[90,91,95,103,105,106,110,118],j721e_dev_gpio5:[90,91,95,103,105,106,110,118],j721e_dev_gpio6:[90,91,95,103,105,106,110,118],j721e_dev_gpio7:[90,91,95,103,105,106,110,118],j721e_dev_gpiomux_intrtr0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_gpmc0:[90,91,95,103,105,106,110,118],j721e_dev_gpu0:[91,103,106,118],j721e_dev_gpu0_dft_pbist_0:[91,103,106,118],j721e_dev_gpu0_gpu_0:[90,91,103,105,106,118],j721e_dev_gpu0_gpucore_0:[91,103,106,118],j721e_dev_gtc0:[90,91,95,103,105,106,110,118],j721e_dev_i2c0:[90,91,95,103,105,106,110,118],j721e_dev_i2c1:[90,91,95,103,105,106,110,118],j721e_dev_i2c2:[90,91,95,103,105,106,110,118],j721e_dev_i2c3:[90,91,95,103,105,106,110,118],j721e_dev_i2c4:[90,91,95,103,105,106,110,118],j721e_dev_i2c5:[90,91,95,103,105,106,110,118],j721e_dev_i2c6:[90,91,95,103,105,106,110,118],j721e_dev_i3c0:[90,91,95,103,105,106,110,118],j721e_dev_led0:[90,91,103,105,106,118],j721e_dev_main2mcu_lvl_intrtr0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_main2mcu_pls_intrtr0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_main2wkupmcu_vd:[91,103,106,118],j721e_dev_mcan0:[90,91,95,103,105,106,110,118],j721e_dev_mcan10:[90,91,95,103,105,106,110,118],j721e_dev_mcan11:[90,91,95,103,105,106,110,118],j721e_dev_mcan12:[90,91,95,103,105,106,110,118],j721e_dev_mcan13:[90,91,95,103,105,106,110,118],j721e_dev_mcan1:[90,91,95,103,105,106,110,118],j721e_dev_mcan2:[90,91,95,103,105,106,110,118],j721e_dev_mcan3:[90,91,95,103,105,106,110,118],j721e_dev_mcan4:[90,91,95,103,105,106,110,118],j721e_dev_mcan5:[90,91,95,103,105,106,110,118],j721e_dev_mcan6:[90,91,95,103,105,106,110,118],j721e_dev_mcan7:[90,91,95,103,105,106,110,118],j721e_dev_mcan8:[90,91,95,103,105,106,110,118],j721e_dev_mcan9:[90,91,95,103,105,106,110,118],j721e_dev_mcasp0:[90,91,95,103,105,106,110,118],j721e_dev_mcasp10:[90,91,95,103,105,106,110,118],j721e_dev_mcasp11:[90,91,95,103,105,106,110,118],j721e_dev_mcasp1:[90,91,95,103,105,106,110,118],j721e_dev_mcasp2:[90,91,95,103,105,106,110,118],j721e_dev_mcasp3:[90,91,95,103,105,106,110,118],j721e_dev_mcasp4:[90,91,95,103,105,106,110,118],j721e_dev_mcasp5:[90,91,95,103,105,106,110,118],j721e_dev_mcasp6:[90,91,95,103,105,106,110,118],j721e_dev_mcasp7:[90,91,95,103,105,106,110,118],j721e_dev_mcasp8:[90,91,95,103,105,106,110,118],j721e_dev_mcasp9:[90,91,95,103,105,106,110,118],j721e_dev_mcspi0:[90,91,95,103,105,106,110,118],j721e_dev_mcspi1:[90,91,95,103,105,106,110,118],j721e_dev_mcspi2:[90,91,95,103,105,106,110,118],j721e_dev_mcspi3:[90,91,95,103,105,106,110,118],j721e_dev_mcspi4:[90,91,95,103,105,106,110,118],j721e_dev_mcspi5:[90,91,95,103,105,106,110,118],j721e_dev_mcspi6:[90,91,95,103,105,106,110,118],j721e_dev_mcspi7:[90,91,95,103,105,106,110,118],j721e_dev_mcu_adc12_16ffc0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_adc12_16ffc1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_cpsw0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_cpt2_aggr0:[90,91,103,105,106,118],j721e_dev_mcu_dcc0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_dcc1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_dcc2:[90,91,95,103,105,106,110,118],j721e_dev_mcu_esm0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_fss0:[91,103,106,118],j721e_dev_mcu_fss0_fsas_0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_fss0_hyperbus1p0_0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_fss0_ospi_0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_fss0_ospi_1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_i2c0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_i2c1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_i3c0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_i3c1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_mcan0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_mcan1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_mcspi0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_mcspi1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_mcspi2:[90,91,95,103,105,106,110,118],j721e_dev_mcu_navss0:[91,99,103,106,114,118],j721e_dev_mcu_navss0_intr_0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_mcu_navss0_mcrc_0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_navss0_modss:[90,91,103,105,106,118],j721e_dev_mcu_navss0_proxy0:[90,91,98,101,103,105,106,113,116,118],j721e_dev_mcu_navss0_ringacc0:[90,91,95,100,101,103,105,106,110,115,116,118],j721e_dev_mcu_navss0_udmap_0:[90,91,92,95,101,103,105,106,107,110,116,118],j721e_dev_mcu_navss0_udmass:[90,91,103,105,106,118],j721e_dev_mcu_navss0_udmass_inta_0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_mcu_pbist0:[91,103,106,118],j721e_dev_mcu_pbist1:[91,103,106,118],j721e_dev_mcu_r5fss0:[91,103,106,118],j721e_dev_mcu_r5fss0_core0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_r5fss0_core1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_rti0:[90,91,103,105,106,118],j721e_dev_mcu_rti1:[90,91,103,105,106,118],j721e_dev_mcu_sa2_ul0:[90,91,95,103,105,106,110,118,128],j721e_dev_mcu_timer0:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer1:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer2:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer3:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer4:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer5:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer6:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer7:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer8:[90,91,95,103,105,106,110,118],j721e_dev_mcu_timer9:[90,91,95,103,105,106,110,118],j721e_dev_mcu_uart0:[90,91,95,103,105,106,110,118],j721e_dev_mlb0:[90,91,95,103,105,106,110,118],j721e_dev_mmcsd0:[90,91,95,103,105,106,110,118],j721e_dev_mmcsd1:[90,91,95,103,105,106,110,118],j721e_dev_mmcsd2:[90,91,95,103,105,106,110,118],j721e_dev_navss0:[90,91,95,99,103,105,106,110,114,118],j721e_dev_navss0_cpts_0:[90,91,95,103,105,106,110,118],j721e_dev_navss0_dti_0:[90,91,103,105,106,118],j721e_dev_navss0_intr_router_0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_navss0_mailbox_0:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_10:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_11:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_1:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_2:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_3:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_4:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_5:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_6:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_7:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_8:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mailbox_9:[90,91,95,103,105,106,110,118],j721e_dev_navss0_mcrc_0:[90,91,95,103,105,106,110,118],j721e_dev_navss0_modss:[90,91,103,105,106,118],j721e_dev_navss0_modss_intaggr_0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_navss0_modss_intaggr_1:[90,91,95,101,103,105,106,110,116,118],j721e_dev_navss0_proxy_0:[90,91,98,101,103,105,106,113,116,118],j721e_dev_navss0_ringacc_0:[90,91,95,100,101,103,105,106,110,115,116,118],j721e_dev_navss0_spinlock_0:[90,91,103,105,106,118],j721e_dev_navss0_tbu_0:[90,91,95,103,105,106,110,118],j721e_dev_navss0_tcu_0:[90,91,95,103,105,106,110,118],j721e_dev_navss0_timermgr_0:[90,91,103,105,106,118],j721e_dev_navss0_timermgr_1:[90,91,103,105,106,118],j721e_dev_navss0_udmap_0:[90,91,92,95,101,103,105,106,107,110,116,118],j721e_dev_navss0_udmass:[90,91,103,105,106,118],j721e_dev_navss0_udmass_intaggr_0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_navss0_virtss:[90,91,103,105,106,118],j721e_dev_pbist0:[91,103,106,118],j721e_dev_pbist10:[91,103,106,118],j721e_dev_pbist1:[91,103,106,118],j721e_dev_pbist2:[91,103,106,118],j721e_dev_pbist3:[91,103,106,118],j721e_dev_pbist4:[91,103,106,118],j721e_dev_pbist5:[91,103,106,118],j721e_dev_pbist6:[91,103,106,118],j721e_dev_pbist7:[91,103,106,118],j721e_dev_pbist9:[91,103,106,118],j721e_dev_pcie0:[90,91,95,103,105,106,110,118],j721e_dev_pcie1:[90,91,95,103,105,106,110,118],j721e_dev_pcie2:[90,91,95,103,105,106,110,118],j721e_dev_pcie3:[90,91,95,103,105,106,110,118],j721e_dev_pru_icssg0:[90,91,95,103,105,106,110,118],j721e_dev_pru_icssg1:[90,91,95,103,105,106,110,118],j721e_dev_psc0:[90,91,103,105,106,118],j721e_dev_r5fss0:[91,103,106,118],j721e_dev_r5fss0_core0:[90,91,95,103,105,106,110,118],j721e_dev_r5fss0_core1:[90,91,95,103,105,106,110,118],j721e_dev_r5fss0_introuter0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_r5fss1:[91,103,106,118],j721e_dev_r5fss1_core0:[90,91,95,103,105,106,110,118],j721e_dev_r5fss1_core1:[90,91,95,103,105,106,110,118],j721e_dev_r5fss1_introuter0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_rti0:[90,91,103,105,106,118],j721e_dev_rti15:[90,91,103,105,106,118],j721e_dev_rti16:[90,91,103,105,106,118],j721e_dev_rti1:[90,91,103,105,106,118],j721e_dev_rti24:[90,91,95,103,105,106,110,118],j721e_dev_rti25:[90,91,95,103,105,106,110,118],j721e_dev_rti28:[90,91,103,105,106,118],j721e_dev_rti29:[90,91,103,105,106,118],j721e_dev_rti30:[90,91,103,105,106,118],j721e_dev_rti31:[90,91,103,105,106,118],j721e_dev_sa2_ul0:[90,91,95,103,105,106,110,118,128],j721e_dev_serdes_10g0:[90,91,103,105,106,118],j721e_dev_serdes_16g0:[90,91,103,105,106,118],j721e_dev_serdes_16g1:[90,91,103,105,106,118],j721e_dev_serdes_16g2:[90,91,103,105,106,118],j721e_dev_serdes_16g3:[90,91,103,105,106,118],j721e_dev_stm0:[90,91,103,105,106,118],j721e_dev_timer0:[90,91,95,103,105,106,110,118],j721e_dev_timer10:[90,91,95,103,105,106,110,118],j721e_dev_timer11:[90,91,95,103,105,106,110,118],j721e_dev_timer12:[90,91,95,103,105,106,110,118],j721e_dev_timer13:[90,91,95,103,105,106,110,118],j721e_dev_timer14:[90,91,95,103,105,106,110,118],j721e_dev_timer15:[90,91,95,103,105,106,110,118],j721e_dev_timer16:[90,91,95,103,105,106,110,118],j721e_dev_timer17:[90,91,95,103,105,106,110,118],j721e_dev_timer18:[90,91,95,103,105,106,110,118],j721e_dev_timer19:[90,91,95,103,105,106,110,118],j721e_dev_timer1:[90,91,95,103,105,106,110,118],j721e_dev_timer2:[90,91,95,103,105,106,110,118],j721e_dev_timer3:[90,91,95,103,105,106,110,118],j721e_dev_timer4:[90,91,95,103,105,106,110,118],j721e_dev_timer5:[90,91,95,103,105,106,110,118],j721e_dev_timer6:[90,91,95,103,105,106,110,118],j721e_dev_timer7:[90,91,95,103,105,106,110,118],j721e_dev_timer8:[90,91,95,103,105,106,110,118],j721e_dev_timer9:[90,91,95,103,105,106,110,118],j721e_dev_timesync_intrtr0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_uart0:[90,91,95,103,105,106,110,118],j721e_dev_uart1:[90,91,95,103,105,106,110,118],j721e_dev_uart2:[90,91,95,103,105,106,110,118],j721e_dev_uart3:[90,91,95,103,105,106,110,118],j721e_dev_uart4:[90,91,95,103,105,106,110,118],j721e_dev_uart5:[90,91,95,103,105,106,110,118],j721e_dev_uart6:[90,91,95,103,105,106,110,118],j721e_dev_uart7:[90,91,95,103,105,106,110,118],j721e_dev_uart8:[90,91,95,103,105,106,110,118],j721e_dev_uart9:[90,91,95,103,105,106,110,118],j721e_dev_ufs0:[90,91,95,103,105,106,110,118],j721e_dev_usb0:[90,91,95,103,105,106,110,118],j721e_dev_usb1:[90,91,95,103,105,106,110,118],j721e_dev_vpac0:[90,91,103,105,106,118],j721e_dev_vpfe0:[90,91,95,103,105,106,110,118],j721e_dev_wkup_ddpa0:[90,91,103,105,106,118],j721e_dev_wkup_dmsc0:[91,103,106,118],j721e_dev_wkup_esm0:[90,91,95,103,105,106,110,118],j721e_dev_wkup_gpio0:[90,91,95,103,105,106,110,118],j721e_dev_wkup_gpio1:[90,91,95,103,105,106,110,118],j721e_dev_wkup_gpiomux_intrtr0:[90,91,95,101,103,105,106,110,116,118],j721e_dev_wkup_i2c0:[90,91,95,103,105,106,110,118],j721e_dev_wkup_porz_sync0:[90,91,103,105,106,118],j721e_dev_wkup_psc0:[90,91,103,105,106,118],j721e_dev_wkup_uart0:[90,91,95,103,105,106,110,118],j721e_dev_wkup_vtm0:[90,91,95,103,105,106,110,118],j721e_dev_wkupmcu2main_vd:[91,103,106,118],j721e_legaci:75,j7_main_sec_mmr_main_0:[97,112],j7_mcu_sec_mmr_mcu_0:[97,112],j7vcl_main_sec_mmr_main_0:83,j7vcl_mcu_sec_mmr_mcu_0:83,jitter:5,job:8,json:24,jtag:[0,18,20,22,25,127],jtag_unlock_host:[25,130],judgement:13,judici:24,just:[13,33,48,64,80,94,109,128],kdf:14,kdf_context_len:14,kdf_label_and_context:14,kdf_label_and_context_len_max:14,kdf_label_len:14,keep:[2,3,6,24,28],kei:[0,2,14,18,19,22,23,24,123,125,126,128,129,130,132],kek:[4,22,126,132],kept:[0,5],key_prog_mask:17,keycnt:127,keyrev:[20,127],keyrevis:20,keyston:130,keystor:[19,75],keywr:20,keywr_aes_enc_bmek:20,keywr_aes_enc_bmpk_opt:20,keywr_aes_enc_bmpkh:20,keywr_aes_enc_keyrev:20,keywr_aes_enc_msv:20,keywr_aes_enc_smek:20,keywr_aes_enc_smpk_opt:20,keywr_aes_enc_smpkh:20,keywr_aes_enc_swrev:20,keywr_aes_enc_user_otp:20,keywr_enc_a:20,keywr_enc_bmpk_sign_a:20,keywr_enc_smpk_sign_a:20,keywrit:[4,127],kfp5ugcgwxxcfxi:[20,127,130],kind:0,kindli:0,knob:[13,19],know:[0,3,5,120],knowledg:0,known:[7,10,24,46,61,78,92,107],l2_access_latency_valu:13,l2_pipeline_latency_valu:13,l2flush_don:13,l2flushreq:13,label:[14,121,131],lack:[0,5],larg:120,larger:5,last:[6,13,20,23,24,130,131],latenc:[13,120],later:[3,120,125,130],latest:24,launch:130,layer:[2,27,132],layout:[2,12],lead:7,least:13,leav:[2,7,127],left:[8,12,28,131],legaci:132,legal:12,length:[2,14,19,20,24,121,125,129],less:5,lesser:120,let:[3,13],level:[2,13,20,25,130],levent_in:[49,65],levt:34,librari:0,like:[0,2,6,13,19,128],limit:[2,5,13,14,19,22,24,120,121,124,128,130,131],line:[6,20,130],link:[3,33,38,48,53,64,69,80,85,94,99,109,114,124],linux:[0,2,130],list:[0,2,5,9,11,12,13,14,16,19,21,22,24,28,120,121,124,127,128,129,130,131],lite:2,littl:[13,130],load:[3,6,13,125,129],loader:130,local:[6,11,24,28,130],local_rm_boardcfg:24,locat:[0,2,9,11,12,13,20,22,23,24,25,36,51,67,83,97,112,125,129,130],lock:[20,23,123,130],lockstep:[0,13],lockstep_permit:13,log2:11,log:[13,23,24,28],log_output_consol:24,log_output_fil:24,logic:[13,120],longer:13,look:[2,35,50,66,82,96,111,130],loop:[5,13,23],lost:6,low:[2,3,6,11,12,22,23,24,25],low_prior:[42,57,73,88,102,117],lower:[13,17,20,28,121],lpsc:[13,28],lpsc_main_debug_err_intr:[49,65],lpsc_main_infra_err_intr:[49,65],lpsc_per_common_err_intr:[49,65],lrst:6,lsb:[2,11,19,24],m4_0:[32,33,42],machin:[28,33,48,64,80,94,109],macro:22,made:[0,5,22,24,33,48,64,80,94,109,121],magic:[24,25],mai:[2,5,6,7,12,13,20,23,33,48,64,80,94,109,120,122,128],main2mcu:24,main:[0,20,22,23,24,25,33,35,48,50,64,66,80,82,94,96,104,109,111,119,122],main_0_c6x_0_nonsecur:[93,108],main_0_c6x_0_secur:[93,108],main_0_c6x_1_nonsecur:[93,108],main_0_c6x_1_secur:[93,108],main_0_c7x_0_nonsecur:[93,108],main_0_c7x_0_secur:[93,108],main_0_icssg_0:[32,93,108],main_0_r5_0:[33,42,80,88,94,102,109,117],main_0_r5_0_nonsecur:[32,79,93,108],main_0_r5_0_secur:[32,79,93,108],main_0_r5_1:[33,42,80,88,94,102,109,117],main_0_r5_1_nonsecur:[32,79,93,108],main_0_r5_1_secur:[32,79,93,108],main_0_r5_2:[33,42,80,88,94,102,109,117],main_0_r5_3:[33,42,80,88,94,102,109,117],main_1_r5_0:[33,42,94,102,109,117],main_1_r5_0_nonsecur:[32,93,108],main_1_r5_0_secur:[32,93,108],main_1_r5_1:[33,42,94,102,109,117],main_1_r5_1_nonsecur:[32,93,108],main_1_r5_1_secur:[32,93,108],main_1_r5_2:[33,42,94,102,109,117],main_1_r5_3:[33,42,94,102,109,117],main_isolation_en:22,main_isolation_hostid:22,maintain:[2,7,35,50,66,82,96,111,121,123,124,131],major:[2,3,22,28],make:[2,5,8,9,11,12,13,20,23,24,25,120,127,130],manag:[3,7,14,15,16,20,22,26,29,30,32,33,44,45,47,48,59,60,63,64,75,76,77,79,80,90,91,93,94,105,106,108,121,131,132],mandatori:[2,18,19,25,33,42,48,57,64,73,80,88,94,102,109,117,127,130],mani:[5,6,12,13,23,28],manipul:8,manner:[2,16,120,121,130],manual:[6,13,124],manufactur:121,map:[8,10,11,12,23,24,25,28,29,34,44,59,76,90,105,123,124],mark:[2,5,13,25,29,31,34,38,39,44,46,49,52,53,54,59,61,65,68,69,70,76,78,81,84,85,86,90,92,95,98,99,100,105,107,110,113,114,115,121,123,124],mask:[15,123],maskabl:13,master:[13,25,32,47,63,79,93,108],match:[5,13,22,24,25,130],materi:121,max:5,max_cpu_cor:20,max_freq_hz:5,max_hz:5,maximum:[2,5,11,12,14,19,22,24,40,55,71,87,101,116,123],mcanss_ext_ts_rollover_lvl_int:[81,95,110],mcanss_mcan_lvl_int:[81,95,110],mcu0:[50,66],mcu:[0,2,13,22,24,25,35,43,48,58,64,74,80,89,94,103,104,109,118,119,122],mcu_0_r5_0:[80,88,94,102,109,117],mcu_0_r5_1:[80,88,94,102,109,117],mcu_0_r5_2:[80,88,94,102,109,117],mcu_0_r5_3:[80,88,94,102,109,117],mcu_armss0_cpu0:[57,73],mcu_armss0_cpu1:[57,73],mcu_cpsw:[82,96,111],mcu_m4fss0_core0:36,mcu_navss0_ringacc0:[54,70,86,100,115],mcu_navss0_udmap0:[46,49,61,65],mcu_navss0_udmap_0:[78,81,92,95,107,110],mcu_per:[82,96,111],mcu_pulsar:[82,96,111],mcu_r5:13,mcu_r5fss0_core0:[83,88,97,102,112,117],mcu_r5fss0_core1:[83,88,97,102,112,117],mcu_sec_mmr0:[51,67,130],mcusram:131,mdio_pend:[81,95,110],mean:[3,6,13,17,20,22,24,28],meant:[5,13,122],meanwhil:3,mechan:[2,12,24],mek:[125,127,129],mem_init_di:13,member:[20,25],memori:[0,2,3,16,22,23,24,25,33,48,64,80,94,109,121,123,125,128,129,130,131],memset:5,mention:120,messag:[0,13,28,29,30,31,34,35,38,39,42,44,45,46,49,50,52,53,54,57,59,60,61,65,66,68,69,70,73,76,77,78,81,82,84,85,86,88,90,91,92,95,96,98,99,100,102,105,106,107,110,111,113,114,115,117,121,123,124,129,130,131,132],method:[18,19,124],mevt:[34,49,65,81,95,110],mhz:[0,35,50,66,82,96,111],micro:13,might:[5,13,33,48,64,80,94,109],milli:13,millisecond:125,min:5,min_cert_rev:[25,130],min_freq_hz:5,min_hz:5,mind:[3,6,33,48,64,80,94,109],minim:[0,11],minimum:[5,13,25,130],minor:[3,22,28,129],misc_lvl:[49,65],misconfigur:22,mismatch:22,mitig:[0,121],mix:120,mlbss_mlb_ahb_int:[95,110],mlbss_mlb_int:[95,110],mmr:[12,23,25,62,123,128],mmr_idx:15,mmr_val:15,mmra:128,mmu:[0,2,13],mode:[0,2,11,13,28,120,121,125,129,130],modif:123,modifi:[5,6,11,13,19,28,30,45,60,77,91,106,123,128,129,130],modul:[0,2,5,6,13,22,23,28,35,50,66,82,96,111,128],module_get:28,module_put:28,moduleclockparentchang:5,moment:[9,10],monitor:[28,49,54,65,70,81,86,95,100,110,115],monoton:6,more:[0,2,12,18,20,23,24,28,32,40,43,47,55,58,63,71,74,79,87,89,93,101,103,104,108,116,118,119,120,123,124,127,128],most:[5,11,19,24,123,131],motiv:120,mount:[29,44,59,76,90,105],move:[20,23],movement:0,mpk:[125,127,129],mpu:[2,22],mrst:6,msb:[2,11,19],msd:28,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:28,msg_param_v:28,msg_receiv:28,msmc0_rx:[53,69],msmc0_tx:[53,69],msmc:22,msmc_cache_s:[3,22],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,multi:5,multipl:[0,2,5,6,23,24,28,121,123,124,125,128,129,130,131],multipli:5,must:[2,3,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,120,121,123,124,125,127,128,129,130,131],mutlipl:130,mutual:120,mux:[8,29,44,59,76,90,105],n_permission_reg:16,nack:[5,10,12,16,21,23,24,40,55,71,87,101,116,131],nak:[2,5,6,7,13,22],name:[5,6,8,9,10,11,12,13,14,15,16,17,18,20,21,22,28,29,30,31,32,33,34,35,36,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,63,64,65,66,67,68,69,70,71,73,74,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,105,106,107,108,109,110,111,112,113,114,115,116,117,118,120,127,130,131],natur:2,nav:22,nav_id:[9,10,11,12],navig:[0,2,9,10,11,12],navss0_ringacc0:[54,70],navss0_ringacc_0:[86,100,115],navss0_udmap0:[46,49,61,65],navss0_udmap_0:[78,81,92,95,107,110],navss:[16,28,124],navss_main_cpsw5_rx:85,navss_main_cpsw5_tx:85,navss_main_cpsw9_rx:[99,114],navss_main_cpsw9_tx:[99,114],navss_main_csi_rx:[85,99,114],navss_main_csi_tx:[85,99,114],navss_main_dmpac_tc0_cc_rx:[85,99,114],navss_main_dmpac_tc0_cc_tx:[85,99,114],navss_main_icssg0_rx:[85,99,114],navss_main_icssg0_tx:[85,99,114],navss_main_icssg1_rx:[85,99,114],navss_main_icssg1_tx:[85,99,114],navss_main_msmc0_rx:[85,99,114],navss_main_msmc0_tx:[85,99,114],navss_main_pdma_main_aasrc_rx:[85,99,114],navss_main_pdma_main_aasrc_tx:[85,99,114],navss_main_pdma_main_debug_ccmcu_rx:[85,99,114],navss_main_pdma_main_debug_mainc66_rx:[85,99,114],navss_main_pdma_main_mcan_rx:[85,99,114],navss_main_pdma_main_mcan_tx:[85,99,114],navss_main_pdma_main_mcasp_g0_rx:[85,99,114],navss_main_pdma_main_mcasp_g0_tx:[85,99,114],navss_main_pdma_main_mcasp_g1_rx:[85,99,114],navss_main_pdma_main_mcasp_g1_tx:[85,99,114],navss_main_pdma_main_misc_g0_rx:[99,114],navss_main_pdma_main_misc_g0_tx:[99,114],navss_main_pdma_main_misc_g1_rx:[85,99,114],navss_main_pdma_main_misc_g1_tx:[85,99,114],navss_main_pdma_main_misc_g2_rx:[85,99,114],navss_main_pdma_main_misc_g2_tx:[85,99,114],navss_main_pdma_main_misc_g3_rx:[85,99,114],navss_main_pdma_main_misc_g3_tx:[85,99,114],navss_main_pdma_main_spi_g0_rx:85,navss_main_pdma_main_spi_g0_tx:85,navss_main_pdma_main_spi_g1_rx:85,navss_main_pdma_main_spi_g1_tx:85,navss_main_pdma_main_usart_g0_rx:[85,99,114],navss_main_pdma_main_usart_g0_tx:[85,99,114],navss_main_pdma_main_usart_g1_rx:[85,99,114],navss_main_pdma_main_usart_g1_tx:[85,99,114],navss_main_pdma_main_usart_g2_rx:[85,99,114],navss_main_pdma_main_usart_g2_tx:[85,99,114],navss_main_saul0_rx:[85,99,114],navss_main_saul0_tx:[85,99,114],navss_main_udmap0_rx:[85,99,114],navss_main_udmap0_tx:[85,99,114],navss_main_vpac_tc0_cc_rx:[85,99,114],navss_main_vpac_tc0_cc_tx:[85,99,114],navss_main_vpac_tc1_cc_rx:[85,99,114],navss_main_vpac_tc1_cc_tx:[85,99,114],navss_mcu_pdma_adc_rx:[85,99,114],navss_mcu_pdma_adc_tx:[85,99,114],navss_mcu_pdma_cpsw0_rx:[85,99,114],navss_mcu_pdma_cpsw0_tx:[85,99,114],navss_mcu_pdma_mcu0_rx:[85,99,114],navss_mcu_pdma_mcu0_tx:[85,99,114],navss_mcu_pdma_mcu1_rx:[85,99,114],navss_mcu_pdma_mcu1_tx:[85,99,114],navss_mcu_pdma_mcu2_rx:[85,99,114],navss_mcu_pdma_mcu2_tx:[85,99,114],navss_mcu_saul0_rx:[85,99,114],navss_mcu_saul0_tx:[85,99,114],navss_mcu_udmap0_rx:[85,99,114],navss_mcu_udmap0_tx:[85,99,114],necessari:[7,13,25,28,123],need:[0,2,3,9,10,11,13,19,20,22,23,24,120,125,127,129,130,131],never:123,newer:5,next:[2,23,24,123,130],nich:24,nist:121,nmfi_en:13,nobmp:[20,127,130],node:130,non:[0,10,11,12,13,15,20,24,25,32,33,47,48,58,63,64,74,79,80,89,93,94,103,108,109,118,121,123,124,130],none:[22,24,32,47,63,79,93,108,124,128],nonsec_a72_2_notify_tx:[88,102],nonsec_a72_2_response_tx:[88,102],nonsec_a72_3_notify_tx:[88,102],nonsec_a72_3_response_tx:[88,102],nonsec_a72_4_notify_tx:[88,102],nonsec_a72_4_response_tx:[88,102],nonsec_c6x_0_1_notify_tx:102,nonsec_c6x_0_1_response_tx:102,nonsec_c6x_1_1_notify_tx:102,nonsec_c6x_1_1_response_tx:102,nonsec_c7x_1_notify_tx:102,nonsec_c7x_1_response_tx:102,nonsec_dmsc2dm_notify_tx:[88,102],nonsec_dmsc2dm_response_tx:[88,102],nonsec_gpu_0_notify_tx:102,nonsec_gpu_0_response_tx:102,nonsec_high_priority_rx:[88,102],nonsec_icssg_0_notify_tx:102,nonsec_icssg_0_response_tx:102,nonsec_low_priority_rx:[88,102],nonsec_main_0_r5_0_notify_tx:[88,102],nonsec_main_0_r5_0_response_tx:[88,102],nonsec_main_0_r5_2_notify_tx:[88,102],nonsec_main_0_r5_2_response_tx:[88,102],nonsec_main_1_r5_0_notify_tx:102,nonsec_main_1_r5_0_response_tx:102,nonsec_main_1_r5_2_notify_tx:102,nonsec_main_1_r5_2_response_tx:102,nonsec_mcu_0_r5_0_notify_tx:[88,102],nonsec_mcu_0_r5_0_response_tx:[88,102],nonsec_mcu_0_r5_2_notify_tx:[88,102],nonsec_mcu_0_r5_2_response_tx:[88,102],nonsec_notify_resp_rx:[88,102],normal:[3,5,6,7,8,9,10,11,12,13,14,16,18,20,21,22,23,24,25,125,130],notat:20,note:[0,5,6,8,13,19,25,28,29,36,44,46,51,59,61,67,76,78,83,90,92,97,105,107,112,124,130],notif:[2,3,22,23,24,25],notifi:[3,24,57,73,88,102,117],notify_resp:[57,73,88,102,117],now:[15,20,23,24,120,125],num:5,num_match_iter:13,num_par:5,num_parents32:5,num_resourc:24,num_wait_iter:13,number:[2,3,5,6,8,11,12,13,14,15,16,19,23,24,25,28,40,42,55,57,62,71,73,87,88,101,102,116,117,120,123,127,128,130],numpar:5,nvic:[34,49,65],obtain:[18,20,121,124,128,130],occup:11,occur:[12,13,19,28,124],ocmc:[22,24,25],oct:[20,127,130],octet:20,oem:127,oes_reg_index:28,ofc:23,off:[5,6,13,28],offer:[2,123,125],offici:23,offset:[12,13,28,31],often:[2,123],oid:20,old:5,older:[5,130],onc:[5,6,13,19,23,24,28,35,50,66,82,96,111,121,123,130,131],one:[0,5,11,13,14,15,19,22,23,24,25,29,44,59,76,90,105,120,121,123,124,125,127,128,130],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,28,120,121,123,124,125,127,128,129,130,131],onto:22,open:[20,24,127,128,130,131],openssl:130,oper:[0,2,5,6,10,12,13,15,16,19,20,23,24,25,28,120,121,123,125,129,130],opt:[20,130],optim:120,option:[0,2,5,8,11,12,13,19,22,24,25,29,43,44,58,59,74,76,89,90,103,105,118,121,122,127,130],order:[2,6,11,12,13,22,23,24,25,28,46,61,78,92,107,120,124,127,128,129],order_id:11,orderid:[11,12],organ:[29,44,59,76,90,105,120,123,125],origin:[5,11,12,23,125],origpar:5,os1:33,os2:33,osal:28,ospi_lvl_intr:[95,110],otfa_intr_err_pend:[95,110],otg_lvl:[49,65],otgirq:[81,95,110],other:[0,2,5,6,8,11,12,13,15,17,18,19,20,22,24,25,28,120,121,123,124,128,129,130,131],otherwis:[2,5,8,12,24,25,130],otp:[4,22,75,126,127,132],otp_config:25,otp_entri:25,out:[6,13,121,124,125,129,130,131],outer:20,outfifo_level:[95,110],outform:130,outgo:[29,44,59,76,90,105],outgroup_level:[95,110],outl_intr:[49,65,95,110],outp:[81,95,110],output:[5,8,12,20,24,28,29,44,59,76,90,105,125,129,130],output_binary_fil:24,outsid:[126,132],over:[2,13,21,25,28,120,131],overal:[6,13,22,24],overhead:13,overlap:[24,31,34,39,46,49,52,54,61,65,68,70,78,81,84,86,92,95,98,100,107,110,113,115,122],overrid:[13,124],overridden:124,overview:[2,128],own:[5,10,11,12,13,22,24,32,46,47,61,63,78,79,92,93,107,108,121,123,124,128],owner:[10,11,12,13,24,28,32,47,63,79,93,108,123,124,128],owner_index:16,owner_permission_bit:16,owner_privid:16,ownership:[13,16,25,120,128],packet:[12,28],pad:[125,129],page:0,pair:[28,128],parallel:0,paramet:[2,3,5,6,7,13,14,15,16,17,18,19,20,21,22,23,24,25,29,30,31,34,38,39,44,45,46,49,52,53,54,59,60,61,65,68,69,70,76,77,78,81,84,85,86,90,91,92,95,98,99,100,105,106,107,110,113,114,115,122,125],paramt:22,parent32:5,parent:[5,28,29,44,59,76,90,105],pars:28,parser:20,part:[7,11,12,13,20,23,28,31,34,38,39,46,49,52,53,54,61,65,68,69,70,78,81,84,85,86,92,95,98,99,100,107,110,113,114,115,120,127,130],parti:0,particular:[13,29,30,44,45,59,60,76,77,90,91,105,106],partit:[28,122],pass:[5,6,7,9,11,12,20,22,23,24,25,130],patch:[3,28],patch_vers:3,path:[5,42,57,73,88,102,117,124,130],paus:[12,28],payload:[2,19,20,129],pcie0_pend:[49,65],pcie10_pend:[49,65],pcie11_pend:[49,65],pcie12_pend:[49,65],pcie13_pend:[49,65],pcie14_pend:[49,65],pcie1_pend:[49,65],pcie2_pend:[49,65],pcie3_pend:[49,65],pcie4_pend:[49,65],pcie5_pend:[49,65],pcie6_pend:[49,65],pcie7_pend:[49,65],pcie8_pend:[49,65],pcie9_pend:[49,65],pcie_cpts_comp:[34,49,65,81,95,110],pcie_cpts_genf0:[34,49,65,81,95,110],pcie_cpts_hw1_push:[34,49,65,81,95,110],pcie_cpts_hw2_push:[34,49,65,81,95,110],pcie_cpts_pend:[49,65,81,95,110],pcie_cpts_sync:[34,49,65,81,95,110],pcie_downstream_puls:[81,95,110],pcie_dpa_puls:81,pcie_error_puls:[81,95,110],pcie_flr_puls:[81,95,110],pcie_hot_reset_puls:[81,95,110],pcie_legacy_puls:[81,95,110],pcie_link_state_puls:[81,95,110],pcie_local_level:[81,95,110],pcie_phy_level:[81,95,110],pcie_ptm_valid_puls:[34,81,95,110],pcie_pwr_state_puls:[81,95,110],pd_get:28,pd_init:28,pd_inv_dep_data:28,pd_put:28,pd_rstdne_timeout:28,pd_trans_timeout:28,pdk:17,pdma_cpsw0_rx:[53,69],pdma_cpsw0_tx:[53,69],pdma_debug_cc_rx:[53,69],pdma_debug_main_rx:[53,69],pdma_debug_mcu_rx:[53,69],pdma_main0_mcasp0_rx:[53,69],pdma_main0_mcasp0_tx:[53,69],pdma_main0_mcasp1_rx:[53,69],pdma_main0_mcasp1_tx:[53,69],pdma_main0_mcasp2_rx:[53,69],pdma_main0_mcasp2_tx:[53,69],pdma_main0_mcspi0_rx:38,pdma_main0_mcspi0_tx:38,pdma_main0_mcspi1_rx:38,pdma_main0_mcspi1_tx:38,pdma_main0_mcspi2_rx:38,pdma_main0_mcspi2_tx:38,pdma_main0_mcspi3_rx:38,pdma_main0_mcspi3_tx:38,pdma_main0_uart0_rx:38,pdma_main0_uart0_tx:38,pdma_main0_uart1_rx:38,pdma_main0_uart1_tx:38,pdma_main1_adc0_rx:38,pdma_main1_mcan0_rx:38,pdma_main1_mcan0_tx:38,pdma_main1_mcan1_rx:38,pdma_main1_mcan1_tx:38,pdma_main1_mcspi4_rx:38,pdma_main1_mcspi4_tx:38,pdma_main1_spi0_rx:[53,69],pdma_main1_spi0_tx:[53,69],pdma_main1_spi1_rx:[53,69],pdma_main1_spi1_tx:[53,69],pdma_main1_spi2_rx:[53,69],pdma_main1_spi2_tx:[53,69],pdma_main1_spi3_rx:[53,69],pdma_main1_spi3_tx:[53,69],pdma_main1_spi4_rx:[53,69],pdma_main1_spi4_tx:[53,69],pdma_main1_uart2_rx:38,pdma_main1_uart2_tx:38,pdma_main1_uart3_rx:38,pdma_main1_uart3_tx:38,pdma_main1_uart4_rx:38,pdma_main1_uart4_tx:38,pdma_main1_uart5_rx:38,pdma_main1_uart5_tx:38,pdma_main1_uart6_rx:38,pdma_main1_uart6_tx:38,pdma_main1_usart0_rx:[53,69],pdma_main1_usart0_tx:[53,69],pdma_main1_usart1_rx:[53,69],pdma_main1_usart1_tx:[53,69],pdma_main1_usart2_rx:[53,69],pdma_main1_usart2_tx:[53,69],pdma_mcu0_adc12_rx:[53,69],pdma_mcu0_adc12_tx:[53,69],pdma_mcu1_mcan0_rx:[53,69],pdma_mcu1_mcan0_tx:[53,69],pdma_mcu1_mcan1_rx:[53,69],pdma_mcu1_mcan1_tx:[53,69],pdma_mcu1_spi0_rx:[53,69],pdma_mcu1_spi0_tx:[53,69],pdma_mcu1_spi1_rx:[53,69],pdma_mcu1_spi1_tx:[53,69],pdma_mcu1_spi2_rx:[53,69],pdma_mcu1_spi2_tx:[53,69],pdma_mcu1_usart0_rx:[53,69],pdma_mcu1_usart0_tx:[53,69],peer:28,pem:130,pend:6,pend_intr:[49,65,81,95,110],per0:[35,50,66,82,96,111],per1:[35,50,66,96,111],per:[2,11,12,13,22,23,24,25,28,29,44,59,62,76,90,105,121,124,130],perf_ctrl:12,perf_ctrl_timeout_cnt:12,perform:[2,7,10,11,12,13,15,16,18,19,20,21,23,24,25,28,104,119,120,121,123,124,125,126,128,132],peripher:[0,8,23,24,43,58,74,89,103,118,120,122,127],perman:123,permiss:[11,16,25,32,47,63,79,93,108,123,128],permit:[13,22,30,33,36,40,42,43,45,48,51,55,57,58,60,64,67,71,73,74,77,80,83,87,88,89,91,94,97,101,102,103,104,106,109,112,116,117,118,119,120],perspect:[29,44,59,76,90,105,124],physic:[2,3,13,18,22,23,24,25,36,51,67,83,97,112,120,130],pick:20,piec:[3,123],pin:23,pinmux:23,pipelin:13,piyali:24,pka:[0,128],pkh:125,pktdma:[0,2,12],pktdma_rx:38,pktdma_rx_chan_error:34,pktdma_rx_flow_complet:34,pktdma_rx_flow_firewal:34,pktdma_rx_flow_starv:34,pktdma_tx:38,pktdma_tx_chan_error:34,pktdma_tx_flow_complet:34,place:[2,5,10,13,20,22,24,25,125,127,130],placement:2,plain:[13,22,24],platform:[21,122],pleas:[6,13,19,20,22,23,24,25,120,122,123,124,128,129,130,131],pll:[23,75],pllfrac2_ssmod_16fft_main_0:[96,111],pllfrac2_ssmod_16fft_main_13:[96,111],pllfrac2_ssmod_16fft_main_14:[96,111],pllfrac2_ssmod_16fft_main_15:[96,111],pllfrac2_ssmod_16fft_main_16:[96,111],pllfrac2_ssmod_16fft_main_17:[96,111],pllfrac2_ssmod_16fft_main_18:[96,111],pllfrac2_ssmod_16fft_main_19:[96,111],pllfrac2_ssmod_16fft_main_1:[96,111],pllfrac2_ssmod_16fft_main_23:[96,111],pllfrac2_ssmod_16fft_main_25:[96,111],pllfrac2_ssmod_16fft_main_2:[96,111],pllfrac2_ssmod_16fft_main_3:[96,111],pllfrac2_ssmod_16fft_main_4:[96,111],pllfrac2_ssmod_16fft_main_5:[96,111],pllfrac2_ssmod_16fft_main_6:[96,111],pllfrac2_ssmod_16fft_main_7:[96,111],pllfrac2_ssmod_16fft_main_8:[96,111],pllfrac2_ssmod_16fft_mcu_0:[96,111],pllfrac2_ssmod_16fft_mcu_1:[96,111],pllfrac2_ssmod_16fft_mcu_2:[96,111],pllfracf_ssmod_16fft_main_0:[35,82],pllfracf_ssmod_16fft_main_12:[35,82,96,111],pllfracf_ssmod_16fft_main_14:[35,82],pllfracf_ssmod_16fft_main_1:[35,82],pllfracf_ssmod_16fft_main_2:35,pllfracf_ssmod_16fft_main_3:82,pllfracf_ssmod_16fft_main_4:82,pllfracf_ssmod_16fft_main_8:[35,82],pllfracf_ssmod_16fft_mcu_0:[35,82],pllfracf_ssmod_16fft_mcu_1:82,pllfracf_ssmod_16fft_mcu_2:82,plu:12,pm_bcfg_hash:20,pm_dev_init:28,pm_init:28,pm_sys_reset:28,pmboardcfghash:[20,125],pme_gen_lvl:[49,65],pmmc:5,point:[3,13,17,19,23,24,28,120,130],pointer:[5,11,12,22,23,24,25,125],pointrpend:[49,65,81,95,110],polic:[2,13],polici:128,poll:[5,19],pool:13,popul:[2,18,23,24,25,121,125,127,129],por:123,port:[18,19,20,124,127,130],portion:[24,25,128,131],posit:[6,28],possess:121,possibl:[3,5,6,11,13,24,121],post:[24,28],potenti:28,power:[0,3,6,7,13,22,26,29,30,44,45,59,60,76,77,90,91,105,106,130,132],powerdomain:28,pppp:130,pr1_edc0_latch0_in:[34,49,65,95,110],pr1_edc0_latch1_in:[34,49,65,95,110],pr1_edc0_sync0_out:[34,49,65,95,110],pr1_edc0_sync1_out:[34,49,65,95,110],pr1_edc1_latch0_in:[34,49,65,95,110],pr1_edc1_latch1_in:[34,49,65,95,110],pr1_edc1_sync0_out:[34,49,65,95,110],pr1_edc1_sync1_out:[34,49,65,95,110],pr1_host_intr_pend:[49,65,95,110],pr1_host_intr_req:[34,49,65,95,110],pr1_iep0_cap_intr_req:[34,49,65,95,110],pr1_iep0_cmp_intr_req:[34,49,65,95,110],pr1_iep1_cap_intr_req:[34,49,65,95,110],pr1_iep1_cmp_intr_req:[34,49,65,95,110],pr1_rx_sof_intr_req:[49,65,95,110],pr1_slv_intr:[34,49,65,95,110],pr1_tx_sof_intr_req:[49,65,95,110],precaut:22,preclud:24,predefin:[120,122,123],prefix:2,prepar:2,prepend:2,present:[2,3,5,12,19,25,28,121,130],preserv:20,presum:22,prevent:[6,13,15,23,24,120,123,124,128,130],previou:120,previous:13,prf:121,primari:[2,18,19,24,25,120,128],primer:[126,132],print:[28,130],print_freq:5,printf:5,prior:[5,6,8,12,13,28],prioriti:[2,12,22,24,28],priv:[16,20,28,127],privat:[125,127,129],privid:121,priviledg:2,privileg:[2,20,32,47,63,79,93,108,124,130],privilig:121,probabl:13,proc_access_list:25,proc_access_mast:25,proc_access_secondari:25,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132],proc_id:13,proce:130,procedur:[121,130],proceess:18,process:[0,2,3,5,6,7,8,9,11,12,13,16,18,19,20,22,25,33,40,42,48,55,57,64,71,73,80,87,88,94,101,102,109,116,117,122,123,127,129,130,131],processor:[0,2,4,8,20,22,24,33,42,48,57,64,73,75,80,88,94,102,109,117,130,131],processor_access_list:25,processor_acl_list:25,processor_id:[13,25],produc:121,product:[23,120,130],profil:22,program:[2,6,8,9,10,11,12,16,17,20,23,24,25,28,35,50,66,82,96,111,127,131],programm:[11,15,123],programmed_st:[5,6],progress:28,project:24,prompt:[20,127,130],proper:[2,23],properli:[23,28],protect:[0,23,25,120,121,123,124,125,127,129,131],protocol:[2,12,130],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,28,29,30,31,32,33,34,35,36,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,130],proxi:[0,2,4,5,8,10,12,16,22,25,28,75,124],proxy_cfg:[9,28],proxy_cfg_respons:9,proxy_init:28,proxy_oes_get:28,proxy_oes_set:28,psc:[6,13,23,28],psc_inv_data:28,pseudo:[5,121],pseudorandom:121,psi:[0,2,4,12,28,75],psil:[10,128],psil_dst_thread:28,psil_init:28,psil_pair:28,psil_read:28,psil_src_thread:28,psil_src_thread_p:28,psil_thread:28,psil_thread_cfg_reg_addr:28,psil_thread_cfg_reg_val_hi:28,psil_thread_cfg_reg_val_lo:28,psil_thread_dis:28,psil_thread_en:28,psil_to:12,psil_to_tout:12,psil_to_tout_cnt:12,psil_unpair:28,psil_writ:28,psinfo:28,psuedo:5,pub:[20,127],pub_boardcfg_rm_tisci:24,pulsar_0:[47,63,79,93,108],pulsar_1:[47,63,79,93,108],purpos:[0,13,20,28,33,48,64,80,94,109,121,122,123,125,128,130],put:[28,127],put_aesenc_bmek:127,put_aesenc_bmpkh:127,put_aesenc_smek:127,put_aesenc_smpkh:127,put_enc_aes_kei:127,put_enc_bmpk_signed_aes_kei:127,put_enc_smpk_signed_aes_kei:127,put_iv_aesenc_bmek:127,put_iv_aesenc_bmpkh:127,put_iv_aesenc_smek:127,put_iv_aesenc_smpkh:127,put_rs_aesenc_bmek:127,put_rs_aesenc_bmpkh:127,put_rs_aesenc_smek:127,put_rs_aesenc_smpkh:127,put_size_aesenc_bmek:127,put_size_aesenc_bmpkh:127,put_size_aesenc_smek:127,put_size_aesenc_smpkh:127,put_size_enc_a:127,put_size_enc_bmpk_signed_a:127,put_size_enc_smpk_signed_a:127,qmode:11,qos:12,qqqq:130,queri:[5,15,16,24,123],query_freq_resp:5,question:16,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25,28],quick:[120,122],quietli:[11,12],quirk:0,r5_0:[33,48,57,64,73,80,94,109],r5_1:[33,48,57,64,73,94,109],r5_2:[48,57,64,73],r5_3:[48,57,64,73],r5_cl0_c0:[51,67,130],r5_cl0_c1:[51,67,130],r5_lpsc:13,r5_reset:13,r5f:[0,2,13,35,82,96,111],r5fss0_core0:[36,42,83,88,97,102,112,117],r5fss0_core1:[36,42,83,88,97,102,112,117],r5fss1_core0:[36,42,97,102,112,117],r5fss1_core1:[36,42,97,102,112,117],ra_init:28,ra_inst:24,ram:[3,9,13],random:[20,121,125,127,129,130],randomli:121,randomstr:[20,125],rang:[3,5,9,11,12,19,22,28,31,34,38,39,40,46,48,49,52,53,54,55,61,64,65,68,69,70,71,78,81,84,85,86,87,92,95,98,99,100,101,107,110,113,114,115,116],range_num:24,range_num_sec:24,range_start:24,range_start_sec:24,rapidli:5,rare:5,rat:13,rat_exp_intr:[95,110],rate:[5,13],rather:5,rational:13,raw:125,rchan_rcfg:12,rchan_rcq:12,rchan_rflow_rng:12,rchan_rpri_ctrl:12,rchan_rst_sch:12,rchan_thrd_id:10,read:[2,3,9,11,12,13,14,17,19,21,23,25,28,32,35,42,47,50,57,63,66,73,79,82,88,93,96,102,108,111,117,120,121,124,127,128,130,131],readabl:[3,28,29,44,59,76,90,105],readback:124,readi:[3,13],real:[5,8,10,11,12,24],realli:120,reamin:25,reason:[11,13,22,23,24,120,123],reboot:[28,121,123],rec_intr_pend:[49,65,81,95,110],receipt:[23,25],receiv:[2,3,5,10,13,22,25,28,31,46,49,61,65,78,81,92,95,107,110,121,131],recept:24,reciev:0,recommend:[22,23,24,120,121],reconfigur:[7,22,23],record:11,recov:13,recoveri:[7,13,25],reduc:[24,25,125],ref:[8,10,11,12,24],refer:[0,2,5,6,13,17,22,23,24,25,32,35,47,50,63,66,79,82,93,96,108,111,120,122,123,124,127,128,129,130],reflect:[20,23,24,130],refresh:123,regard:[0,2,6,12],regardless:[5,6],region:[0,9,10,11,12,28,122,123,128,131],regist:[2,5,8,9,11,12,13,14,15,16,19,20,23,24,25,28,35,50,66,82,96,111,121,123],regular:[22,24],reject:[12,22,24,31,34,39,46,49,52,54,61,65,68,70,78,81,84,86,92,95,98,100,107,110,113,115],rel:5,relat:[12,121,128],relationship:3,releas:[0,2,6,24,121,128,131],release_processor:13,relev:[13,20,120],reli:125,relinquish:13,reloc:3,remain:[0,3,5,19,23,25,120,124,125,130],remot:10,remov:[22,131],reorder:130,repeat:[19,120],replac:[11,20,122,127],repons:0,report:[13,24,28,130],repres:[5,24,28,29,30,33,36,40,42,44,45,48,51,55,57,59,60,64,67,71,73,76,77,80,83,87,88,90,91,94,97,101,102,105,106,109,112,116,117],represent:20,reprogram:124,req:[20,127,130],req_distinguished_nam:[20,127,130],request:[0,3,5,6,7,10,14,15,16,17,18,21,22,23,24,25,28,31,34,38,39,46,49,52,53,54,61,65,68,69,70,78,81,84,85,86,92,95,98,99,100,107,110,113,114,115,121,131],request_processor:13,requir:[0,2,5,6,8,11,13,16,18,19,20,22,23,24,25,28,31,34,38,39,46,49,52,53,54,61,65,68,69,70,78,81,84,85,86,92,95,98,99,100,107,110,113,114,115,120,121,122,124,125,127,128,129,130,131],requisit:5,resasg:24,resasg_entri:24,resasg_entries_s:24,resasg_firewall_cfg:28,resasg_fwl_ch:28,resasg_fwl_id:28,resasg_subtype_bcdma_block_copy_chan:40,resasg_subtype_bcdma_ring_block_copy_chan:40,resasg_subtype_bcdma_ring_split_tr_rx_chan:40,resasg_subtype_bcdma_ring_split_tr_tx_chan:40,resasg_subtype_bcdma_split_tr_rx_chan:40,resasg_subtype_bcdma_split_tr_tx_chan:40,resasg_subtype_global_event_sevt:[40,55,71,87,101,116],resasg_subtype_global_event_trigg:[40,55,71,87,101,116],resasg_subtype_ia_bcdma_chan_data_completion_o:40,resasg_subtype_ia_bcdma_chan_error_o:40,resasg_subtype_ia_bcdma_chan_ring_completion_o:40,resasg_subtype_ia_bcdma_rx_chan_data_completion_o:40,resasg_subtype_ia_bcdma_rx_chan_error_o:40,resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:40,resasg_subtype_ia_bcdma_tx_chan_data_completion_o:40,resasg_subtype_ia_bcdma_tx_chan_error_o:40,resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:40,resasg_subtype_ia_pktdma_rx_chan_error_o:40,resasg_subtype_ia_pktdma_rx_flow_completion_o:40,resasg_subtype_ia_pktdma_rx_flow_firewall_o:40,resasg_subtype_ia_pktdma_rx_flow_starvation_o:40,resasg_subtype_ia_pktdma_tx_chan_error_o:40,resasg_subtype_ia_pktdma_tx_flow_completion_o:40,resasg_subtype_ia_timermgr_evt_o:40,resasg_subtype_ia_vint:[40,55,71,87,101,116],resasg_subtype_ir_output:[40,55,71,87,101,116],resasg_subtype_pktdma_cpsw_rx_chan:40,resasg_subtype_pktdma_cpsw_tx_chan:40,resasg_subtype_pktdma_flow_cpsw_rx_chan:40,resasg_subtype_pktdma_flow_icssg_0_rx_chan:40,resasg_subtype_pktdma_flow_icssg_1_rx_chan:40,resasg_subtype_pktdma_flow_saul_rx_0_chan:40,resasg_subtype_pktdma_flow_saul_rx_1_chan:40,resasg_subtype_pktdma_flow_saul_rx_2_chan:40,resasg_subtype_pktdma_flow_saul_rx_3_chan:40,resasg_subtype_pktdma_flow_unmapped_rx_chan:40,resasg_subtype_pktdma_icssg_0_rx_chan:40,resasg_subtype_pktdma_icssg_0_tx_chan:40,resasg_subtype_pktdma_icssg_1_rx_chan:40,resasg_subtype_pktdma_icssg_1_tx_chan:40,resasg_subtype_pktdma_ring_cpsw_rx_chan:40,resasg_subtype_pktdma_ring_cpsw_tx_chan:40,resasg_subtype_pktdma_ring_icssg_0_rx_chan:40,resasg_subtype_pktdma_ring_icssg_0_tx_chan:40,resasg_subtype_pktdma_ring_icssg_1_rx_chan:40,resasg_subtype_pktdma_ring_icssg_1_tx_chan:40,resasg_subtype_pktdma_ring_saul_rx_0_chan:40,resasg_subtype_pktdma_ring_saul_rx_1_chan:40,resasg_subtype_pktdma_ring_saul_rx_2_chan:40,resasg_subtype_pktdma_ring_saul_rx_3_chan:40,resasg_subtype_pktdma_ring_saul_tx_0_chan:40,resasg_subtype_pktdma_ring_saul_tx_1_chan:40,resasg_subtype_pktdma_ring_unmapped_rx_chan:40,resasg_subtype_pktdma_ring_unmapped_tx_chan:40,resasg_subtype_pktdma_saul_rx_0_chan:40,resasg_subtype_pktdma_saul_rx_1_chan:40,resasg_subtype_pktdma_saul_rx_2_chan:40,resasg_subtype_pktdma_saul_rx_3_chan:40,resasg_subtype_pktdma_saul_tx_0_chan:40,resasg_subtype_pktdma_saul_tx_1_chan:40,resasg_subtype_pktdma_unmapped_rx_chan:40,resasg_subtype_pktdma_unmapped_tx_chan:40,resasg_subtype_proxy_proxi:[55,71,87,101,116],resasg_subtype_ra_error_o:[40,55,71,87,101,116],resasg_subtype_ra_generic_ipc:40,resasg_subtype_ra_gp:[55,71,87,101,116],resasg_subtype_ra_monitor:[24,55,71,87,101,116],resasg_subtype_ra_udmap_rx:[55,71,87,101,116],resasg_subtype_ra_udmap_rx_h:[55,71,87,101,116],resasg_subtype_ra_udmap_rx_uh:[87,101,116],resasg_subtype_ra_udmap_tx:[55,71,87,101,116],resasg_subtype_ra_udmap_tx_ext:[55,71,101,116],resasg_subtype_ra_udmap_tx_h:[55,71,87,101,116],resasg_subtype_ra_udmap_tx_uh:[87,101,116],resasg_subtype_ra_virtid:[40,55,71,87,101,116],resasg_subtype_udmap_global_config:[40,55,71,87,101,116],resasg_subtype_udmap_invalid_flow_o:[55,71,87,101,116],resasg_subtype_udmap_rx_chan:[55,71,87,101,116],resasg_subtype_udmap_rx_flow_common:[55,71,87,101,116],resasg_subtype_udmap_rx_hchan:[55,71,87,101,116],resasg_subtype_udmap_rx_uhchan:[87,101,116],resasg_subtype_udmap_tx_chan:[55,71,87,101,116],resasg_subtype_udmap_tx_echan:[55,71,101,116],resasg_subtype_udmap_tx_hchan:[55,71,87,101,116],resasg_subtype_udmap_tx_uhchan:[87,101,116],resasg_utyp:28,resasg_validate_host:28,resasg_validate_resourc:28,resend:[7,19],resent:19,reserv:[2,3,5,6,11,12,13,17,20,23,24,28,31,34,38,39,46,49,52,53,54,61,65,68,69,70,78,81,84,85,86,92,95,98,99,100,107,110,113,114,115,128,130],reserved_cfg_entri:25,reset:[2,4,5,6,13,19,20,28,104,119,122,123,129],resetdon:28,resetvec:20,resid:8,resourc:[0,3,6,7,13,16,22,25,26,30,31,32,34,39,43,45,46,47,48,49,52,54,58,60,61,63,64,65,68,70,74,75,77,78,79,81,84,86,89,91,92,93,95,98,100,103,106,107,108,110,113,115,118,120,131,132],resource_get:28,resource_get_range_num:28,resource_get_range_start:28,resource_get_secondary_host:28,resource_get_subtyp:28,resource_get_typ:28,respect:125,respfreq_hz:5,respon:15,respond:[3,5],respons:[0,3,5,6,7,10,13,14,16,17,18,19,21,22,23,24,25,28,42,57,73,88,102,117,120,121,122,123,131],rest:[0,2,13,124,125,130],restor:[5,13],restrict:[12,28,124,128],result:[2,5,8,9,11,12,24,28,40,55,71,87,101,116,121,124],ret:5,retain:121,retent:[5,6,28],retention_get:28,retention_put:28,retriev:[3,6,11,16,24,28],reus:20,rev:24,revers:5,review:19,revis:[24,25,123,125,129],rflow_rf:12,rflow_rfa:12,rflow_rfb:12,rflow_rfc:12,rflow_rfd:12,rflow_rff:12,rflow_rfg:12,rflow_rfh:12,rflowfwstat:12,rflowfwstat_pend:12,rgx:[94,109],right:[5,24],ring:[0,2,4,8,12,22,28,34,49,65,75,81,95,110,124,131],ring_ba_hi:11,ring_ba_lo:11,ring_ba_lo_hi:28,ring_ba_lo_lo:28,ring_configur:28,ring_control2:11,ring_count_hi:28,ring_count_lo:28,ring_get_cfg:28,ring_mod:28,ring_mon_cfg:[11,28],ring_mon_cfg_respons:11,ring_monitor_mod:28,ring_monitor_queu:28,ring_monitor_sourc:28,ring_oes_get:28,ring_oes_set:28,ring_orderid:[11,28],ring_siz:[11,28],ring_validate_index:28,ring_virtid:28,ringacc:11,ringacc_control:11,ringacc_data0:11,ringacc_data1:11,ringacc_occ_j:11,ringacc_queu:11,rm_bcfg_hash:20,rm_boardcfg:24,rm_core_init:28,rm_init:28,rmboardcfghash:[20,125],role:22,rollback:[0,20,25,125,129],rom:[18,20,23,35,50,66,82,96,111,125,127,130],root:[0,2,18,22,24,123,124,125,127,130],round:22,rout:[12,24,28],router:[0,2,8,24],routin:121,row:[62,123],row_idx:15,row_mask:15,row_soft_lock:15,row_val:15,rsa:0,rsdv2:20,rsdv3:20,rsvd1:20,rsvd2:20,rsvd3:20,rsvd:[2,25],rto:[0,2],rule:[20,24],rules_fil:24,run:[0,2,3,5,13,19,24,120,121,123,124,130,131],runtim:[4,19,24,25,28,43,58,74,75,89,103,118,129,130],rwcd:[32,47,63,79,93,108],rwd:[32,47,63,79,93,108],rx_atyp:12,rx_burst_siz:12,rx_chan:[46,61,78,92,107],rx_chan_typ:12,rx_desc_typ:12,rx_dest_qnum:12,rx_dest_tag_hi:12,rx_dest_tag_hi_sel:12,rx_dest_tag_lo:12,rx_dest_tag_lo_sel:12,rx_einfo_pres:12,rx_error_handl:12,rx_fdq0_sz0_qnum:12,rx_fdq0_sz1_qnum:12,rx_fdq0_sz2_qnum:12,rx_fdq0_sz3_qnum:12,rx_fdq1_qnum:12,rx_fdq1_sz0_qnum:12,rx_fdq2_qnum:12,rx_fdq2_sz0_qnum:12,rx_fdq3_qnum:12,rx_fdq3_sz0_qnum:12,rx_fetch_siz:12,rx_hchan:[46,61,78,92,107],rx_ignore_long:12,rx_ignore_short:12,rx_orderid:12,rx_pause_on_err:12,rx_prioriti:12,rx_ps_locat:12,rx_psinfo_pres:12,rx_qo:12,rx_sched_prior:12,rx_size_thresh0:12,rx_size_thresh1:12,rx_size_thresh2:12,rx_size_thresh_en:12,rx_sop_offset:12,rx_src_tag_hi:12,rx_src_tag_hi_sel:12,rx_src_tag_lo:12,rx_src_tag_lo_sel:12,rx_uhchan:[78,92,107],rxcq_qnum:12,sa2:2,sa2ul:[14,126,131,132],sa2ul_dkek_key_len:14,sa2ul_inst:14,sa_ul_pka:[49,65,95,110],sa_ul_trng:[49,65,95,110],safeti:[0,122],salt:[20,125],same:[0,2,5,6,11,19,24,25,28,33,48,64,80,94,104,109,119,121,123,125,130],sane:13,satisfi:5,saul0_rx:[38,53,69],saul0_tx:[38,53,69],saul_rx_0_chan:[31,39],saul_rx_1_chan:[31,39],saul_rx_2_chan:[31,39],saul_rx_3_chan:[31,39],saul_tx_0_chan:[31,39],saul_tx_1_chan:[31,39],save:11,scalabl:24,scale:22,scaling_factor:22,scaling_profil:22,scan:13,scenario:[0,13],schedul:[12,24,28],scheme:120,sci:[2,15,16,18,22,23,25,28],sciserv:0,script:24,sdbg_debug_ctrl:20,sdk:2,search:5,sec:[19,130],sec_bcfg_enc_iv:20,sec_bcfg_enc_r:20,sec_bcfg_hash:20,sec_bcfg_key_derive_index:20,sec_bcfg_key_derive_salt:20,sec_bcfg_ver:20,sec_boot_ctrl:20,sec_debug_core_sel:20,secboardcfghash:[20,125],secboardcfgv:[20,125],second:[13,24],secondari:[8,24,28],secondary_host:[8,24],secproxi:22,secreci:121,secret:[23,25,131],section:[2,11,12,13,20,24,25,29,31,32,34,38,39,44,46,47,49,52,53,54,59,61,63,65,68,69,70,76,78,79,81,84,85,86,90,92,93,95,98,99,100,105,107,108,110,113,114,115,120,121,124,128,129,130],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,22,23,24,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,124,126,128,132],see:[3,5,6,12,13,14,18,19,20,24,25,28,42,57,73,88,102,117,121,123,124,125,130],select:[5,11,22,28,130],selector:[12,28],self:13,send:[2,3,5,11,22,23,24,25,28,40,55,71,87,101,116,124],send_receive_with_timeout:5,sender:[2,131],sensit:[120,128],sent:[2,3,5,21,22,23,24,25,28,35,50,66,82,96,111,124,125,131],separ:[0,2,11,13,22,24,25,121,125],seq:2,sequenc:[2,3,5,20,23,24,43,58,74,89,103,118,120,127,130,131],serv:[22,24],servic:[0,2,24,25,120,128],set:[0,2,3,5,6,9,10,11,12,15,19,20,22,23,24,25,28,35,43,50,58,66,74,82,89,96,103,111,118,120,121,123,124,125,127,128,130,131],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:28,set_processor_config:[13,20],set_processor_control:13,set_processor_suspend_readi:13,setup:[5,9,13,123],sever:3,sevt:[34,49,65,81,95,110],sfals:8,sgx544:[48,64],sha2:[0,20,125,129],sha512:130,sha:[20,127],shall:[13,120],share:[3,6,24,46,61,78,92,107,121,130],shatyp:20,shavalu:20,she:0,shift:12,should:[2,5,13,18,19,20,24,28,36,51,67,83,97,112,120,130],show:[20,24,125,130,131],shown:[2,20,24,124,125,129,130],shutdown:13,side:[14,21,120,121,123,127,131],sigend:127,sign:[18,19,22,23,24,25,126,127,130,132],signatur:[19,130],significand:28,signing_config:130,silicon:[13,23],similar:[2,13,120,124,130],similarli:5,simpl:16,simplest:120,simplifi:5,simutan:22,sinc:[0,2,6,13,22,23,120],singl:[13,24,28,121,123,125,130],single_cor:13,singlecore_onli:13,situat:121,size:[3,11,13,14,19,20,22,23,24,25,28,121,127],size_byt:11,sizeof:[5,22],skip:130,slave:[2,124],slight:0,slightli:6,slot:[32,47,63,79,93,108],small:5,smaller:123,smek:127,smpk:[127,130],smpkh:127,snapshot:5,snippet:5,snoop:13,soc:[0,2,3,5,6,7,8,9,10,11,12,13,19,20,22,23,24,25,28,30,31,33,34,35,36,38,39,40,41,42,43,45,46,48,49,50,51,52,53,54,55,56,57,58,60,61,62,64,65,66,67,68,69,70,71,72,73,74,77,78,80,81,82,83,84,85,86,87,88,89,91,92,94,95,96,97,98,99,100,101,102,103,104,106,107,109,110,111,112,113,114,115,116,117,118,119,120,122,123,124,127,128,131,132],soc_doc_am6_public_host_desc_host_list:22,soc_events_in:[95,110],soc_events_in_64:[102,117],soc_events_in_65:[102,117],soc_events_in_66:[102,117],soc_events_in_67:[102,117],soc_events_in_68:[102,117],soc_events_in_69:[102,117],soc_events_in_70:[102,117],soc_events_in_71:[102,117],soc_events_in_72:[102,117],soc_events_in_732:[102,117],soc_events_in_733:[102,117],soc_events_in_734:[102,117],soc_events_in_735:[102,117],soc_events_in_73:[102,117],soc_events_out_level:[95,110],soc_phys_addr_t:16,soc_uid:18,soft:123,softwar:[2,3,7,19,22,23,24,120,121,123,124,125,128,129,130],some:[5,6,8,9,11,12,13,22,30,31,33,34,38,39,45,46,48,49,52,53,54,60,61,64,65,68,69,70,77,78,80,81,84,85,86,91,92,94,95,98,99,100,106,107,109,110,113,114,115,124,129,131],soon:121,sop:28,sort:24,sound:120,sourc:[5,6,8,10,11,12,28,29,44,59,76,90,105,125],space:5,span:[120,124],special:[6,13,29,44,59,76,90,105,130],specif:[0,2,3,5,6,12,14,15,18,20,21,22,23,24,28,31,34,38,39,43,46,49,52,53,54,58,61,65,68,69,70,74,78,81,84,85,86,89,92,95,98,99,100,103,104,107,110,113,114,115,118,119,120,121,122,123,124,130,131,132],specifi:[8,10,11,12,13,15,16,18,19,20,21,22,23,24,25,28,29,30,33,44,45,48,59,60,64,76,77,80,90,91,94,105,106,109,123,125,130,131],spectrum:5,speed:120,spi:[34,49,65,81,95,110],spi_64:[42,88,102,117],spi_65:[42,88,102,117],spi_66:[42,88,102,117],spi_67:[42,88,102,117],spi_68:[88,102,117],spi_69:[88,102,117],spi_70:[88,102,117],spi_71:[88,102,117],spi_72:[88,102,117],spi_732:[102,117],spi_733:[102,117],spi_734:[102,117],spi_735:[102,117],spi_73:[88,102,117],split:[0,12,13],split_tr_rx_chan:[31,39],split_tr_tx_chan:[31,39],spmkh:127,spread:5,sproxi:[42,57,73,88,102,117],sproxy_priv:[32,47,63,79,93,108],sr1:[124,132],sr2:132,sram:[3,13,22,24,25],src_id:8,src_index:8,src_thread:10,ss_device_id:28,ssc:5,ssclk_mode_div_clk_mode_valu:13,stabil:0,stabl:13,stack:0,stage:[13,43,58,74,89,103,118,120],stai:6,standalon:[25,123],standard:[0,2,6,8,9,10,11,12,13,17,23,24,25,28,124],standbywfil2:13,start:[3,6,10,12,13,15,16,20,23,24,28,32,40,47,55,63,71,79,87,93,101,108,116,120,130],start_address:16,start_resourc:24,startup:[3,13,16,120],stat_pend:[81,95,110],state:[0,3,5,6,7,11,13,23,24,28,120,123,127,131],state_on:6,state_retent:6,statu:[3,5,8,9,11,12,28,33,48,64,80,94,109,123,128,130],status_flags_1:13,status_flags_1_clr_all_wait:13,status_flags_1_clr_any_wait:13,status_flags_1_set_all_wait:13,status_flags_1_set_any_wait:13,steadi:131,steer:[8,24],step:[11,13,19,23,24,120,125,127,129,130,131],still:[2,5,23,24,130],stop:13,storag:24,store:[2,5,12,14,23,25,121,123],str:3,stream:0,stricter:128,string:[3,20,28,121,125,129,130],strongli:[23,120],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25],structur:[13,20,125,130],strue:8,studio:130,sub:3,sub_vers:3,subhdr:[22,24,25],subject:8,subordin:[11,12],subpath:130,subsect:[2,124],subsequ:[19,24,25],subset:[12,21,120],substructur:[23,24],subsystem:[0,2,8,9,10,11,12,28,29,30,44,45,59,60,76,77,90,91,105,106,128],subtyp:[24,28,40,55,71,87,101,116],subvers:28,succe:[5,22],succeed:2,succes:[16,130],success:[2,5,6,10,13,17,19,20,21,125,129],successfulli:[16,130],suffic:[5,130],summari:0,superset:125,superstructur:22,supervisor:[10,11,12,22,25],supervisor_host_id:25,supervisori:25,suppli:[12,29,44,59,76,90,105,124,125,130],support:[0,2,5,11,12,13,14,18,19,20,22,23,24,28,40,55,71,87,101,116,123,125,128,129,130,131],suppress:[12,28],sure:[8,12,13,23,24,120],suspend:13,sw_main_warmrst:[104,119],sw_mcu_warmrst:[104,119],swrev:20,swrstdisabl:6,swrv:[20,130],symmetr:[0,121],synchron:11,syncreset:6,syntax:20,sysfw:[0,13,20,24,120,122,125,126,132],sysfw_boardcfg_rul:24,sysfw_boardcfg_valid:24,sysfw_boot_seq:20,sysfw_hs_boardcfg:20,sysfw_image_integr:20,sysfw_image_load:20,sysfw_vers:28,sysreset:122,system:[0,1,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,21,23,24,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,126,127,128,129,131,132],systemresetwhileconnect:130,sz0:28,sz1:28,sz2:28,sz3:28,tabl:[0,2,6,8,11,12,20,22,23,29,32,35,44,47,50,59,63,66,76,79,82,90,93,96,105,108,111,125,128,130],taddr:10,tag:[12,28],take:[0,10,11,22,24,25,28,31,32,34,38,39,46,47,49,52,53,54,61,63,65,68,69,70,78,79,81,84,85,86,92,93,95,98,99,100,107,108,110,113,114,115,120,123,124,130,131],taken:[2,23],target:[0,5,9,18,19,20,28,125,127,129,130,131],target_err:[49,65],target_freq_hz:5,task:[11,22],tchan_tcfg:12,tchan_tcq:12,tchan_tcredit:12,tchan_tfifo_depth:12,tchan_thrd_id:10,tchan_tpri_ctrl:12,tchan_tst_sch:12,tcm:13,tcm_rstbase:13,tcu_cmd_sync_ns_intr:[95,110],tcu_cmd_sync_s_intr:[95,110],tcu_event_q_ns_intr:[95,110],tcu_event_q_s_intr:[95,110],tcu_global_ns_intr:[95,110],tcu_global_s_intr:[95,110],tcu_ras_intr:[95,110],tda4vm:0,tda4x:0,tdtype:12,te_init:13,teardown:[12,28],technic:[6,13,124],technolog:20,term:[0,120],termin:[5,24],test_image_enc_iv:20,test_image_enc_r:20,test_image_key_derive_index:20,test_image_key_derive_salt:20,test_image_length:20,test_image_sha512:20,tester:121,texa:[0,4,130,132],text:[22,24,130],than:[5,10,11,12,24,40,55,71,87,101,116,120,130,131],thei:[2,5,11,12,24,28,123,124,125,130,131],them:[28,29,44,46,59,61,76,78,90,92,105,107,130],themselv:13,theorit:19,therefor:[10,11,22,24,123],therm_lvl_gt_th1_intr:[95,110],therm_lvl_gt_th2_intr:[95,110],therm_lvl_lt_th0_intr:[95,110],thi:[0,2,3,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,28,29,30,31,32,33,34,35,36,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,127,128,129,130,131],thing:[33,48,64,80,94,109],those:3,though:[25,33,48,64,80,94,109,120,130],thrd_id:10,thread:[2,24,25,28,128],three:16,threshold:[11,28,42,57,73,88,102,117],through:[2,8,10,11,12,18,19,23,24,25,121,123,124,128,130],throughout:28,throughput:121,thu:[8,22,24],thumb:13,ti_bcfg_info:20,ti_enc_info:20,ti_load_info:20,tied:[18,123],tif:[0,2,13],tifek:20,till:23,time:[6,8,10,11,12,13,15,19,23,24,25,32,47,63,79,93,108,120,121,123],timedout:13,timeout:[12,13,28],timer_pwm:[34,81,95,110],timermgr_evt:34,tisci:[0,19,20,28,29,30,31,32,34,38,39,44,45,46,47,49,52,53,54,59,60,61,63,65,68,69,70,76,77,78,79,81,84,85,86,90,91,92,93,95,98,99,100,105,106,107,108,110,113,114,115,123,124,127,129,131],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25],tisci_msg_:2,tisci_msg_board_config:[22,24,28,120],tisci_msg_board_config_pm:[22,23,120],tisci_msg_board_config_pm_handl:23,tisci_msg_board_config_pm_req:23,tisci_msg_board_config_pm_resp:23,tisci_msg_board_config_req:22,tisci_msg_board_config_resp:22,tisci_msg_board_config_rm:[24,120],tisci_msg_board_config_rm_handl:24,tisci_msg_board_config_rm_req:24,tisci_msg_board_config_rm_resp:24,tisci_msg_board_config_secur:[25,120,125],tisci_msg_board_config_security_req:25,tisci_msg_board_config_security_resp:25,tisci_msg_boot_notification_req:3,tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[124,128],tisci_msg_data:5,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:16,tisci_msg_fwl_change_owner_info_resp:16,tisci_msg_fwl_get_firewall_region_req:16,tisci_msg_fwl_get_firewall_region_resp:16,tisci_msg_fwl_set_firewall_region_req:16,tisci_msg_fwl_set_firewall_region_resp:16,tisci_msg_get_clock:23,tisci_msg_get_clock_par:23,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[13,23],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:23,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:124,tisci_msg_get_num_clock_par:23,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:123,tisci_msg_get_otp_row_lock_status_req:15,tisci_msg_get_otp_row_lock_status_resp:15,tisci_msg_get_soc_uid:130,tisci_msg_get_soc_uid_req:18,tisci_msg_get_soc_uid_resp:18,tisci_msg_keywriter_req:17,tisci_msg_keywriter_resp:17,tisci_msg_lock_otp_row:123,tisci_msg_lock_otp_row_req:15,tisci_msg_lock_otp_row_resp:15,tisci_msg_open_debug_fwl:130,tisci_msg_open_debug_fwls_req:18,tisci_msg_open_debug_fwls_resp:18,tisci_msg_pm_board_config_pm:23,tisci_msg_proc_auth_boot:[129,131],tisci_msg_proc_auth_boot_req:13,tisci_msg_proc_auth_boot_resp:13,tisci_msg_proc_get_statu:131,tisci_msg_proc_get_status_req:13,tisci_msg_proc_get_status_resp:13,tisci_msg_proc_handov:131,tisci_msg_proc_handover_req:13,tisci_msg_proc_handover_resp:13,tisci_msg_proc_releas:131,tisci_msg_proc_release_req:13,tisci_msg_proc_release_resp:13,tisci_msg_proc_request:131,tisci_msg_proc_request_req:13,tisci_msg_proc_request_resp:13,tisci_msg_proc_set_config:131,tisci_msg_proc_set_config_req:13,tisci_msg_proc_set_config_resp:13,tisci_msg_proc_set_control:131,tisci_msg_proc_set_control_req:13,tisci_msg_proc_set_control_resp:13,tisci_msg_proc_status_wait_req:13,tisci_msg_proc_status_wait_resp:13,tisci_msg_proc_wait_statu:131,tisci_msg_query_freq:[23,35,50,66,82,96,111],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_otp_mmr:123,tisci_msg_read_otp_mmr_req:15,tisci_msg_read_otp_mmr_resp:15,tisci_msg_receiv:28,tisci_msg_rm_board_config_rm:24,tisci_msg_rm_get_resource_rang:24,tisci_msg_rm_get_resource_range_req:24,tisci_msg_rm_get_resource_range_resp:24,tisci_msg_rm_irq_releas:24,tisci_msg_rm_irq_release_req:8,tisci_msg_rm_irq_release_resp:8,tisci_msg_rm_irq_set:24,tisci_msg_rm_irq_set_req:8,tisci_msg_rm_irq_set_resp:8,tisci_msg_rm_proxy_cfg:24,tisci_msg_rm_proxy_cfg_req:9,tisci_msg_rm_proxy_cfg_resp:9,tisci_msg_rm_psil_pair:[24,128],tisci_msg_rm_psil_pair_req:10,tisci_msg_rm_psil_pair_resp:10,tisci_msg_rm_psil_read:24,tisci_msg_rm_psil_read_req:10,tisci_msg_rm_psil_read_resp:10,tisci_msg_rm_psil_unpair:24,tisci_msg_rm_psil_unpair_req:10,tisci_msg_rm_psil_unpair_resp:10,tisci_msg_rm_psil_writ:[24,128],tisci_msg_rm_psil_write_req:10,tisci_msg_rm_psil_write_resp:10,tisci_msg_rm_ring_cfg:24,tisci_msg_rm_ring_cfg_req:11,tisci_msg_rm_ring_cfg_resp:11,tisci_msg_rm_ring_mon_cfg:24,tisci_msg_rm_ring_mon_cfg_req:11,tisci_msg_rm_ring_mon_cfg_resp:11,tisci_msg_rm_udmap_flow_cfg:24,tisci_msg_rm_udmap_flow_cfg_req:12,tisci_msg_rm_udmap_flow_cfg_resp:12,tisci_msg_rm_udmap_flow_deleg:[46,61,78,92,107],tisci_msg_rm_udmap_flow_delegate_req:12,tisci_msg_rm_udmap_flow_delegate_resp:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:24,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:12,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:12,tisci_msg_rm_udmap_gcfg_cfg:24,tisci_msg_rm_udmap_gcfg_cfg_req:12,tisci_msg_rm_udmap_gcfg_cfg_resp:12,tisci_msg_rm_udmap_rx_ch_cfg:24,tisci_msg_rm_udmap_rx_ch_cfg_req:12,tisci_msg_rm_udmap_rx_ch_cfg_resp:12,tisci_msg_rm_udmap_tx_ch_cfg:24,tisci_msg_rm_udmap_tx_ch_cfg_req:12,tisci_msg_rm_udmap_tx_ch_cfg_resp:12,tisci_msg_sa2ul_get_dkek:121,tisci_msg_sa2ul_get_dkek_req:14,tisci_msg_sa2ul_get_dkek_resp:14,tisci_msg_sa2ul_release_dkek:121,tisci_msg_sa2ul_release_dkek_req:14,tisci_msg_sa2ul_release_dkek_resp:14,tisci_msg_sa2ul_set_dkek:121,tisci_msg_sa2ul_set_dkek_req:14,tisci_msg_sa2ul_set_dkek_resp:14,tisci_msg_sec_handov:131,tisci_msg_security_handover_req:21,tisci_msg_security_handover_resp:21,tisci_msg_sender_host_id:28,tisci_msg_set_clock:23,tisci_msg_set_clock_par:23,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:23,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:23,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[23,35,50,66,82,96,111],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[124,128],tisci_msg_soft_lock_otp_write_glob:123,tisci_msg_soft_lock_otp_write_global_req:15,tisci_msg_soft_lock_otp_write_global_resp:15,tisci_msg_sys_reset:[23,122],tisci_msg_sys_reset_req:7,tisci_msg_sys_reset_resp:7,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:8,tisci_msg_value_rm_dst_id_valid:8,tisci_msg_value_rm_global_event_valid:8,tisci_msg_value_rm_ia_id_valid:8,tisci_msg_value_rm_mon_data0_val_valid:11,tisci_msg_value_rm_mon_data1_val_valid:11,tisci_msg_value_rm_mon_mode_dis:11,tisci_msg_value_rm_mon_mode_push_pop:11,tisci_msg_value_rm_mon_mode_starv:11,tisci_msg_value_rm_mon_mode_threshold:11,tisci_msg_value_rm_mon_mode_valid:11,tisci_msg_value_rm_mon_mode_watermark:11,tisci_msg_value_rm_mon_queue_valid:11,tisci_msg_value_rm_mon_source_valid:11,tisci_msg_value_rm_mon_src_accum_q_s:11,tisci_msg_value_rm_mon_src_elem_cnt:11,tisci_msg_value_rm_mon_src_head_pkt_s:11,tisci_msg_value_rm_ring_addr_hi_valid:11,tisci_msg_value_rm_ring_addr_lo_valid:11,tisci_msg_value_rm_ring_asel_valid:11,tisci_msg_value_rm_ring_count_valid:11,tisci_msg_value_rm_ring_mode_credenti:11,tisci_msg_value_rm_ring_mode_messag:11,tisci_msg_value_rm_ring_mode_qm:11,tisci_msg_value_rm_ring_mode_r:11,tisci_msg_value_rm_ring_mode_valid:11,tisci_msg_value_rm_ring_order_id_valid:11,tisci_msg_value_rm_ring_size_128b:11,tisci_msg_value_rm_ring_size_16b:11,tisci_msg_value_rm_ring_size_256b:11,tisci_msg_value_rm_ring_size_32b:11,tisci_msg_value_rm_ring_size_4b:11,tisci_msg_value_rm_ring_size_64b:11,tisci_msg_value_rm_ring_size_8b:11,tisci_msg_value_rm_ring_size_valid:11,tisci_msg_value_rm_ring_virtid_valid:11,tisci_msg_value_rm_udmap_ch_atype_intermedi:12,tisci_msg_value_rm_udmap_ch_atype_non_coher:12,tisci_msg_value_rm_udmap_ch_atype_phi:12,tisci_msg_value_rm_udmap_ch_atype_valid:12,tisci_msg_value_rm_udmap_ch_atype_virtu:12,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_valid:12,tisci_msg_value_rm_udmap_ch_chan_type_valid:12,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:12,tisci_msg_value_rm_udmap_ch_fetch_size_max:12,tisci_msg_value_rm_udmap_ch_fetch_size_valid:12,tisci_msg_value_rm_udmap_ch_order_id_max:12,tisci_msg_value_rm_udmap_ch_order_id_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:12,tisci_msg_value_rm_udmap_ch_pause_on_error_en:12,tisci_msg_value_rm_udmap_ch_priority_max:12,tisci_msg_value_rm_udmap_ch_priority_valid:12,tisci_msg_value_rm_udmap_ch_qos_max:12,tisci_msg_value_rm_udmap_ch_qos_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:12,tisci_msg_value_rm_udmap_ch_sched_prior_high:12,tisci_msg_value_rm_udmap_ch_sched_prior_low:12,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:12,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:12,tisci_msg_value_rm_udmap_ch_sched_priority_valid:12,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:12,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:12,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:12,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:12,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_block_v:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:12,tisci_msg_value_rm_udmap_ch_type_packet:12,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:12,tisci_msg_value_rm_udmap_flow_delegate_clear:12,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:12,tisci_msg_value_rm_udmap_flow_delegate_host_valid:12,tisci_msg_value_rm_udmap_flow_desc_type_valid:12,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:12,tisci_msg_value_rm_udmap_flow_einfo_present_valid:12,tisci_msg_value_rm_udmap_flow_error_handling_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_ps_location_valid:12,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:12,tisci_msg_value_rm_udmap_flow_sop_offset_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:12,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:12,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:12,tisci_msg_value_rm_udmap_rx_ch_packet_except:12,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:12,tisci_msg_value_rm_udmap_rx_flow_desc_host:12,tisci_msg_value_rm_udmap_rx_flow_desc_mono:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:12,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_err_drop:12,tisci_msg_value_rm_udmap_rx_flow_err_retri:12,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:12,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:12,tisci_msg_value_rm_udmap_rx_flow_sop_max:12,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_src_select_non:12,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:12,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:12,tisci_msg_value_rm_unused_secondary_host:24,tisci_msg_value_rm_vint_status_bit_index_valid:8,tisci_msg_value_rm_vint_valid:8,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_otp_row:123,tisci_msg_write_otp_row_req:15,tisci_msg_write_otp_row_resp:15,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:125,togeth:12,toler:[5,22],tool:[24,130],top:[13,25],topic:[0,132],total:[11,13,14,62,121,128],toward:131,trace:[0,8,22,124,132],trace_data_vers:28,trace_dst:22,trace_dst_en:22,trace_dst_itm:22,trace_dst_mem:22,trace_dst_uart0:22,trace_src:22,trace_src_bas:22,trace_src_en:22,trace_src_pm:22,trace_src_rm:22,trace_src_sec:22,trace_src_supr:22,trace_src_us:22,track:[2,120],tradit:0,transact:[19,121,124],transfer:[2,12,16,25,124,130],transit:[6,28,128],translat:8,transmit:[2,10,28,49,65,81,95,110],transmitt:2,travers:124,treatment:12,tree:[23,25],tremend:0,tri:13,tricki:121,trigger:[8,34,49,65,81,95,110],tripl:22,trivial:13,trm:[12,13,16,32,47,63,79,93,108,124,128],trng:128,trust:[0,2,18,19,22,123,125,130],tune:25,turn:[6,13,28],tweak:[23,35,50,66,82,96,111],two:[2,13,19,22,24,120,123,124,125,130,131],tx_atyp:12,tx_burst_siz:12,tx_chan:[46,61,78,92,107],tx_chan_typ:12,tx_credit_count:12,tx_echan:[46,61,92,107],tx_fetch_siz:12,tx_filt_einfo:12,tx_filt_psword:12,tx_hchan:[46,61,78,92,107],tx_orderid:12,tx_pause_on_err:12,tx_prioriti:12,tx_qo:12,tx_sched_prior:12,tx_supr_tdpkt:12,tx_tdtype:12,tx_uhchan:[78,92,107],txcq_qnum:12,txt:130,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25,28,31,38,39,46,53,54,61,69,70,75,78,85,86,92,99,100,107,114,115,120,122,125],typic:[0,5,6,11,13,33,48,64,80,94,109,120,130],u16:[2,3,8,9,10,11,12,16,20,22,23,24,25],u32:[2,3,5,6,8,9,10,11,12,13,15,16,17,18,20,22,23,24,25,28],u64:[5,18,20],uart0:22,uart:[23,28,120],udma:[0,12,49,65,81,95,110,124],udma_ch_atyp:28,udma_ch_burst_s:28,udma_ch_cq_qnum:28,udma_ch_fetch_s:28,udma_ch_orderid:28,udma_ch_pause_on_err:28,udma_ch_prior:28,udma_ch_qo:28,udma_ch_sched_prior:28,udma_ch_thread_id:28,udma_ch_typ:28,udma_flow_desc_typ:28,udma_flow_dest_tag_sel:28,udma_flow_rx_dest_qnum:28,udma_flow_rx_einfo_pres:28,udma_flow_rx_error_handl:28,udma_flow_rx_fdq0_sz0_qnum:28,udma_flow_rx_fdq0_sz1_qnum:28,udma_flow_rx_fdq0_sz2_qnum:28,udma_flow_rx_fdq0_sz3_qnum:28,udma_flow_rx_fdq1_qnum:28,udma_flow_rx_fdq2_qnum:28,udma_flow_rx_fdq3_qnum:28,udma_flow_rx_ps_loc:28,udma_flow_rx_psinfo_pres:28,udma_flow_rx_size_thresh_en:28,udma_flow_rx_sop_offset:28,udma_flow_src_tag_sel:28,udma_rx_ch_flow_id_count:28,udma_rx_ch_flow_id_start:28,udma_rx_ch_ignore_long:28,udma_rx_ch_ignore_short:28,udma_tx_ch_credit_count:28,udma_tx_ch_fdepth:28,udma_tx_ch_filt_einfo:28,udma_tx_ch_filt_psword:28,udma_tx_ch_supr_tdpkt:28,udma_tx_ch_tdtyp:28,udma_utc_ctrl:24,udmap0_cfgstrm_tx:[53,69,85,99,114],udmap0_rx:[53,69],udmap0_trstrm_tx:[53,69,85,99,114],udmap0_tx:[53,69],udmap:[2,4,8,10,11,24,28],udmap_flow_cfg:28,udmap_flow_get_cfg:28,udmap_flow_sz_cfg:28,udmap_flow_sz_get_cfg:28,udmap_gcfg_cfg:[12,28],udmap_gcfg_cfg_respons:12,udmap_gcfg_get_cfg:28,udmap_init:28,udmap_oes_get:28,udmap_oes_set:28,udmap_rx:[53,54,69,70,86,100,115],udmap_rx_ch_cfg:28,udmap_rx_ch_get_cfg:28,udmap_rx_ch_set_thrd_id:28,udmap_rx_h:[54,70,86,100,115],udmap_rx_uh:[86,100,115],udmap_tx:[53,54,69,70,86,100,115],udmap_tx_ch_cfg:28,udmap_tx_ch_get_cfg:28,udmap_tx_ch_set_thrd_id:28,udmap_tx_ext:[54,70,100,115],udmap_tx_h:[54,70,86,100,115],udmap_tx_uh:[86,100,115],ufs_intr:[95,110],uid:[20,25],uid_len_word:18,uint32_t:5,unabl:130,unavail:131,unawar:2,undefin:[24,124],under:[2,23,24,124],underli:[5,123,124],understand:[2,3,25,120],understood:[35,50,66,82,96,111],unencrypt:127,unifi:0,uniqu:[0,18,19,20,22,23,24,28,32,40,47,55,63,71,79,87,93,101,108,116,121],unit:[0,12,22],unknown:12,unless:[5,13,130],unlock:[0,18,19,20,23],unmap:[8,28],unmapped_rx_chan:[31,39],unmapped_tx_chan:[31,39],unown:128,unpair:[28,128],unprivileg:124,unrel:124,unsign:[22,24,125],unsuccess:19,unsupport:25,until:[3,13,19,23,24,25,28,121,123,125,129],unus:[5,9,10,16,24,25,28],updat:[13,20,23,24,125,128,130],upfront:120,upon:[24,25,120],upper:[11,20,28],upto:13,url:24,usag:[2,14,16,18,21,28,121,122],usart_irq:[49,65,81,95,110],uscif:130,use:[0,2,3,6,7,9,10,11,12,13,17,20,22,24,25,28,31,33,34,38,39,43,46,48,49,52,53,54,58,61,64,65,68,69,70,74,78,80,81,84,85,86,89,92,94,95,98,99,100,103,107,109,110,113,114,115,118,120,121,122,123,124,125,128,130,131],use_dkek:121,useabl:[48,64],usecas:[3,5,13,20,22,23,35,50,66,82,96,111,129,131],used:[0,2,3,5,6,7,8,9,10,11,12,13,16,18,19,20,22,23,24,25,28,29,33,34,38,39,43,44,48,49,52,53,54,58,59,64,65,68,69,70,74,76,80,81,84,85,86,89,90,94,95,98,99,100,103,104,105,109,110,113,114,115,118,119,120,121,122,123,125,127,128,129,130,131],useful:28,user:[0,2,5,7,12,13,22,23,24,28,29,30,32,35,44,45,47,50,59,60,63,66,76,77,79,82,90,91,93,96,105,106,108,111,120,121,122,127,131],uses:[2,3,8,20,121,131],using:[0,10,12,13,16,18,19,22,23,24,28,46,61,78,92,107,120,121,123,124,125,127,129,130],usual:[2,5],utc_chan_start:12,util:[0,8,10,28,58,74,89,103,118],v2020:0,v3_ca:[20,127,130],val:[20,127],valid:[2,3,5,10,13,20,22,28,31,34,38,39,46,49,52,53,54,61,65,68,69,70,78,81,84,85,86,92,95,98,99,100,107,110,113,114,115,120,131],valid_param:[8,9,10,11,12,28],valid_param_hi:28,valid_param_lo:28,valu:[2,3,5,7,8,9,10,11,12,13,14,15,19,20,22,23,24,25,28,31,34,35,38,39,43,46,49,50,52,53,54,58,61,62,65,66,68,69,70,74,78,81,82,84,85,86,89,92,95,96,98,99,100,103,104,107,110,111,113,114,115,118,119,121,123,124,128,129,130],vari:[6,7,13,24,120,123],variabl:24,variant:[20,130],variat:0,variou:[0,2,5,6,13,19,20,25,28,120,124,125,128,129],vector:[13,20,125,129],veri:[5,13],verifi:[2,10,12,19,20,23,24,125,129,130],version:[3,5,20,22,24,25,28,125,130],versu:0,via:[0,2,3,5,8,9,10,11,12,13,14,18,19,22,24,25,29,30,44,45,59,60,76,77,90,91,105,106,124,131],video:[96,111],view:[0,5,6],vint:[8,34,49,65,81,95,110],vint_status_bit_index:8,virt:[11,28],virtid:11,virtual:[0,8,24,28,33,48,64,80,94,109],vision:[96,111],vm2:33,voltag:120,vshs9c9qqwgrb:[20,127,130],wai:[2,20,28,121,125,130],wait:[19,28],wake:[6,122],wake_arm:28,wake_handl:28,wakeup:[13,28,58,74,89,103,118],wakeupss:22,warm:[7,123],warn:[2,13,40,55,71,87,101,116],well:[2,5,11,19,22,23,24,25,28,125,130],wfe:13,wfi:13,what:[0,5,8,10,22,24,35,50,66,82,96,111,120,122],whatev:2,when:[2,3,5,6,7,8,9,11,12,13,19,20,22,24,25,28,35,50,66,82,96,111,120,121,122,124,125,129,130,131],whenev:24,where:[0,5,8,9,11,12,19,20,23,24,25,32,47,63,79,93,108,120,121,128,129,130],wherev:121,whether:[0,2,9,11,12,20,24,25],which:[0,2,5,6,8,10,11,12,13,17,20,22,23,24,25,28,29,33,35,42,44,48,50,57,59,64,66,73,76,80,82,88,90,94,96,102,105,109,111,117,120,121,123,127,128,130],who:[11,12,24,25,121,131],whole:[23,24],whose:[10,24],wide:[5,6,7,11,23,25,28,130],wider:120,width:[10,123],wild:130,wildcard:[25,130],window:130,wipe:131,wish:25,within:[5,6,8,9,10,11,12,13,19,24,25,28,31,34,39,46,49,52,54,61,65,68,70,78,81,84,86,92,95,98,100,107,110,113,115],without:2,wkup:[23,104,119,122],word:[10,12,18,19,24,28,124,130],work:[12,24,25,123],workaround:[0,11],worst:13,would:[5,7,13,22,23,24,29,44,59,76,90,105,128,130],wrap:[2,11],writabl:124,write:[2,3,9,11,12,13,19,25,28,32,42,47,57,63,73,79,88,93,102,108,117,121,127,128,130],write_host:[25,123],writeback:[22,24],writer:[123,126,132],written:[10,11,15,19,28,121,123],x0fsqgtpwbgpuiv:[20,127,130],x509:[4,13,18,19,25,125,129,130],x509_extens:[20,127,130],xds110:130,xmit_intr_pend:[49,65,81,95,110],xyz:[29,44,59,76,90,105],yes:13,yet:[5,8,19,20],you:[2,12,13,25,120,130],your:[5,6,13],zero:[2,5,8,11,12,13,15,16,19,20,23,24,125,129,130]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E_LEGACY DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E_LEGACY Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E_LEGACY Proxy Device Descriptions","J721E_LEGACY PSI-L Device Descriptions","J721E_LEGACY Ring Accelerator Device Descriptions","J721E_LEGACY Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[35,50,66,82,96,111,130],"function":22,"static":24,AES:20,Are:124,IDs:[28,30,31,33,34,36,38,39,43,45,46,48,49,51,52,53,54,58,60,61,64,65,67,68,69,70,74,77,78,80,81,83,84,85,86,89,91,92,94,95,97,98,99,100,103,104,106,107,109,110,112,113,114,115,118,119],Used:[5,6,7],Using:[121,123,130],a53ss0:29,a53ss0_core_0:29,a53ss0_core_1:29,a72ss0:[90,105],a72ss0_core0:[76,90,105],a72ss0_core0_0:76,a72ss0_core0_1:76,a72ss0_core1:[90,105],aasrc0:[90,105],abi:22,acceler:[11,24,39,54,70,86,100,115],access:[13,25,43,58,74,89,103,118,128],action:28,adc0:29,after:[23,24],aggreg:[34,49,65,81,95,110],all:[120,124],alloc:[42,57,73,88,102,117],am64x:[29,30,31,32,33,34,35,36,37,38,39,40,42,43,75],am65x:[62,75],am65x_sr2:[46,49,52,53,54,55],am6:[41,44,45,47,48,50,51,56,57,58,59,60,61,63,64,65,66,67,68,69,70,71,72,73,74],ani:124,api:[3,5,6,7,13,14,15,16,17,18,21,22,23,24,25,123,130],approach:121,architectur:0,arm:13,armv8:13,arrai:25,assign:[24,40,55,71,87,101,116],atl0:[76,90,105],authent:13,avail:128,background:[16,124],base:[24,32,34,47,49,63,65,79,81,93,95,108,110],baseport:28,between:[0,124],binari:129,bmek:20,bmpk:20,bmpkh:20,board0:[29,44,59,76,90,105],board:[20,22,23,24,25,26,40,55,71,87,101,116,125,130,131],boardcfg:22,boardcfg_control:22,boardcfg_dbg_cfg:22,boardcfg_dbg_dst_port:22,boardcfg_dbg_src:22,boardcfg_host_hierarchi:25,boardcfg_msmc:22,boardcfg_pm:23,boardcfg_proc:25,boardcfg_rm:24,boardcfg_rm_host_cfg:24,boardcfg_rm_host_cfg_entri:24,boardcfg_rm_resasg:24,boardcfg_rm_resasg_entri:24,boardcfg_secproxi:22,book:13,boot:[13,20,125,129],buffer:28,c66ss0:[90,105],c66ss0_core0:[90,105],c66ss0_introuter0:[90,95,105,110],c66ss0_pbist0:[90,105],c66ss1:[90,105],c66ss1_core0:[90,105],c66ss1_introuter0:[90,95,105,110],c66ss1_pbist0:[90,105],c6x:13,c71ss0:[90,105],c71ss0_mma:[90,105],c71x_0_pbist_vd:[90,105],c7x:13,cal0:[44,59],calcul:2,can:124,caveat:121,cbass0:[44,59],cbass_debug0:[44,59],cbass_fw0:[44,59],cbass_infra0:[44,59],ccdebugss0:[44,59],central:0,certif:[20,125,130],chang:[0,16],channel:[12,31,32,46,47,61,63,78,79,92,93,107,108],chapter:[1,4,26,27,75,126],check:2,clock:[2,5,23,29,44,59,76,90,105],cmp_event_introuter0:[29,34],cmpevent_intrtr0:[44,49,59,65,76,81,90,95,105,110],command:19,commun:2,compar:121,comparison:121,compat:5,compil:22,compute_cluster0:[29,76,90,105],compute_cluster0_cfg_wrap:[76,90,105],compute_cluster0_clec:[76,90,105],compute_cluster0_core_cor:[76,90,105],compute_cluster0_ddr32ss_emif0_ew:[90,105],compute_cluster0_debug_wrap:[76,90,105],compute_cluster0_dmsc_wrap:[76,90,105],compute_cluster0_en_msmc_domain:[76,90,105],compute_cluster0_gic500ss:[76,90,105],compute_cluster0_pbist_0:29,compute_cluster0_pbist_wrap:[76,90,105],compute_cluster_a53_0:[44,59],compute_cluster_a53_1:[44,59],compute_cluster_a53_2:[44,59],compute_cluster_a53_3:[44,59],compute_cluster_cpac0:[44,59],compute_cluster_cpac1:[44,59],compute_cluster_cpac_pbist0:[44,59],compute_cluster_cpac_pbist1:[44,59],compute_cluster_msmc0:[44,59],compute_cluster_pbist0:[44,59],config:[22,23,24,25],configur:[5,6,9,10,11,12,13,16,20,22,23,24,25,26,28,40,55,71,87,101,116,123,124,125,127,130,131],consol:22,control:[2,5,6,13,130],convers:127,core:[23,24,125],cpsw0:[29,76,90,105],cpsw_tx_rgmii0:76,cpt2_aggr0:[29,44,59,76,90,105],cpt2_aggr1:[76,90,105],cpt2_aggr2:[76,90,105],cpt2_aggr3:76,cpt2_probe_vbusm_main_cal0_0:[44,59],cpt2_probe_vbusm_main_dss_2:[44,59],cpt2_probe_vbusm_main_navddrhi_5:[44,59],cpt2_probe_vbusm_main_navddrlo_6:[44,59],cpt2_probe_vbusm_main_navsramhi_3:[44,59],cpt2_probe_vbusm_main_navsramlo_4:[44,59],cpt2_probe_vbusm_mcu_export_slv_0:[44,59],cpt2_probe_vbusm_mcu_fss_s0_2:[44,59],cpt2_probe_vbusm_mcu_fss_s1_3:[44,59],cpt2_probe_vbusm_mcu_sram_slv_1:[44,59],cpts0:29,creat:130,csi_psilss0:[90,105],csi_rx_if0:[90,105],csi_rx_if1:[90,105],csi_tx_if0:[90,105],ctrl_mmr0:[44,59],data:[3,5,6,7,10,19,22,23,24,25,27,28],dbgsuspendrouter0:29,dcc0:[29,44,59,76,90,105],dcc10:[90,105],dcc11:[90,105],dcc12:[90,105],dcc1:[29,44,59,76,90,105],dcc2:[29,44,59,76,90,105],dcc3:[29,44,59,76,90,105],dcc4:[29,44,59,76,90,105],dcc5:[29,44,59,76,90,105],dcc6:[44,59,76,90,105],dcc7:[44,59,90,105],dcc8:[90,105],dcc9:[90,105],ddpa0:29,ddr0:[76,90,105],ddr16ss0:29,ddrss0:[44,59],debug:[18,20,22,25,28,124,130],debugss0:[44,59],debugss_wrap0:[29,44,59,76,90,105],debugsuspendrtr0:[44,59],decoder0:[90,105],definit:[13,120,122],deleg:12,deriv:[14,25,121],descript:[8,9,10,11,12,13,14,15,16,17,18,21,30,31,32,33,34,36,37,38,39,40,42,43,45,46,47,48,49,51,52,53,54,55,57,58,60,61,63,64,65,67,68,69,70,71,73,74,77,78,79,80,81,83,84,85,86,87,88,89,91,92,93,94,95,97,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119],design:[22,24],destin:[34,38,49,53,65,69,81,85,95,99,110,114],detail:[22,24],develop:125,devgrp:[43,58,74,89,103,118,120],devic:[0,2,6,23,24,29,30,31,34,35,37,38,39,43,44,45,46,49,50,52,53,54,58,59,60,61,65,66,68,69,70,74,76,77,78,81,82,84,85,86,89,90,91,92,95,96,98,99,100,103,105,106,107,110,111,113,114,115,118,120,121,123,125,127,129,130],dftss0:[44,59],directli:124,dkek:[14,121],dma:[24,31,46,61,78,92,107],dmass0:29,dmass0_bcdma_0:29,dmass0_cbass_0:29,dmass0_intaggr_0:[29,34],dmass0_ipcss_0:29,dmass0_pktdma_0:29,dmass0_psilcfg_0:29,dmass0_psilss_0:29,dmass0_ringacc_0:29,dmass0_sec_proxy_0:42,dmpac0:[90,105],dmpac0_sde_0:[90,105],dmsc0:29,dmsc:[23,124],document:[3,4,5,6,7,20,75],domain:[28,104,119,122],domgrp:122,done:130,dphy_rx0:[90,105],dphy_rx1:[90,105],dphy_tx0:[90,105],dsp:13,dss0:[44,59,90,105],dss_dsi0:[90,105],dss_edp0:[90,105],dummy_ip_lpsc_debug2dmsc_vd:[44,59],dummy_ip_lpsc_dmsc_vd:[44,59],dummy_ip_lpsc_emif_data_vd:[44,59],dummy_ip_lpsc_main2mcu_vd:[44,59],dummy_ip_lpsc_mcu2main_infra_vd:[44,59],dummy_ip_lpsc_mcu2main_vd:[44,59],dummy_ip_lpsc_mcu2wkup_vd:[44,59],dummy_ip_lpsc_wkup2main_infra_vd:[44,59],dummy_ip_lpsc_wkup2mcu_vd:[44,59],dure:[19,125],ecap0:[29,44,59,76,90,105],ecap1:[29,76,90,105],ecap2:[29,76,90,105],ecc_aggr0:[44,59],ecc_aggr1:[44,59],ecc_aggr2:[44,59],efuse0:[44,59],ehrpwm0:[44,59,76,90,105],ehrpwm1:[44,59,76,90,105],ehrpwm2:[44,59,76,90,105],ehrpwm3:[44,59,76,90,105],ehrpwm4:[44,59,76,90,105],ehrpwm5:[44,59,76,90,105],elig:2,elm0:[29,44,59,76,90,105],emif_data_0_vd:[29,76,90,105],enabl:120,encoder0:[90,105],encrypt:[20,125,129],entiti:2,entri:25,enumer:[22,25,30,33,36,42,43,45,48,51,57,58,60,64,67,73,74,77,80,83,88,89,91,94,97,102,103,104,106,109,112,117,118,119],epwm0:29,epwm1:29,epwm2:29,epwm3:29,epwm4:29,epwm5:29,epwm6:29,epwm7:29,epwm8:29,eqep0:[29,44,59,76,90,105],eqep1:[29,44,59,76,90,105],eqep2:[29,44,59,76,90,105],esm0:[29,44,59,76,90,105],event:[34,49,65,81,95,110],exampl:[5,13,130],extend:[15,25,62,123],extens:[20,130],famili:75,faq:124,ffi_main_infra_cbass_vd:76,ffi_main_ip_cbass_vd:76,ffi_main_rc_cbass_vd:76,field:[9,11,12,20,127,130],firewal:[16,18,32,47,63,79,93,108,124],firmwar:[20,22,25,125,130],flag:[2,13],flow:[12,31,46,61,78,92,107],foreground:124,format:[28,125],foundat:[0,2],frequenc:5,fsirx0:29,fsirx1:29,fsirx2:29,fsirx3:29,fsirx4:29,fsirx5:29,fsitx0:29,fsitx1:29,fss0:29,fss0_fsas_0:29,fss0_ospi_0:29,fss_mcu_0:44,further:0,gener:[2,3,4,13],get:[13,14,15,16,18,19,24],gic0:[44,59],gicss0:29,global:[12,15,34,49,65,81,95,110],glossari:0,goal:22,gpio0:[29,44,59,76,90,105],gpio1:[29,44,59,90,105],gpio2:[76,90,105],gpio3:[90,105],gpio4:[76,90,105],gpio5:[90,105],gpio6:[76,90,105],gpio7:[90,105],gpiomux_intrtr0:[44,49,59,65,76,81,90,95,105,110],gpmc0:[29,44,59,76,90,105],gpu0:[44,59,90,105],gpu0_dft_pbist_0:[90,105],gpu0_gpu_0:[90,105],gpu0_gpucore_0:[90,105],group:[23,24,43,58,74,89,103,104,118,119,120,122],gs80prg_mcu_wrap_wkup_0:[44,59],gs80prg_soc_wrap_wkup_0:[44,59],gtc0:[29,44,59,76,90,105],guid:[126,130,132],handov:[13,21,25,131],hardwar:123,header:[2,22],hierarchi:25,high:[24,127],host:[25,33,48,64,80,94,109,124],how:124,i2c0:[29,44,59,76,90,105],i2c1:[29,44,59,76,90,105],i2c2:[29,44,59,76,90,105],i2c3:[29,44,59,76,90,105],i2c4:[76,90,105],i2c5:[76,90,105],i2c6:[76,90,105],i3c0:[76,90,105],icemelter_wkup_0:[44,59],identifi:[29,44,59,76,90,105],ids:[32,47,63,79,93,108],imag:[13,20],includ:125,increment:120,index:5,indic:[31,39,46,52,54,61,68,70,78,84,86,92,98,100,107,113,115],inform:[16,62,125],init:[23,24],initi:[16,23,24,120],input:[34,49,65,81,95,110],instrument:2,integr:[2,20],interfac:[2,19,130],interpret:27,interrupt:[24,34,49,65,81,95,110],introduct:[0,1,5,6,8,9,10,11,12,13,18,19,20,23,24,30,31,32,33,34,36,38,39,40,41,42,43,45,46,47,48,49,51,52,53,54,55,56,57,58,60,61,62,63,64,65,67,68,69,70,71,72,73,74,77,78,79,80,81,83,84,85,86,87,88,89,91,92,93,94,95,97,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119,120,122,128,130],irq:[8,24],issu:124,j7200:[75,76,77,78,79,80,81,82,83,84,85,86,87,88,89],j721e:[75,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,108,109,111,112,117,118,119],j721e_legaci:[107,110,113,114,115,116],jtag:[19,130],k3_arm_atb_funnel_3_32_mcu_0:[44,59],k3_led_main_0:[44,59],keep:13,kei:[17,20,121,127],kek:[14,25,121],keystor:[41,56,72],keywrit:[17,20],know:124,larg:5,layer:28,led0:[29,76,90,105],legaci:75,level:24,list:[25,29,32,44,47,59,63,76,79,90,93,105,108],load:20,locat:28,lock:15,m4f:13,macro:[5,6,7],magic:22,mailbox0:29,main0:76,main2mcu_lvl_intrtr0:[44,49,59,65,76,81,90,95,105,110],main2mcu_pls_intrtr0:[44,49,59,65,76,81,90,95,105,110],main2mcu_vd:29,main2wkupmcu_vd:[76,90,105],main:[43,58,74,89,103,118],main_gpiomux_introuter0:[29,34],main_sec_proxy0:[57,73],manag:[0,2,4,5,8,9,10,11,12,13,23,24,25,28,34,49,65,81,95,110,124],map:0,mcan0:[29,76,90,105],mcan10:[76,90,105],mcan11:[76,90,105],mcan12:[76,90,105],mcan13:[76,90,105],mcan14:76,mcan15:76,mcan16:76,mcan17:76,mcan1:[29,76,90,105],mcan2:[76,90,105],mcan3:[76,90,105],mcan4:[76,90,105],mcan5:[76,90,105],mcan6:[76,90,105],mcan7:[76,90,105],mcan8:[76,90,105],mcan9:[76,90,105],mcasp0:[44,59,76,90,105],mcasp10:[90,105],mcasp11:[90,105],mcasp1:[44,59,76,90,105],mcasp2:[44,59,76,90,105],mcasp3:[90,105],mcasp4:[90,105],mcasp5:[90,105],mcasp6:[90,105],mcasp7:[90,105],mcasp8:[90,105],mcasp9:[90,105],mcspi0:[29,44,59,76,90,105],mcspi1:[29,44,59,76,90,105],mcspi2:[29,44,59,76,90,105],mcspi3:[29,44,59,76,90,105],mcspi4:[29,44,59,76,90,105],mcspi5:[76,90,105],mcspi6:[76,90,105],mcspi7:[76,90,105],mcu2main_vd:29,mcu_adc0:[44,59,76],mcu_adc12_16ffc0:[90,105],mcu_adc12_16ffc1:[90,105],mcu_adc1:[44,59,76],mcu_armss0:[44,59],mcu_armss0_cpu0:[44,59],mcu_armss0_cpu1:[44,59],mcu_cbass0:[44,59],mcu_cbass_debug0:[44,59],mcu_cbass_fw0:[44,59],mcu_cpsw0:[44,59,76,90,105],mcu_cpt2_aggr0:[44,59,76,90,105],mcu_ctrl_mmr0:[44,59],mcu_dcc0:[29,44,59,76,90,105],mcu_dcc1:[44,59,76,90,105],mcu_dcc2:[44,59,76,90,105],mcu_debugss0:[44,59],mcu_ecc_aggr0:[44,59],mcu_ecc_aggr1:[44,59],mcu_efuse0:[44,59],mcu_esm0:[29,44,59,76,90,105],mcu_fss0:[76,90,105],mcu_fss0_fsas_0:[44,59,76,90,105],mcu_fss0_hyperbus0:[44,59],mcu_fss0_hyperbus1p0_0:[76,90,105],mcu_fss0_ospi_0:[44,59,76,90,105],mcu_fss0_ospi_1:[44,59,76,90,105],mcu_gpio0:29,mcu_i2c0:[29,44,59,76,90,105],mcu_i2c1:[29,76,90,105],mcu_i3c0:[76,90,105],mcu_i3c1:[76,90,105],mcu_m4fss0:29,mcu_m4fss0_core0:29,mcu_mcan0:[44,59,76,90,105],mcu_mcan1:[44,59,76,90,105],mcu_mcrc64_0:29,mcu_mcspi0:[29,44,59,76,90,105],mcu_mcspi1:[29,44,59,76,90,105],mcu_mcspi2:[44,59,76,90,105],mcu_mcu_gpiomux_introuter0:[29,34],mcu_msram0:[44,59],mcu_navss0:[44,59,76,90,105],mcu_navss0_intr_0:[76,81,90,95,105,110],mcu_navss0_intr_aggr_0:[44,49,59,65],mcu_navss0_intr_router_0:[44,49,59,65],mcu_navss0_mcrc0:[44,59],mcu_navss0_mcrc_0:[76,90,105],mcu_navss0_modss:[76,90,105],mcu_navss0_proxy0:[44,59,76,90,105],mcu_navss0_ringacc0:[44,59,76,90,105],mcu_navss0_sec_proxy0:[88,102,117],mcu_navss0_udmap0:[44,59],mcu_navss0_udmap_0:[76,90,105],mcu_navss0_udmass:[76,90,105],mcu_navss0_udmass_inta_0:[76,81,90,95,105,110],mcu_pbist0:[44,59,76,90,105],mcu_pbist1:[76,90,105],mcu_pbist2:76,mcu_pdma0:[44,59],mcu_pdma1:[44,59],mcu_pll_mmr0:[44,59],mcu_psc0:29,mcu_psram0:[44,59],mcu_r5fss0:[76,90,105],mcu_r5fss0_core0:[76,90,105],mcu_r5fss0_core1:[76,90,105],mcu_rom0:[44,59],mcu_rti0:[29,44,59,76,90,105],mcu_rti1:[44,59,76,90,105],mcu_sa2_ul0:[76,90,105],mcu_sec_mmr0:[44,59],mcu_sec_proxy0:[57,73],mcu_timer0:[29,44,59,76,90,105],mcu_timer1:[29,44,59,76,90,105],mcu_timer2:[29,44,59,76,90,105],mcu_timer3:[29,44,59,76,90,105],mcu_timer4:[76,90,105],mcu_timer5:[76,90,105],mcu_timer6:[76,90,105],mcu_timer7:[76,90,105],mcu_timer8:[76,90,105],mcu_timer9:[76,90,105],mcu_uart0:[29,44,59,76,90,105],mcu_uart1:29,mcu_wakeup:[43,58,74,89,103,118],memori:28,messag:[2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,18,21,22,23,24,25,125],method:121,mlb0:[90,105],mmcsd0:[29,44,59,76,90,105],mmcsd1:[29,44,59,76,90,105],mmcsd2:[90,105],mmr:15,model:120,monitor:11,msmc:3,msram_256k0:29,msram_256k1:29,msram_256k2:29,msram_256k3:29,msram_256k4:29,msram_256k5:29,msv:20,multiplex:5,mux:5,mx_efuse_main_chain_main_0:[44,59],mx_efuse_mcu_chain_mcu_0:[44,59],mx_wakeup_reset_sync_wkup_0:[44,59],navss0:[44,59,76,90,105],navss0_cpts0:[44,59],navss0_cpts_0:[76,90,105],navss0_dti_0:[76,90,105],navss0_intr_router_0:[44,49,59,65,76,81,90,95,105,110],navss0_mailbox0_cluster0:[44,59],navss0_mailbox0_cluster10:[44,59],navss0_mailbox0_cluster11:[44,59],navss0_mailbox0_cluster1:[44,59],navss0_mailbox0_cluster2:[44,59],navss0_mailbox0_cluster3:[44,59],navss0_mailbox0_cluster4:[44,59],navss0_mailbox0_cluster5:[44,59],navss0_mailbox0_cluster6:[44,59],navss0_mailbox0_cluster7:[44,59],navss0_mailbox0_cluster8:[44,59],navss0_mailbox0_cluster9:[44,59],navss0_mailbox_0:[76,90,105],navss0_mailbox_10:[76,90,105],navss0_mailbox_11:[76,90,105],navss0_mailbox_1:[76,90,105],navss0_mailbox_2:[76,90,105],navss0_mailbox_3:[76,90,105],navss0_mailbox_4:[76,90,105],navss0_mailbox_5:[76,90,105],navss0_mailbox_6:[76,90,105],navss0_mailbox_7:[76,90,105],navss0_mailbox_8:[76,90,105],navss0_mailbox_9:[76,90,105],navss0_mcrc0:[44,59],navss0_mcrc_0:[76,90,105],navss0_modss:[76,90,105],navss0_modss_inta0:[44,49,59,65],navss0_modss_inta1:[44,49,59,65],navss0_modss_inta_0:[76,81],navss0_modss_inta_1:[76,81],navss0_modss_intaggr_0:[90,95,105,110],navss0_modss_intaggr_1:[90,95,105,110],navss0_proxy0:[44,59],navss0_proxy_0:[76,90,105],navss0_pvu0:[44,59],navss0_pvu1:[44,59],navss0_ringacc0:[44,59],navss0_ringacc_0:[76,90,105],navss0_sec_proxy_0:[88,102,117],navss0_spinlock_0:[76,90,105],navss0_tbu_0:[76,90,105],navss0_tcu_0:[90,105],navss0_timer_mgr0:[44,59],navss0_timer_mgr1:[44,59],navss0_timermgr_0:[76,90,105],navss0_timermgr_1:[76,90,105],navss0_udmap0:[44,59],navss0_udmap_0:[76,90,105],navss0_udmass:[76,90,105],navss0_udmass_inta0:[44,49,59,65],navss0_udmass_inta_0:[76,81],navss0_udmass_intaggr_0:[90,95,105,110],navss0_virtss:[76,90,105],non:2,normal:131,note:14,number:22,object:[3,5,6,7],oldi_tx_core_main_0:[44,59],open:[18,19],oper:131,optim:125,option:[20,28],osal:[23,24],otp:[15,17,20,25,62,123],outer:125,output:[34,49,65,81,95,110],outsid:128,over:130,overlap:124,overview:28,owner:16,ownership:124,pair:10,paramet:[8,9,10,11,12,62],part:24,path:2,payload:125,pbist0:[29,44,59,76,90,105],pbist10:[90,105],pbist1:[29,44,59,76,90,105],pbist2:[29,76,90,105],pbist3:[29,90,105],pbist4:[90,105],pbist5:[90,105],pbist6:[90,105],pbist7:[90,105],pbist9:[90,105],pcie0:[29,44,59,90,105],pcie1:[44,59,76,90,105],pcie2:[90,105],pcie3:[90,105],pdma0:[44,59],pdma1:[44,59],pdma_debug0:[44,59],per:[42,57,73,88,102,117],perform:[130,131],permiss:124,pll:[35,50,66,82,96,111],pll_mmr0:[44,59],pllctrl0:[44,59],popul:[20,130],post:131,postdiv1_16fft1:29,postdiv4_16ff0:29,postdiv4_16ff2:29,power:[2,4,5,23,28],pre:24,primer:[120,122],priv:[32,47,63,79,93,108,124],procedu:125,procedur:[11,125,127],process:24,processor:[13,25,36,51,67,83,97,112],program:[5,121,123,124],programm:124,protocol:19,proxi:[9,24,37,38,42,52,53,57,68,69,73,84,85,88,98,99,102,113,114,117],pru_icssg0:[29,44,59,90,105],pru_icssg1:[29,44,59,90,105],pru_icssg2:[44,59],psc0:[29,44,59,76,90,105],psi:[10,38,53,69,85,99,114],psil:24,psramecc0:[29,44,59],queri:3,r5fss0:[29,76,90,105],r5fss0_core0:[29,76,90,105],r5fss0_core1:[29,76,90,105],r5fss0_introuter0:[90,95,105,110],r5fss1:[29,90,105],r5fss1_core0:[29,90,105],r5fss1_core1:[29,90,105],r5fss1_introuter0:[90,95,105,110],rang:24,read:[0,10,15,123],receiv:[12,19,23,24],refer:20,region:[16,32,47,63,79,93,108,124],regist:[10,124],relationship:124,releas:[8,13,14],request:[2,9,11,12,13],reserv:25,reset:[7,11],resourc:[2,4,8,9,10,11,12,24,28,40,55,71,87,101,116,124,128],respons:[2,8,9,11,12],retriev:130,revis:[20,22,130],ring:[11,24,39,54,70,86,100,115],rout:8,router:[34,49,65,81,95,110],row:[15,25],rti0:[29,44,59,76,90,105],rti10:29,rti11:29,rti15:[90,105],rti16:[90,105],rti1:[29,44,59,76,90,105],rti24:[90,105],rti25:[90,105],rti28:[76,90,105],rti29:[76,90,105],rti2:[44,59],rti30:[90,105],rti31:[90,105],rti3:[44,59],rti8:29,rti9:29,runtim:[18,41,56,72,131],sa2_ul0:[29,44,59,90,105],sa2ul:[121,128],same:124,sampl:20,sci:[0,24],sdk:0,secur:[0,2,4,19,20,21,25,28,42,57,73,88,102,117,125,127,129,130,131],send:130,sequenc:13,serdes0:[44,59],serdes1:[44,59],serdes_10g0:[29,90,105],serdes_10g1:76,serdes_16g0:[90,105],serdes_16g1:[90,105],serdes_16g2:[90,105],serdes_16g3:[90,105],server:0,set:[8,13,14,16],sign:[20,125,129],size:[12,41,56,72],smek:20,smpk:20,smpkh:20,soc:[18,29,44,59,75,76,90,105,130],soft:15,softwar:[0,20],sourc:[34,38,49,53,65,69,81,85,95,99,110,114],specif:[13,75],specifi:124,spinlock0:29,sr1:75,sr2:75,state:130,statu:[13,15],stm0:[29,44,59,76,90,105],structur:[3,5,6,7,10,22,23,24,25],sub:[28,127],substructur:[22,25],subsystem:[23,24],suppli:121,support:[124,127],sysfw:128,system:[2,7,20,22,25,125,130],templat:[20,127],texa:2,thi:[5,6,7],thread:[10,38,42,53,57,69,73,85,88,99,102,114,117],threshold:12,time:[22,125],timeout:19,timer0:[29,44,59,76,90,105],timer10:[29,44,59,76,90,105],timer11:[29,44,59,76,90,105],timer12:[76,90,105],timer13:[76,90,105],timer14:[76,90,105],timer15:[76,90,105],timer16:[76,90,105],timer17:[76,90,105],timer18:[76,90,105],timer19:[76,90,105],timer1:[29,44,59,76,90,105],timer2:[29,44,59,76,90,105],timer3:[29,44,59,76,90,105],timer4:[29,44,59,76,90,105],timer5:[29,44,59,76,90,105],timer6:[29,44,59,76,90,105],timer7:[29,44,59,76,90,105],timer8:[29,44,59,76,90,105],timer9:[29,44,59,76,90,105],timermgr0:29,timesync_event_introuter0:[29,34],timesync_intrtr0:[44,49,59,65,76,81,90,95,105,110],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25,121,125,130,132],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:16,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:16,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:15,tisci_msg_get_soc_uid:18,tisci_msg_key_writ:17,tisci_msg_lock_otp_row:15,tisci_msg_open_debug_fwl:18,tisci_msg_proc_auth_boot:13,tisci_msg_proc_get_statu:13,tisci_msg_proc_handov:13,tisci_msg_proc_releas:13,tisci_msg_proc_request:13,tisci_msg_proc_set_config:13,tisci_msg_proc_set_control:13,tisci_msg_proc_wait_statu:13,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_otp_mmr:15,tisci_msg_rm_irq_releas:8,tisci_msg_rm_irq_set:8,tisci_msg_rm_proxy_cfg:9,tisci_msg_rm_psil_pair:10,tisci_msg_rm_psil_read:10,tisci_msg_rm_psil_unpair:10,tisci_msg_rm_psil_writ:10,tisci_msg_rm_ring_cfg:11,tisci_msg_rm_ring_mon_cfg:11,tisci_msg_rm_udmap_flow_cfg:12,tisci_msg_rm_udmap_flow_deleg:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:12,tisci_msg_rm_udmap_gcfg_cfg:12,tisci_msg_rm_udmap_rx_ch_cfg:12,tisci_msg_rm_udmap_tx_ch_cfg:12,tisci_msg_sa2ul_get_dkek:14,tisci_msg_sa2ul_release_dkek:14,tisci_msg_sa2ul_set_dkek:14,tisci_msg_sec_handov:21,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:16,tisci_msg_soft_lock_otp_write_glob:15,tisci_msg_sys_reset:7,tisci_msg_vers:3,tisci_msg_write_otp_row:15,topic:126,trace:[27,28],transfer:19,transmit:[12,19],transport:2,trigger:131,two:121,type:[40,55,71,87,101,116,127,130],uart0:[29,44,59,76,90,105],uart1:[29,44,59,76,90,105],uart2:[29,44,59,76,90,105],uart3:[29,76,90,105],uart4:[29,76,90,105],uart5:[29,76,90,105],uart6:[29,76,90,105],uart7:[76,90,105],uart8:[76,90,105],uart9:[76,90,105],uart:130,udmap:12,ufs0:[90,105],uid:[18,19,130],unencrypt:129,unlock:[25,130],unpair:10,usag:[3,5,6,7,8,9,10,11,12,13,15,17,22,23,24,25,120],usb0:[29,76,90,105],usb1:[90,105],usb3ss0:[44,59],usb3ss1:[44,59],user:[20,124,126,130,132],valid:[8,9,11,12,23,24,130],valu:[120,122],variou:130,vdc_data_vbusm_32b_ref_mcu2wkup:[44,59],vdc_data_vbusm_32b_ref_wkup2mcu:[44,59],vdc_data_vbusm_64b_ref_main2mcu:[44,59],vdc_data_vbusm_64b_ref_mcu2main:[44,59],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[44,59],vdc_infra_vbusp_32b_ref_mcu2main_infra:[44,59],vdc_infra_vbusp_32b_ref_wkup2main_infra:[44,59],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[44,59],vdc_nav_psil_128b_ref_main2mcu:[44,59],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[44,59],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[44,59],via:[121,130],virtual:[34,49,65,81,95,110],vpac0:[90,105],vpfe0:[90,105],vtm0:29,wait:13,what:124,which:124,wise:[29,44,59,76,90,105],without:5,wkup_cbass0:[44,59],wkup_cbass_fw0:[44,59],wkup_ctrl_mmr0:[44,59],wkup_ddpa0:[76,90,105],wkup_dmsc0:[44,59,76,90,105],wkup_dmsc0_cortex_m3_0:[44,59],wkup_ecc_aggr0:[44,59],wkup_esm0:[44,59,76,90,105],wkup_gpio0:[44,59,76,90,105],wkup_gpio1:[76,90,105],wkup_gpiomux_intrtr0:[44,49,59,65,76,81,90,95,105,110],wkup_i2c0:[44,59,76,90,105],wkup_pllctrl0:[44,59],wkup_porz_sync0:[76,90,105],wkup_psc0:[44,59,76,90,105],wkup_uart0:[44,59,76,90,105],wkup_vtm0:[44,59,76,90,105],wkup_wakeup0:76,wkupmcu2main_vd:[76,90,105],write:[10,15,123,124],writer:[17,127],x509:[20,127]}})