Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb  3 14:11:18 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file EQ_27_band_wrapper_control_sets_placed.rpt
| Design       : EQ_27_band_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    91 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           58 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |             154 |           50 |
| Yes          | No                    | No                     |             575 |          145 |
| Yes          | No                    | Yes                    |             281 |          103 |
| Yes          | Yes                   | No                     |             404 |          176 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                            Enable Signal                                                                           |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                              |                1 |              2 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                             |                2 |              4 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_2_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              4 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              4 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |
|  EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0] |                                                                                                                                                                    |                                                                                                                                              |                2 |              5 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | EQ_27_band_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                8 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                8 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                6 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]                      |                3 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                   | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                6 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                5 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                   | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                5 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                6 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                6 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                6 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                         | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                   | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |              8 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                            | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                             |                3 |              9 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             11 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                              |                6 |             12 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                              |                3 |             12 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                              |                6 |             12 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                              |                3 |             12 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                5 |             13 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                              |                4 |             13 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                              |                3 |             14 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                              |                2 |             14 |
|  EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0] |                                                                                                                                                                    | EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp                                                       |                5 |             15 |
|  EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0] | EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_enable                                                                   | EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0                                        |                4 |             16 |
|  EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0] | EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_1_n_0                                                              | EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0                                        |                4 |             16 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                              |                3 |             16 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L[31]_i_1_n_0                                                                                          |                                                                                                                                              |                4 |             16 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R[31]_i_1_n_0                                                                                          |                                                                                                                                              |                5 |             16 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                             |                5 |             16 |
| ~EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0] |                                                                                                                                                                    | EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0                                       |                6 |             18 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_0                                                                                     |                                                                                                                                              |                5 |             18 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L[31]_i_1_n_0                                                                           |                                                                                                                                              |                4 |             18 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                             |                6 |             20 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                              |                8 |             21 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                              |                9 |             21 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             21 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                              |               10 |             32 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               11 |             32 |
| ~EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0] | EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_1_n_0                                                           | EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp                                                       |                5 |             33 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                              |                9 |             34 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                              |               12 |             35 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out[31]_i_1_n_0                                                                                       |                                                                                                                                              |               10 |             36 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                              |                9 |             47 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                              |                9 |             47 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                              |                9 |             48 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                              |                9 |             48 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                              |               10 |             48 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                              |                9 |             48 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    | EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             59 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0                                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               18 |             72 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1                                                                                                          | EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               72 |            144 |
|  EQ_27_band_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                    |                                                                                                                                              |               57 |            168 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     9 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                    38 |
| 9      |                     1 |
| 11     |                     1 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    29 |
+--------+-----------------------+


