set_global_assignment -name FAMILY "${FAMILY}"
set_global_assignment -name DEVICE ${DEVICE}
set_global_assignment -name TOP_LEVEL_ENTITY miner_top
set_location_assignment ${CLK_PIN} -to osc_clk

set_global_assignment -name VERILOG_MACRO "THROUGHPUT=${THROUGHPUT}"
set_global_assignment -name VERILOG_MACRO "ODOKEY=${SEED}"
set_global_assignment -name SEED ${FITTER_SEED}

set_global_assignment -name VERILOG_FILE ../../../verilog/alt_probe.v
set_global_assignment -name VERILOG_FILE ../../../verilog/checksum.v
set_global_assignment -name VERILOG_FILE ../../../verilog/keccak800.v
set_global_assignment -name VERILOG_FILE ../../../verilog/miner.v
set_global_assignment -name VERILOG_FILE ../${PLL_FILE}
set_global_assignment -name VERILOG_FILE odo_${SEED}.v
set_global_assignment -name SDC_FILE ../miner.sdc
set_global_assignment -name NUM_PARALLEL_PROCESSORS 1

set_global_assignment -name PROJECT_OUTPUT_DIRECTORY ../output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
