$date
	Tue Jan 13 21:15:25 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module nand_gate_tb $end
$var wire 1 ! Z $end
$var wire 1 " Y $end
$var wire 1 # X $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 # X $end
$var wire 1 " Y $end
$var wire 1 ! Z $end
$var wire 1 ' u $end
$var wire 1 ( v $end
$var wire 1 ) w $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
x(
x'
0&
x%
x$
x#
x"
x!
$end
#5000
0"
1!
0)
1#
1'
1(
1%
0$
1&
#10000
0&
#15000
1"
0#
0'
0(
1$
1&
#20000
0&
#25000
1&
#30000
0&
#35000
0"
1'
1)
0%
1&
#40000
0&
#45000
1"
0'
0)
1%
1&
#50000
0&
#55000
0"
1#
1'
1(
0$
1&
#60000
0&
#65000
1)
0#
0(
0%
1$
1&
#70000
0&
#75000
1&
#80000
0&
#85000
1&
#90000
0&
#95000
1"
0'
0)
1%
1&
#100000
0&
