
This report will describe an implementation of a Simple Multi-Cycle MIPS processor in VHDL, 
as well as the motivation, technical details of the implementation and the process.

