#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x600015f9b7b0 .scope module, "testBench" "testBench" 2 3;
 .timescale 0 0;
v0x600015fd8410_0 .var "clk", 0 0;
v0x600015fd84b0_0 .var "reset", 0 0;
S_0x600015fb0d00 .scope module, "dut" "top" 2 10, 3 5 0, S_0x600015f9b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x600015fd7d10_0 .net "DataAdr", 31 0, v0x600015fce860_0;  1 drivers
v0x600015fd7dd0_0 .net "Instr", 31 0, L_0x600015fda620;  1 drivers
v0x600015fd7e90_0 .net "MemWrite", 0 0, L_0x600015fd9f00;  1 drivers
v0x600015fd7fc0_0 .net "PC", 31 0, v0x600015fd10e0_0;  1 drivers
v0x600015fd8060_0 .net "ReadData", 31 0, L_0x600015fec340;  1 drivers
v0x600015fd81b0_0 .net "WriteData", 31 0, L_0x600015feb4d0;  1 drivers
v0x600015fd8270_0 .net "clk", 0 0, v0x600015fd8410_0;  1 drivers
v0x600015fd8310_0 .net "reset", 0 0, v0x600015fd84b0_0;  1 drivers
S_0x600015fa1230 .scope module, "cpu" "cpu" 3 13, 4 4 0, S_0x600015fb0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "PC"
    .port_info 3 /INPUT 32 "Instr"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 32 "ALUResult"
    .port_info 6 /OUTPUT 32 "WriteData"
    .port_info 7 /INPUT 32 "ReadData"
v0x600015fd5e20_0 .net "ALUControl", 1 0, v0x600015fcc190_0;  1 drivers
v0x600015fd5f00_0 .net "ALUFlags", 3 0, L_0x600015febe10;  1 drivers
v0x600015fd5fc0_0 .net "ALUResult", 31 0, v0x600015fce860_0;  alias, 1 drivers
v0x600015fd6060_0 .net "ALUSrc", 0 0, L_0x600015fd8860;  1 drivers
v0x600015fd6190_0 .net "ImmSrc", 1 0, L_0x600015fd8930;  1 drivers
v0x600015fd62e0_0 .net "Instr", 31 0, L_0x600015fda620;  alias, 1 drivers
v0x600015fd63a0_0 .net "MemWrite", 0 0, L_0x600015fd9f00;  alias, 1 drivers
v0x600015fd6440_0 .net "MemtoReg", 0 0, L_0x600015fd8720;  1 drivers
v0x600015fd6570_0 .net "PC", 31 0, v0x600015fd10e0_0;  alias, 1 drivers
v0x600015fd66a0_0 .net "PCSrc", 0 0, L_0x600015fda000;  1 drivers
v0x600015fd67d0_0 .net "ReadData", 31 0, L_0x600015fec340;  alias, 1 drivers
v0x600015fd6890_0 .net "RegSrc", 1 0, L_0x600015fd8ab0;  1 drivers
v0x600015fd6950_0 .net "RegWrite", 0 0, L_0x600015fd9e00;  1 drivers
v0x600015fd6a80_0 .net "WriteData", 31 0, L_0x600015feb4d0;  alias, 1 drivers
v0x600015fd6b40_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fd6be0_0 .net "reset", 0 0, v0x600015fd84b0_0;  alias, 1 drivers
L_0x600015fda290 .part L_0x600015fda620, 12, 20;
S_0x600015fa4570 .scope module, "c" "controller" 4 17, 5 4 0, S_0x600015fa1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 20 "Instr"
    .port_info 3 /INPUT 4 "ALUFlags"
    .port_info 4 /OUTPUT 2 "RegSrc"
    .port_info 5 /OUTPUT 1 "RegWrite"
    .port_info 6 /OUTPUT 2 "ImmSrc"
    .port_info 7 /OUTPUT 1 "ALUSrc"
    .port_info 8 /OUTPUT 2 "ALUControl"
    .port_info 9 /OUTPUT 1 "MemWrite"
    .port_info 10 /OUTPUT 1 "MemtoReg"
    .port_info 11 /OUTPUT 1 "PCSrc"
v0x600015fcd2f0_0 .net "ALUControl", 1 0, v0x600015fcc190_0;  alias, 1 drivers
v0x600015fcd400_0 .net "ALUFlags", 3 0, L_0x600015febe10;  alias, 1 drivers
v0x600015fcd4d0_0 .net "ALUSrc", 0 0, L_0x600015fd8860;  alias, 1 drivers
v0x600015fcd5d0_0 .net "FlagW", 1 0, v0x600015fcc4b0_0;  1 drivers
v0x600015fcd670_0 .net "ImmSrc", 1 0, L_0x600015fd8930;  alias, 1 drivers
v0x600015fcd760_0 .net "Instr", 31 12, L_0x600015fda290;  1 drivers
v0x600015fcd800_0 .net "MemW", 0 0, L_0x600015fd87c0;  1 drivers
v0x600015fcd8f0_0 .net "MemWrite", 0 0, L_0x600015fd9f00;  alias, 1 drivers
v0x600015fcd990_0 .net "MemtoReg", 0 0, L_0x600015fd8720;  alias, 1 drivers
v0x600015fcda30_0 .net "PCS", 0 0, L_0x600015fd8f60;  1 drivers
v0x600015fcdad0_0 .net "PCSrc", 0 0, L_0x600015fda000;  alias, 1 drivers
v0x600015fcdb70_0 .net "RegSrc", 1 0, L_0x600015fd8ab0;  alias, 1 drivers
v0x600015fcdc40_0 .net "RegW", 0 0, L_0x600015fd89d0;  1 drivers
v0x600015fcdd30_0 .net "RegWrite", 0 0, L_0x600015fd9e00;  alias, 1 drivers
v0x600015fcddd0_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fcde70_0 .net "reset", 0 0, v0x600015fd84b0_0;  alias, 1 drivers
L_0x600015fd8fd0 .part L_0x600015fda290, 14, 2;
L_0x600015fd9070 .part L_0x600015fda290, 8, 6;
L_0x600015fd9110 .part L_0x600015fda290, 0, 4;
L_0x600015fda130 .part L_0x600015fda290, 16, 4;
S_0x600015fa40a0 .scope module, "cl" "condlogic" 5 25, 6 3 0, S_0x600015fa4570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "Cond"
    .port_info 3 /INPUT 4 "ALUFlags"
    .port_info 4 /INPUT 2 "FlagW"
    .port_info 5 /INPUT 1 "PCS"
    .port_info 6 /INPUT 1 "RegW"
    .port_info 7 /INPUT 1 "MemW"
    .port_info 8 /OUTPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "MemWrite"
L_0x600015fd9d40 .functor AND 2, v0x600015fcc4b0_0, L_0x600015fd9c10, C4<11>, C4<11>;
L_0x600015fd9e00 .functor AND 1, L_0x600015fd89d0, v0x600015fa2070_0, C4<1>, C4<1>;
L_0x600015fd9f00 .functor AND 1, L_0x600015fd87c0, v0x600015fa2070_0, C4<1>, C4<1>;
L_0x600015fda000 .functor AND 1, L_0x600015fd8f60, v0x600015fa2070_0, C4<1>, C4<1>;
v0x600015fcb0d0_0 .net "ALUFlags", 3 0, L_0x600015febe10;  alias, 1 drivers
v0x600015fcb1d0_0 .net "Cond", 3 0, L_0x600015fda130;  1 drivers
v0x600015fcb290_0 .net "CondEx", 0 0, v0x600015fa2070_0;  1 drivers
v0x600015fcb390_0 .net "FlagW", 1 0, v0x600015fcc4b0_0;  alias, 1 drivers
v0x600015fcb430_0 .net "FlagWrite", 1 0, L_0x600015fd9d40;  1 drivers
v0x600015fcb540_0 .net "Flags", 3 0, L_0x600015fd9540;  1 drivers
v0x600015fcb600_0 .net "MemW", 0 0, L_0x600015fd87c0;  alias, 1 drivers
v0x600015fcb6a0_0 .net "MemWrite", 0 0, L_0x600015fd9f00;  alias, 1 drivers
v0x600015fcb760_0 .net "PCS", 0 0, L_0x600015fd8f60;  alias, 1 drivers
v0x600015fcb820_0 .net "PCSrc", 0 0, L_0x600015fda000;  alias, 1 drivers
v0x600015fcb8e0_0 .net "RegW", 0 0, L_0x600015fd89d0;  alias, 1 drivers
v0x600015fcb9a0_0 .net "RegWrite", 0 0, L_0x600015fd9e00;  alias, 1 drivers
v0x600015fcba60_0 .net *"_s13", 1 0, L_0x600015fd9c10;  1 drivers
v0x600015fcbb40_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fcbbe0_0 .net "reset", 0 0, v0x600015fd84b0_0;  alias, 1 drivers
L_0x600015fd9200 .part L_0x600015fd9d40, 1, 1;
L_0x600015fd92a0 .part L_0x600015febe10, 2, 2;
L_0x600015fd93d0 .part L_0x600015fd9d40, 0, 1;
L_0x600015fd9470 .part L_0x600015febe10, 0, 2;
L_0x600015fd9540 .concat8 [ 2 2 0 0], v0x600015fca670_0, v0x600015fcae50_0;
L_0x600015fd9c10 .concat [ 1 1 0 0], v0x600015fa2070_0, v0x600015fa2070_0;
S_0x600015fa5590 .scope module, "cc" "condcheck" 6 18, 6 27 0, S_0x600015fa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond"
    .port_info 1 /INPUT 4 "Flags"
    .port_info 2 /OUTPUT 1 "CondEx"
L_0x600015fd9ab0 .functor BUFZ 4, L_0x600015fd9540, C4<0000>, C4<0000>, C4<0000>;
L_0x600015fd9b20 .functor XNOR 1, L_0x600015fd9660, L_0x600015fd9920, C4<0>, C4<0>;
v0x600015fb2400_0 .net "Cond", 3 0, L_0x600015fda130;  alias, 1 drivers
v0x600015fa2070_0 .var "CondEx", 0 0;
v0x600015fa2170_0 .net "Flags", 3 0, L_0x600015fd9540;  alias, 1 drivers
v0x600015f9ad30_0 .net *"_s6", 3 0, L_0x600015fd9ab0;  1 drivers
v0x600015f9ae30_0 .net "carry", 0 0, L_0x600015fd9880;  1 drivers
v0x600015fc9dc0_0 .net "ge", 0 0, L_0x600015fd9b20;  1 drivers
v0x600015fc9e80_0 .net "neg", 0 0, L_0x600015fd9660;  1 drivers
v0x600015fc9f40_0 .net "overflow", 0 0, L_0x600015fd9920;  1 drivers
v0x600015fca000_0 .net "zero", 0 0, L_0x600015fd9760;  1 drivers
E_0x600015fb3290/0 .event edge, v0x600015fb2400_0, v0x600015fca000_0, v0x600015f9ae30_0, v0x600015fc9e80_0;
E_0x600015fb3290/1 .event edge, v0x600015fc9f40_0, v0x600015fc9dc0_0;
E_0x600015fb3290 .event/or E_0x600015fb3290/0, E_0x600015fb3290/1;
L_0x600015fd9660 .part L_0x600015fd9ab0, 3, 1;
L_0x600015fd9760 .part L_0x600015fd9ab0, 2, 1;
L_0x600015fd9880 .part L_0x600015fd9ab0, 1, 1;
L_0x600015fd9920 .part L_0x600015fd9ab0, 0, 1;
S_0x600015fca140 .scope module, "flagreg0" "flopenr" 6 15, 7 1 0, S_0x600015fa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "d"
    .port_info 4 /OUTPUT 2 "q"
P_0x600015fca2c0 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000000010>;
v0x600015fca410_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fca4f0_0 .net "d", 1 0, L_0x600015fd9470;  1 drivers
v0x600015fca5d0_0 .net "en", 0 0, L_0x600015fd93d0;  1 drivers
v0x600015fca670_0 .var "q", 1 0;
v0x600015fca750_0 .net "reset", 0 0, v0x600015fd84b0_0;  alias, 1 drivers
E_0x600015fa2340 .event posedge, v0x600015fca750_0, v0x600015fca410_0;
S_0x600015fca900 .scope module, "flagreg1" "flopenr" 6 14, 7 1 0, S_0x600015fa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "d"
    .port_info 4 /OUTPUT 2 "q"
P_0x600015fcaad0 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000000010>;
v0x600015fcabf0_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fcacc0_0 .net "d", 1 0, L_0x600015fd92a0;  1 drivers
v0x600015fcad80_0 .net "en", 0 0, L_0x600015fd9200;  1 drivers
v0x600015fcae50_0 .var "q", 1 0;
v0x600015fcaf30_0 .net "reset", 0 0, v0x600015fd84b0_0;  alias, 1 drivers
S_0x600015fcbe30 .scope module, "dec" "decoder" 5 20, 8 1 0, S_0x600015fa4570;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 4 "Rd"
    .port_info 3 /OUTPUT 2 "FlagW"
    .port_info 4 /OUTPUT 1 "PCS"
    .port_info 5 /OUTPUT 1 "RegW"
    .port_info 6 /OUTPUT 1 "MemW"
    .port_info 7 /OUTPUT 1 "MemtoReg"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 2 "ImmSrc"
    .port_info 10 /OUTPUT 2 "RegSrc"
    .port_info 11 /OUTPUT 2 "ALUControl"
L_0x600015fd8ef0 .functor AND 1, L_0x600015fd8e50, L_0x600015fd89d0, C4<1>, C4<1>;
L_0x600015fd8f60 .functor OR 1, L_0x600015fd8ef0, L_0x600015fd8680, C4<0>, C4<0>;
v0x600015fcc190_0 .var "ALUControl", 1 0;
v0x600015fcc290_0 .net "ALUOp", 0 0, L_0x600015fd8be0;  1 drivers
v0x600015fcc350_0 .net "ALUSrc", 0 0, L_0x600015fd8860;  alias, 1 drivers
v0x600015fcc3f0_0 .net "Branch", 0 0, L_0x600015fd8680;  1 drivers
v0x600015fcc4b0_0 .var "FlagW", 1 0;
v0x600015fcc5c0_0 .net "Funct", 5 0, L_0x600015fd9070;  1 drivers
v0x600015fcc680_0 .net "ImmSrc", 1 0, L_0x600015fd8930;  alias, 1 drivers
v0x600015fcc760_0 .net "MemW", 0 0, L_0x600015fd87c0;  alias, 1 drivers
v0x600015fcc800_0 .net "MemtoReg", 0 0, L_0x600015fd8720;  alias, 1 drivers
v0x600015fcc930_0 .net "Op", 1 0, L_0x600015fd8fd0;  1 drivers
v0x600015fcca10_0 .net "PCS", 0 0, L_0x600015fd8f60;  alias, 1 drivers
v0x600015fccae0_0 .net "Rd", 3 0, L_0x600015fd9110;  1 drivers
v0x600015fccba0_0 .net "RegSrc", 1 0, L_0x600015fd8ab0;  alias, 1 drivers
v0x600015fccc80_0 .net "RegW", 0 0, L_0x600015fd89d0;  alias, 1 drivers
v0x600015fccd50_0 .net *"_s10", 9 0, v0x600015fcd090_0;  1 drivers
L_0x7bd6c86ba018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600015fcce10_0 .net/2u *"_s11", 3 0, L_0x7bd6c86ba018;  1 drivers
v0x600015fccef0_0 .net *"_s13", 0 0, L_0x600015fd8e50;  1 drivers
v0x600015fccfb0_0 .net *"_s15", 0 0, L_0x600015fd8ef0;  1 drivers
v0x600015fcd090_0 .var "controls", 9 0;
E_0x600015fa8940 .event edge, v0x600015fcc290_0, v0x600015fcc5c0_0, v0x600015fcc190_0;
E_0x600015fa9f90 .event edge, v0x600015fcc930_0, v0x600015fcc5c0_0;
L_0x600015fd8680 .part v0x600015fcd090_0, 9, 1;
L_0x600015fd8720 .part v0x600015fcd090_0, 8, 1;
L_0x600015fd87c0 .part v0x600015fcd090_0, 7, 1;
L_0x600015fd8860 .part v0x600015fcd090_0, 6, 1;
L_0x600015fd8930 .part v0x600015fcd090_0, 4, 2;
L_0x600015fd89d0 .part v0x600015fcd090_0, 3, 1;
L_0x600015fd8ab0 .part v0x600015fcd090_0, 1, 2;
L_0x600015fd8be0 .part v0x600015fcd090_0, 0, 1;
L_0x600015fd8e50 .cmp/eq 4, L_0x600015fd9110, L_0x7bd6c86ba018;
S_0x600015fce010 .scope module, "dp" "datapath" 4 23, 9 8 0, S_0x600015fa1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "RegSrc"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /INPUT 2 "ImmSrc"
    .port_info 5 /INPUT 1 "ALUSrc"
    .port_info 6 /INPUT 2 "ALUControl"
    .port_info 7 /INPUT 1 "MemtoReg"
    .port_info 8 /INPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 4 "ALUFlags"
    .port_info 10 /OUTPUT 32 "PC"
    .port_info 11 /INPUT 32 "Instr"
    .port_info 12 /OUTPUT 32 "ALUResult"
    .port_info 13 /OUTPUT 32 "WriteData"
    .port_info 14 /INPUT 32 "ReadData"
v0x600015fd45b0_0 .net "ALUControl", 1 0, v0x600015fcc190_0;  alias, 1 drivers
v0x600015fd4690_0 .net "ALUFlags", 3 0, L_0x600015febe10;  alias, 1 drivers
v0x600015fd47a0_0 .net "ALUResult", 31 0, v0x600015fce860_0;  alias, 1 drivers
v0x600015fd4890_0 .net "ALUSrc", 0 0, L_0x600015fd8860;  alias, 1 drivers
v0x600015fd4930_0 .net "ExtImm", 31 0, v0x600015fcf550_0;  1 drivers
v0x600015fd4a90_0 .net "ImmSrc", 1 0, L_0x600015fd8930;  alias, 1 drivers
v0x600015fd4b50_0 .net "Instr", 31 0, L_0x600015fda620;  alias, 1 drivers
v0x600015fd4c30_0 .net "MemtoReg", 0 0, L_0x600015fd8720;  alias, 1 drivers
v0x600015fd4cd0_0 .net "PC", 31 0, v0x600015fd10e0_0;  alias, 1 drivers
v0x600015fd4d90_0 .net "PCNext", 31 0, L_0x600015fda3c0;  1 drivers
v0x600015fd4ea0_0 .net "PCPlus4", 31 0, L_0x600015fda580;  1 drivers
v0x600015fd4f60_0 .net "PCPlus8", 31 0, L_0x600015fea6a0;  1 drivers
v0x600015fd5070_0 .net "PCSrc", 0 0, L_0x600015fda000;  alias, 1 drivers
v0x600015fd5110_0 .net "RA1", 3 0, L_0x600015fea740;  1 drivers
v0x600015fd5220_0 .net "RA2", 3 0, L_0x600015fea920;  1 drivers
v0x600015fd5330_0 .net "ReadData", 31 0, L_0x600015fec340;  alias, 1 drivers
v0x600015fd53f0_0 .net "RegSrc", 1 0, L_0x600015fd8ab0;  alias, 1 drivers
v0x600015fd55f0_0 .net "RegWrite", 0 0, L_0x600015fd9e00;  alias, 1 drivers
v0x600015fd5690_0 .net "Result", 31 0, L_0x600015feb850;  1 drivers
v0x600015fd5750_0 .net "SrcA", 31 0, L_0x600015feafd0;  1 drivers
v0x600015fd5860_0 .net "SrcB", 31 0, L_0x600015feb990;  1 drivers
v0x600015fd5970_0 .net "WriteData", 31 0, L_0x600015feb4d0;  alias, 1 drivers
v0x600015fd5a80_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fd5b20_0 .net "reset", 0 0, v0x600015fd84b0_0;  alias, 1 drivers
L_0x600015fea7e0 .part L_0x600015fda620, 16, 4;
L_0x600015fea880 .part L_0x600015fd8ab0, 0, 1;
L_0x600015fea9c0 .part L_0x600015fda620, 0, 4;
L_0x600015feaa60 .part L_0x600015fda620, 12, 4;
L_0x600015feab80 .part L_0x600015fd8ab0, 1, 1;
L_0x600015feb660 .part L_0x600015fda620, 12, 4;
L_0x600015feb8f0 .part L_0x600015fda620, 0, 24;
L_0x600015febe10 .concat8 [ 1 1 1 1], v0x600015fce940_0, v0x600015fceaa0_0, L_0x600015febc60, L_0x600015febad0;
S_0x600015fce3f0 .scope module, "alu" "ALU" 9 41, 10 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA"
    .port_info 1 /INPUT 32 "SrcB"
    .port_info 2 /INPUT 2 "ALUControl"
    .port_info 3 /OUTPUT 32 "ALUResult"
    .port_info 4 /OUTPUT 1 "Zero"
    .port_info 5 /OUTPUT 1 "Negative"
    .port_info 6 /OUTPUT 1 "Overflow"
    .port_info 7 /OUTPUT 1 "Carry"
v0x600015fce730_0 .net "ALUControl", 1 0, v0x600015fcc190_0;  alias, 1 drivers
v0x600015fce860_0 .var "ALUResult", 31 0;
v0x600015fce940_0 .var "Carry", 0 0;
v0x600015fce9e0_0 .net "Negative", 0 0, L_0x600015febc60;  1 drivers
v0x600015fceaa0_0 .var "Overflow", 0 0;
v0x600015fcebb0_0 .net "SrcA", 31 0, L_0x600015feafd0;  alias, 1 drivers
v0x600015fcec90_0 .net "SrcB", 31 0, L_0x600015feb990;  alias, 1 drivers
v0x600015fced70_0 .net "Zero", 0 0, L_0x600015febad0;  1 drivers
L_0x7bd6c86ba258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600015fcee30_0 .net/2u *"_s0", 31 0, L_0x7bd6c86ba258;  1 drivers
v0x600015fcefa0_0 .net *"_s2", 0 0, L_0x600015feba30;  1 drivers
L_0x7bd6c86ba2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600015fcf060_0 .net/2u *"_s4", 0 0, L_0x7bd6c86ba2a0;  1 drivers
L_0x7bd6c86ba2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600015fcf140_0 .net/2u *"_s6", 0 0, L_0x7bd6c86ba2e8;  1 drivers
E_0x600015fb32d0 .event edge, v0x600015fcc190_0, v0x600015fcebb0_0, v0x600015fcec90_0, v0x600015fce860_0;
L_0x600015feba30 .cmp/eq 32, v0x600015fce860_0, L_0x7bd6c86ba258;
L_0x600015febad0 .functor MUXZ 1, L_0x7bd6c86ba2e8, L_0x7bd6c86ba2a0, L_0x600015feba30, C4<>;
L_0x600015febc60 .part v0x600015fce860_0, 31, 1;
S_0x600015fcf320 .scope module, "ext" "extend" 9 37, 11 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr"
    .port_info 1 /INPUT 2 "ImmSrc"
    .port_info 2 /OUTPUT 32 "ExtImm"
v0x600015fcf550_0 .var "ExtImm", 31 0;
v0x600015fcf650_0 .net "ImmSrc", 1 0, L_0x600015fd8930;  alias, 1 drivers
v0x600015fcf760_0 .net "Instr", 23 0, L_0x600015feb8f0;  1 drivers
E_0x600015fb3310 .event edge, v0x600015fcc680_0, v0x600015fcf760_0;
S_0x600015fcf8a0 .scope module, "pcadd1" "adder" 9 29, 12 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
P_0x600015fcfa70 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x600015fcfc20_0 .net "a", 31 0, v0x600015fd10e0_0;  alias, 1 drivers
L_0x7bd6c86ba060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600015fcfd00_0 .net "b", 31 0, L_0x7bd6c86ba060;  1 drivers
v0x600015fcfde0_0 .net "y", 31 0, L_0x600015fda580;  alias, 1 drivers
L_0x600015fda580 .arith/sum 32, v0x600015fd10e0_0, L_0x7bd6c86ba060;
S_0x600015fcff50 .scope module, "pcadd2" "adder" 9 30, 12 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
P_0x600015fd0120 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x600015fd0240_0 .net "a", 31 0, L_0x600015fda580;  alias, 1 drivers
L_0x7bd6c86ba0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600015fd0350_0 .net "b", 31 0, L_0x7bd6c86ba0a8;  1 drivers
v0x600015fd0410_0 .net "y", 31 0, L_0x600015fea6a0;  alias, 1 drivers
L_0x600015fea6a0 .arith/sum 32, L_0x600015fda580, L_0x7bd6c86ba0a8;
S_0x600015fd0580 .scope module, "pcmux" "mux2" 9 27, 13 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x600015fd07a0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x600015fd0870_0 .net "d0", 31 0, L_0x600015fda580;  alias, 1 drivers
v0x600015fd0980_0 .net "d1", 31 0, L_0x600015feb850;  alias, 1 drivers
v0x600015fd0a60_0 .net "s", 0 0, L_0x600015fda000;  alias, 1 drivers
v0x600015fd0b50_0 .net "y", 31 0, L_0x600015fda3c0;  alias, 1 drivers
L_0x600015fda3c0 .functor MUXZ 32, L_0x600015fda580, L_0x600015feb850, L_0x600015fda000, C4<>;
S_0x600015fd0c90 .scope module, "pcreg" "flop" 9 28, 14 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x600015fd0e60 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x600015fd0f30_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fd0ff0_0 .net "d", 31 0, L_0x600015fda3c0;  alias, 1 drivers
v0x600015fd10e0_0 .var "q", 31 0;
v0x600015fd11e0_0 .net "reset", 0 0, v0x600015fd84b0_0;  alias, 1 drivers
S_0x600015fd1380 .scope module, "ra2mux" "mux2" 9 34, 13 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0"
    .port_info 1 /INPUT 4 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 4 "y"
P_0x600015fcb4d0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000100>;
v0x600015fd1610_0 .net "d0", 3 0, L_0x600015fea9c0;  1 drivers
v0x600015fd1710_0 .net "d1", 3 0, L_0x600015feaa60;  1 drivers
v0x600015fd17f0_0 .net "s", 0 0, L_0x600015feab80;  1 drivers
v0x600015fd18c0_0 .net "y", 3 0, L_0x600015fea920;  alias, 1 drivers
L_0x600015fea920 .functor MUXZ 4, L_0x600015fea9c0, L_0x600015feaa60, L_0x600015feab80, C4<>;
S_0x600015fd1a50 .scope module, "ralmux" "mux2" 9 33, 13 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0"
    .port_info 1 /INPUT 4 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 4 "y"
P_0x600015fd1c20 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000100>;
v0x600015fd1cf0_0 .net "d0", 3 0, L_0x600015fea7e0;  1 drivers
L_0x7bd6c86ba0f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600015fd1df0_0 .net "d1", 3 0, L_0x7bd6c86ba0f0;  1 drivers
v0x600015fd1ed0_0 .net "s", 0 0, L_0x600015fea880;  1 drivers
v0x600015fd1fa0_0 .net "y", 3 0, L_0x600015fea740;  alias, 1 drivers
L_0x600015fea740 .functor MUXZ 4, L_0x600015fea7e0, L_0x7bd6c86ba0f0, L_0x600015fea880, C4<>;
S_0x600015fd2130 .scope module, "resmux" "mux2" 9 36, 13 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x600015fd0750 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x600015fd2480_0 .net "d0", 31 0, v0x600015fce860_0;  alias, 1 drivers
v0x600015fd2590_0 .net "d1", 31 0, L_0x600015fec340;  alias, 1 drivers
v0x600015fd2650_0 .net "s", 0 0, L_0x600015fd8720;  alias, 1 drivers
v0x600015fd2770_0 .net "y", 31 0, L_0x600015feb850;  alias, 1 drivers
L_0x600015feb850 .functor MUXZ 32, v0x600015fce860_0, L_0x600015fec340, L_0x600015fd8720, C4<>;
S_0x600015fd28a0 .scope module, "rf" "regfile" 9 35, 15 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /INPUT 32 "R15"
    .port_info 7 /OUTPUT 32 "rd1"
    .port_info 8 /OUTPUT 32 "rd2"
v0x600015fd2be0_0 .net "R15", 31 0, L_0x600015fea6a0;  alias, 1 drivers
L_0x7bd6c86ba138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600015fd2cc0_0 .net/2u *"_s0", 3 0, L_0x7bd6c86ba138;  1 drivers
L_0x7bd6c86ba1c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600015fd2d80_0 .net/2u *"_s12", 3 0, L_0x7bd6c86ba1c8;  1 drivers
v0x600015fd2e70_0 .net *"_s14", 0 0, L_0x600015feb1d0;  1 drivers
v0x600015fd2f30_0 .net *"_s16", 31 0, L_0x600015feb300;  1 drivers
v0x600015fd3060_0 .net *"_s18", 5 0, L_0x600015feb3e0;  1 drivers
v0x600015fd3140_0 .net *"_s2", 0 0, L_0x600015feacc0;  1 drivers
L_0x7bd6c86ba210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600015fd3200_0 .net *"_s21", 1 0, L_0x7bd6c86ba210;  1 drivers
v0x600015fd32e0_0 .net *"_s4", 31 0, L_0x600015feadf0;  1 drivers
v0x600015fd33c0_0 .net *"_s6", 5 0, L_0x600015feae90;  1 drivers
L_0x7bd6c86ba180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600015fd34a0_0 .net *"_s9", 1 0, L_0x7bd6c86ba180;  1 drivers
v0x600015fd3580_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fd3620_0 .net "ra1", 3 0, L_0x600015fea740;  alias, 1 drivers
v0x600015fd36e0_0 .net "ra2", 3 0, L_0x600015fea920;  alias, 1 drivers
v0x600015fd37b0_0 .net "rd1", 31 0, L_0x600015feafd0;  alias, 1 drivers
v0x600015fd3880_0 .net "rd2", 31 0, L_0x600015feb4d0;  alias, 1 drivers
v0x600015fd3940 .array "rf", 0 14, 31 0;
v0x600015fd3b10_0 .net "wa3", 3 0, L_0x600015feb660;  1 drivers
v0x600015fd3bf0_0 .net "wd3", 31 0, L_0x600015feb850;  alias, 1 drivers
v0x600015fd3cb0_0 .net "we3", 0 0, L_0x600015fd9e00;  alias, 1 drivers
E_0x600015fb3350 .event posedge, v0x600015fca410_0;
L_0x600015feacc0 .cmp/eq 4, L_0x600015fea740, L_0x7bd6c86ba138;
L_0x600015feadf0 .array/port v0x600015fd3940, L_0x600015feae90;
L_0x600015feae90 .concat [ 4 2 0 0], L_0x600015fea740, L_0x7bd6c86ba180;
L_0x600015feafd0 .functor MUXZ 32, L_0x600015feadf0, L_0x600015fea6a0, L_0x600015feacc0, C4<>;
L_0x600015feb1d0 .cmp/eq 4, L_0x600015fea920, L_0x7bd6c86ba1c8;
L_0x600015feb300 .array/port v0x600015fd3940, L_0x600015feb3e0;
L_0x600015feb3e0 .concat [ 4 2 0 0], L_0x600015fea920, L_0x7bd6c86ba210;
L_0x600015feb4d0 .functor MUXZ 32, L_0x600015feb300, L_0x600015fea6a0, L_0x600015feb1d0, C4<>;
S_0x600015fd3f10 .scope module, "srcbmux" "mux2" 9 40, 13 1 0, S_0x600015fce010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x600015fd4090 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x600015fd41a0_0 .net "d0", 31 0, L_0x600015feb4d0;  alias, 1 drivers
v0x600015fd42b0_0 .net "d1", 31 0, v0x600015fcf550_0;  alias, 1 drivers
v0x600015fd4380_0 .net "s", 0 0, L_0x600015fd8860;  alias, 1 drivers
v0x600015fd44a0_0 .net "y", 31 0, L_0x600015feb990;  alias, 1 drivers
L_0x600015feb990 .functor MUXZ 32, L_0x600015feb4d0, v0x600015fcf550_0, L_0x600015fd8860, C4<>;
S_0x600015fd6d80 .scope module, "dmem" "dmem" 3 15, 16 1 0, S_0x600015fb0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x600015fec340 .functor BUFZ 32, L_0x600015fec1b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600015fd6f20 .array "RAM", 0 63, 31 0;
v0x600015fd6fe0_0 .net *"_s0", 31 0, L_0x600015fec1b0;  1 drivers
v0x600015fd7080_0 .net *"_s3", 29 0, L_0x600015fec250;  1 drivers
v0x600015fd7120_0 .net "a", 31 0, v0x600015fce860_0;  alias, 1 drivers
v0x600015fd7250_0 .net "clk", 0 0, v0x600015fd8410_0;  alias, 1 drivers
v0x600015fd7400_0 .net "rd", 31 0, L_0x600015fec340;  alias, 1 drivers
v0x600015fd74a0_0 .net "wd", 31 0, L_0x600015feb4d0;  alias, 1 drivers
v0x600015fd7560_0 .net "we", 0 0, L_0x600015fd9f00;  alias, 1 drivers
L_0x600015fec1b0 .array/port v0x600015fd6f20, L_0x600015fec250;
L_0x600015fec250 .part v0x600015fce860_0, 2, 30;
S_0x600015fd76a0 .scope module, "imem" "imem" 3 14, 17 1 0, S_0x600015fb0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x600015fda620 .functor BUFZ 32, L_0x600015febfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600015fd7820 .array "RAM", 0 63, 31 0;
v0x600015fd7900_0 .net *"_s0", 31 0, L_0x600015febfd0;  1 drivers
v0x600015fd79e0_0 .net *"_s3", 29 0, L_0x600015fec070;  1 drivers
v0x600015fd7aa0_0 .net "a", 31 0, v0x600015fd10e0_0;  alias, 1 drivers
v0x600015fd7bf0_0 .net "rd", 31 0, L_0x600015fda620;  alias, 1 drivers
L_0x600015febfd0 .array/port v0x600015fd7820, L_0x600015fec070;
L_0x600015fec070 .part v0x600015fd10e0_0, 2, 30;
    .scope S_0x600015fcbe30;
T_0 ;
    %wait E_0x600015fa9f90;
    %load/vec4 v0x600015fcc930_0;
    %load/vec4 v0x600015fcc5c0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600015fcc5c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 1, 4;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 4;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 2, 4;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 4;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x600015fcd090_0, 0, 10;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x600015fcd090_0, 0, 10;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 73, 0, 10;
    %store/vec4 v0x600015fcd090_0, 0, 10;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 212, 0, 10;
    %store/vec4 v0x600015fcd090_0, 0, 10;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 344, 0, 10;
    %store/vec4 v0x600015fcd090_0, 0, 10;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 610, 0, 10;
    %store/vec4 v0x600015fcd090_0, 0, 10;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x600015fcbe30;
T_1 ;
    %wait E_0x600015fa8940;
    %load/vec4 v0x600015fcc290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600015fcc5c0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600015fcc190_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600015fcc190_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600015fcc190_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600015fcc190_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600015fcc190_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x600015fcc5c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600015fcc4b0_0, 4, 1;
    %load/vec4 v0x600015fcc5c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x600015fcc190_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600015fcc190_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600015fcc4b0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600015fcc190_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600015fcc4b0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x600015fca900;
T_2 ;
    %wait E_0x600015fa2340;
    %load/vec4 v0x600015fcaf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600015fcae50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600015fcad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600015fcacc0_0;
    %assign/vec4 v0x600015fcae50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x600015fca140;
T_3 ;
    %wait E_0x600015fa2340;
    %load/vec4 v0x600015fca750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600015fca670_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600015fca5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600015fca4f0_0;
    %assign/vec4 v0x600015fca670_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x600015fa5590;
T_4 ;
    %wait E_0x600015fb3290;
    %load/vec4 v0x600015fb2400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x600015fca000_0;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x600015fca000_0;
    %inv;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x600015f9ae30_0;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x600015f9ae30_0;
    %inv;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x600015fc9e80_0;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x600015fc9e80_0;
    %inv;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x600015fc9f40_0;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x600015fc9f40_0;
    %inv;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x600015f9ae30_0;
    %load/vec4 v0x600015fca000_0;
    %inv;
    %and;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x600015f9ae30_0;
    %load/vec4 v0x600015fca000_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x600015fc9dc0_0;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x600015fc9dc0_0;
    %inv;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x600015fca000_0;
    %inv;
    %load/vec4 v0x600015fc9dc0_0;
    %and;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x600015fca000_0;
    %inv;
    %load/vec4 v0x600015fc9dc0_0;
    %and;
    %inv;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600015fa2070_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x600015fd0c90;
T_5 ;
    %wait E_0x600015fa2340;
    %load/vec4 v0x600015fd11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600015fd10e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600015fd0ff0_0;
    %assign/vec4 v0x600015fd10e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x600015fd28a0;
T_6 ;
    %wait E_0x600015fb3350;
    %load/vec4 v0x600015fd3cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x600015fd3bf0_0;
    %load/vec4 v0x600015fd3b10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600015fd3940, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x600015fcf320;
T_7 ;
    %wait E_0x600015fb3310;
    %load/vec4 v0x600015fcf650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x600015fcf550_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x600015fcf760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600015fcf550_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x600015fcf760_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600015fcf550_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x600015fcf760_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x600015fcf550_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x600015fce3f0;
T_8 ;
    %wait E_0x600015fb32d0;
    %load/vec4 v0x600015fce730_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600015fce860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600015fce940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600015fceaa0_0, 0, 1;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x600015fcebb0_0;
    %load/vec4 v0x600015fcec90_0;
    %and;
    %store/vec4 v0x600015fce860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600015fce940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600015fceaa0_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x600015fcebb0_0;
    %load/vec4 v0x600015fcec90_0;
    %or;
    %store/vec4 v0x600015fce860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600015fce940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600015fceaa0_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x600015fcebb0_0;
    %pad/u 33;
    %load/vec4 v0x600015fcec90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x600015fce860_0, 0, 32;
    %store/vec4 v0x600015fce940_0, 0, 1;
    %load/vec4 v0x600015fcebb0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x600015fcec90_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x600015fce860_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x600015fcebb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600015fcec90_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x600015fce860_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v0x600015fceaa0_0, 0, 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x600015fcebb0_0;
    %pad/u 33;
    %load/vec4 v0x600015fcec90_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x600015fce860_0, 0, 32;
    %store/vec4 v0x600015fce940_0, 0, 1;
    %load/vec4 v0x600015fcebb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600015fcec90_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x600015fce860_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x600015fcebb0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x600015fcec90_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x600015fce860_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v0x600015fceaa0_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x600015fd76a0;
T_9 ;
    %vpi_call 17 5 "$readmemh", "/workspaces/32-bit-Cpu/assembler/program.mem", v0x600015fd7820 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x600015fd6d80;
T_10 ;
    %wait E_0x600015fb3350;
    %load/vec4 v0x600015fd7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x600015fd74a0_0;
    %load/vec4 v0x600015fd7120_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600015fd6f20, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x600015f9b7b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600015fd84b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600015fd84b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600015fd8410_0, 0;
    %end;
    .thread T_11;
    .scope S_0x600015f9b7b0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x600015fd8410_0;
    %inv;
    %store/vec4 v0x600015fd8410_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x600015f9b7b0;
T_13 ;
    %delay 10000, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600015fd6f20, 4;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 25 "$display", "Test Passed: Memory[84] contains 7" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 2 27 "$display", "Test Failed: Memory[84] = %d, expected 7", &A<v0x600015fd6f20, 21> {0 0 0};
T_13.1 ;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "tb/testBench.v";
    "/workspaces/32-bit-Cpu/src/top.v";
    "/workspaces/32-bit-Cpu/src/CPU.v";
    "/workspaces/32-bit-Cpu/src/controller.v";
    "/workspaces/32-bit-Cpu/src/conditionalLogic.v";
    "/workspaces/32-bit-Cpu/src/flopenr.v";
    "/workspaces/32-bit-Cpu/src/Decoder.v";
    "/workspaces/32-bit-Cpu/src/DataPath.v";
    "/workspaces/32-bit-Cpu/src/alu.v";
    "/workspaces/32-bit-Cpu/src/extend.v";
    "/workspaces/32-bit-Cpu/src/adder.v";
    "/workspaces/32-bit-Cpu/src/mux2.v";
    "/workspaces/32-bit-Cpu/src/flop.v";
    "/workspaces/32-bit-Cpu/src/regfile.v";
    "/workspaces/32-bit-Cpu/src/data_memory.v";
    "/workspaces/32-bit-Cpu/src/inst_memory.v";
