(S (PP (IN In) (NP (NP (DT the) (NN design) (NN flow)) (PP (IN of) (NP (VBN integrated) (NNS circuits))))) (, ,) (NP (NML (NN chip) (HYPH -) (NN level)) (NN verification)) (VP (VBZ is) (NP (NP (DT an) (JJ important) (NN step)) (SBAR (WHNP (WDT that)) (S (NP (NN sanity)) (VP (VBZ checks) (SBAR (S (NP (DT the) (NN performance)) (VP (VBZ is) (SBAR (IN as) (S (VP (VBN expected)))))))))))) (. .))
(S (NP (NN Power) (NN grid) (NN verification)) (VP (VBZ is) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (ADJP (ADJP (RBS most) (JJ expensive)) (CC and) (ADJP (NN time) (HYPH -) (VBG consuming))) (NNS steps)) (PP (IN of) (NP (NML (NN chip) (HYPH -) (NN level)) (NN verification)))))) (, ,) (PP (IN due) (PP (IN to) (NP (PRP$ its) (ADJP (RB extremely) (JJ large)) (NN size))))) (. .))
(S (NP (JJ Efficient) (NML (NN power) (NN grid)) (NN analysis) (NN technology)) (VP (VBZ is) (ADVP (RB highly)) (VP (VBN demanded) (SBAR (IN as) (S (NP (PRP it)) (VP (VP (VBZ saves) (NP (VBG computing) (NNS resources))) (CC and) (VP (VBZ enables) (ADVP (RBR faster)) (NP (NN iteration)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (DT a) (NN topology) (HYPH -) (NN base) (NML (NN power) (NN grid)) (JJ transient) (NN analysis) (NN algorithm)) (VP (VBZ is) (VP (VBN proposed))) (. .))
(S (NP (NN Nodal) (NN analysis)) (VP (VBZ is) (VP (VBN adopted) (S (VP (TO to) (VP (VB analyze) (NP (NP (DT the) (NN topology)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADVP (RB mathematically)) (ADJP (JJ equivalent) (PP (IN to) (S (ADVP (RB iteratively)) (VP (VBG solving) (NP (DT a) (JJ positive) (JJ semi-definite) (JJ linear) (NN equation))))))))))))))) (. .))
(S (NP (NP (DT The) (NN convergence)) (PP (IN of) (NP (DT the) (NN method)))) (VP (VBZ is) (VP (VBN proved))) (. .))
