<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-exynos4/dma.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Samsung Electronics Co. Ltd.</span>
<span class="cm"> *	Jaswinder Singh &lt;jassi.brar@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/amba/bus.h&gt;</span>
<span class="cp">#include &lt;linux/amba/pl330.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;plat/devs.h&gt;</span>
<span class="cp">#include &lt;plat/irqs.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">exynos4210_pdma0_peri</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMACH_PCM0_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM0_TX</span><span class="p">,</span>
	<span class="n">DMACH_PCM2_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM2_TX</span><span class="p">,</span>
	<span class="n">DMACH_MSM_REQ0</span><span class="p">,</span>
	<span class="n">DMACH_MSM_REQ2</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_TX</span><span class="p">,</span>
	<span class="n">DMACH_SPI2_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI2_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0S_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S2_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S2_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART2_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART2_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART4_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART4_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS2_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS2_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS4_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS4_TX</span><span class="p">,</span>
	<span class="n">DMACH_AC97_MICIN</span><span class="p">,</span>
	<span class="n">DMACH_AC97_PCMIN</span><span class="p">,</span>
	<span class="n">DMACH_AC97_PCMOUT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">exynos4212_pdma0_peri</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMACH_PCM0_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM0_TX</span><span class="p">,</span>
	<span class="n">DMACH_PCM2_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM2_TX</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI0</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI1</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_TX</span><span class="p">,</span>
	<span class="n">DMACH_SPI2_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI2_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0S_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S2_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S2_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART2_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART2_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART4_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART4_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS2_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS2_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS4_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS4_TX</span><span class="p">,</span>
	<span class="n">DMACH_AC97_MICIN</span><span class="p">,</span>
	<span class="n">DMACH_AC97_PCMIN</span><span class="p">,</span>
	<span class="n">DMACH_AC97_PCMOUT</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI4</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">exynos5250_pdma0_peri</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMACH_PCM0_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM0_TX</span><span class="p">,</span>
	<span class="n">DMACH_PCM2_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM2_TX</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_TX</span><span class="p">,</span>
	<span class="n">DMACH_SPI2_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI2_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0S_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S2_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S2_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART2_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART2_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART4_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART4_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS2_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS2_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS4_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS4_TX</span><span class="p">,</span>
	<span class="n">DMACH_AC97_MICIN</span><span class="p">,</span>
	<span class="n">DMACH_AC97_PCMIN</span><span class="p">,</span>
	<span class="n">DMACH_AC97_PCMOUT</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI0</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI2</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI4</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_pl330_platdata</span> <span class="n">exynos_pdma0_pdata</span><span class="p">;</span>

<span class="k">static</span> <span class="n">AMBA_AHB_DEVICE</span><span class="p">(</span><span class="n">exynos_pdma0</span><span class="p">,</span> <span class="s">&quot;dma-pl330.0&quot;</span><span class="p">,</span> <span class="mh">0x00041330</span><span class="p">,</span>
	<span class="n">EXYNOS4_PA_PDMA0</span><span class="p">,</span> <span class="p">{</span><span class="n">EXYNOS4_IRQ_PDMA0</span><span class="p">},</span> <span class="o">&amp;</span><span class="n">exynos_pdma0_pdata</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">exynos4210_pdma1_peri</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMACH_PCM0_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM0_TX</span><span class="p">,</span>
	<span class="n">DMACH_PCM1_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM1_TX</span><span class="p">,</span>
	<span class="n">DMACH_MSM_REQ1</span><span class="p">,</span>
	<span class="n">DMACH_MSM_REQ3</span><span class="p">,</span>
	<span class="n">DMACH_SPI1_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI1_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0S_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S1_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S1_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART1_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART1_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART3_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART3_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS1_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS1_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS3_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS3_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS5_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS5_TX</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">exynos4212_pdma1_peri</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMACH_PCM0_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM0_TX</span><span class="p">,</span>
	<span class="n">DMACH_PCM1_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM1_TX</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI2</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI3</span><span class="p">,</span>
	<span class="n">DMACH_SPI1_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI1_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0S_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S1_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S1_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART1_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART1_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART3_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART3_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS1_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS1_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS3_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS3_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS5_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS5_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0AUX_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0AUX_TX</span><span class="p">,</span>
	<span class="n">DMACH_SPDIF</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI6</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">exynos5250_pdma1_peri</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMACH_PCM0_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM0_TX</span><span class="p">,</span>
	<span class="n">DMACH_PCM1_RX</span><span class="p">,</span>
	<span class="n">DMACH_PCM1_TX</span><span class="p">,</span>
	<span class="n">DMACH_SPI1_RX</span><span class="p">,</span>
	<span class="n">DMACH_SPI1_TX</span><span class="p">,</span>
	<span class="n">DMACH_PWM</span><span class="p">,</span>
	<span class="n">DMACH_SPDIF</span><span class="p">,</span>
	<span class="n">DMACH_I2S0S_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_TX</span><span class="p">,</span>
	<span class="n">DMACH_I2S1_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S1_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART0_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART1_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART1_TX</span><span class="p">,</span>
	<span class="n">DMACH_UART3_RX</span><span class="p">,</span>
	<span class="n">DMACH_UART3_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS1_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS1_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS3_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS3_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS5_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS5_TX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0AUX_RX</span><span class="p">,</span>
	<span class="n">DMACH_SLIMBUS0AUX_TX</span><span class="p">,</span>
	<span class="n">DMACH_DISP1</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI1</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI3</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI5</span><span class="p">,</span>
	<span class="n">DMACH_MIPI_HSI7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_pl330_platdata</span> <span class="n">exynos_pdma1_pdata</span><span class="p">;</span>

<span class="k">static</span> <span class="n">AMBA_AHB_DEVICE</span><span class="p">(</span><span class="n">exynos_pdma1</span><span class="p">,</span>  <span class="s">&quot;dma-pl330.1&quot;</span><span class="p">,</span> <span class="mh">0x00041330</span><span class="p">,</span>
	<span class="n">EXYNOS4_PA_PDMA1</span><span class="p">,</span> <span class="p">{</span><span class="n">EXYNOS4_IRQ_PDMA1</span><span class="p">},</span> <span class="o">&amp;</span><span class="n">exynos_pdma1_pdata</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">mdma_peri</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DMACH_MTOM_0</span><span class="p">,</span>
	<span class="n">DMACH_MTOM_1</span><span class="p">,</span>
	<span class="n">DMACH_MTOM_2</span><span class="p">,</span>
	<span class="n">DMACH_MTOM_3</span><span class="p">,</span>
	<span class="n">DMACH_MTOM_4</span><span class="p">,</span>
	<span class="n">DMACH_MTOM_5</span><span class="p">,</span>
	<span class="n">DMACH_MTOM_6</span><span class="p">,</span>
	<span class="n">DMACH_MTOM_7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_pl330_platdata</span> <span class="n">exynos_mdma1_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">nr_valid_peri</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mdma_peri</span><span class="p">),</span>
	<span class="p">.</span><span class="n">peri_id</span> <span class="o">=</span> <span class="n">mdma_peri</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">AMBA_AHB_DEVICE</span><span class="p">(</span><span class="n">exynos_mdma1</span><span class="p">,</span>  <span class="s">&quot;dma-pl330.2&quot;</span><span class="p">,</span> <span class="mh">0x00041330</span><span class="p">,</span>
	<span class="n">EXYNOS4_PA_MDMA1</span><span class="p">,</span> <span class="p">{</span><span class="n">EXYNOS4_IRQ_MDMA1</span><span class="p">},</span> <span class="o">&amp;</span><span class="n">exynos_mdma1_pdata</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">exynos_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_have_populated_dt</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4210</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">exynos_pdma0_pdata</span><span class="p">.</span><span class="n">nr_valid_peri</span> <span class="o">=</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4210_pdma0_peri</span><span class="p">);</span>
		<span class="n">exynos_pdma0_pdata</span><span class="p">.</span><span class="n">peri_id</span> <span class="o">=</span> <span class="n">exynos4210_pdma0_peri</span><span class="p">;</span>
		<span class="n">exynos_pdma1_pdata</span><span class="p">.</span><span class="n">nr_valid_peri</span> <span class="o">=</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4210_pdma1_peri</span><span class="p">);</span>
		<span class="n">exynos_pdma1_pdata</span><span class="p">.</span><span class="n">peri_id</span> <span class="o">=</span> <span class="n">exynos4210_pdma1_peri</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4212</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_exynos4412</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">exynos_pdma0_pdata</span><span class="p">.</span><span class="n">nr_valid_peri</span> <span class="o">=</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4212_pdma0_peri</span><span class="p">);</span>
		<span class="n">exynos_pdma0_pdata</span><span class="p">.</span><span class="n">peri_id</span> <span class="o">=</span> <span class="n">exynos4212_pdma0_peri</span><span class="p">;</span>
		<span class="n">exynos_pdma1_pdata</span><span class="p">.</span><span class="n">nr_valid_peri</span> <span class="o">=</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4212_pdma1_peri</span><span class="p">);</span>
		<span class="n">exynos_pdma1_pdata</span><span class="p">.</span><span class="n">peri_id</span> <span class="o">=</span> <span class="n">exynos4212_pdma1_peri</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">exynos_pdma0_pdata</span><span class="p">.</span><span class="n">nr_valid_peri</span> <span class="o">=</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5250_pdma0_peri</span><span class="p">);</span>
		<span class="n">exynos_pdma0_pdata</span><span class="p">.</span><span class="n">peri_id</span> <span class="o">=</span> <span class="n">exynos5250_pdma0_peri</span><span class="p">;</span>
		<span class="n">exynos_pdma1_pdata</span><span class="p">.</span><span class="n">nr_valid_peri</span> <span class="o">=</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5250_pdma1_peri</span><span class="p">);</span>
		<span class="n">exynos_pdma1_pdata</span><span class="p">.</span><span class="n">peri_id</span> <span class="o">=</span> <span class="n">exynos5250_pdma1_peri</span><span class="p">;</span>

		<span class="n">exynos_pdma0_device</span><span class="p">.</span><span class="n">res</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">EXYNOS5_PA_PDMA0</span><span class="p">;</span>
		<span class="n">exynos_pdma0_device</span><span class="p">.</span><span class="n">res</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">EXYNOS5_PA_PDMA0</span> <span class="o">+</span> <span class="n">SZ_4K</span><span class="p">;</span>
		<span class="n">exynos_pdma0_device</span><span class="p">.</span><span class="n">irq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS5_IRQ_PDMA0</span><span class="p">;</span>
		<span class="n">exynos_pdma1_device</span><span class="p">.</span><span class="n">res</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">EXYNOS5_PA_PDMA1</span><span class="p">;</span>
		<span class="n">exynos_pdma1_device</span><span class="p">.</span><span class="n">res</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">EXYNOS5_PA_PDMA1</span> <span class="o">+</span> <span class="n">SZ_4K</span><span class="p">;</span>
		<span class="n">exynos_pdma0_device</span><span class="p">.</span><span class="n">irq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS5_IRQ_PDMA1</span><span class="p">;</span>
		<span class="n">exynos_mdma1_device</span><span class="p">.</span><span class="n">res</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">EXYNOS5_PA_MDMA1</span><span class="p">;</span>
		<span class="n">exynos_mdma1_device</span><span class="p">.</span><span class="n">res</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">EXYNOS5_PA_MDMA1</span> <span class="o">+</span> <span class="n">SZ_4K</span><span class="p">;</span>
		<span class="n">exynos_pdma0_device</span><span class="p">.</span><span class="n">irq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">EXYNOS5_IRQ_MDMA1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">exynos_pdma0_pdata</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_CYCLIC</span><span class="p">,</span> <span class="n">exynos_pdma0_pdata</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">amba_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos_pdma0_device</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">);</span>

	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">exynos_pdma1_pdata</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_CYCLIC</span><span class="p">,</span> <span class="n">exynos_pdma1_pdata</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">amba_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos_pdma1_device</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">);</span>

	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_MEMCPY</span><span class="p">,</span> <span class="n">exynos_mdma1_pdata</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">amba_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos_mdma1_device</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">exynos_dma_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
