<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4_verilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="logic_example.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="logic_example.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="logic_example.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="logic_example.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_example.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="logic_example.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="logic_example.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="logic_example.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_example_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logic_example_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logic_example_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="logic_example_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logic_example_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logic_example_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logic_example_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667481542" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1667481542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667481542" xil_pn:in_ck="8922963696763740953" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1667481542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="logic_example.v"/>
      <outfile xil_pn:name="logic_example_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1667481542" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9154229818032899248" xil_pn:start_ts="1667481542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667481542" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8286176498718524306" xil_pn:start_ts="1667481542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667481542" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7835491983896730339" xil_pn:start_ts="1667481542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667481542" xil_pn:in_ck="8922963696763740953" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1667481542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="logic_example.v"/>
      <outfile xil_pn:name="logic_example_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1667481544" xil_pn:in_ck="8922963696763740953" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6452527140375678561" xil_pn:start_ts="1667481542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="logic_example_beh.prj"/>
      <outfile xil_pn:name="logic_example_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1667481544" xil_pn:in_ck="2102460683405822031" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1485490401695268702" xil_pn:start_ts="1667481544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="logic_example_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1665973149" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1665973148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665973149" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3561403386308636306" xil_pn:start_ts="1665973149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665973149" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7835491983896730339" xil_pn:start_ts="1665973149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665973149" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1665973149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665973149" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9154229818032899248" xil_pn:start_ts="1665973149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665973149" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1665973149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1665973149" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5675748457170995097" xil_pn:start_ts="1665973149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667481430" xil_pn:in_ck="-2459559113261141187" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5201910968606971828" xil_pn:start_ts="1667481423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="logic_example.lso"/>
      <outfile xil_pn:name="logic_example.ngc"/>
      <outfile xil_pn:name="logic_example.ngr"/>
      <outfile xil_pn:name="logic_example.prj"/>
      <outfile xil_pn:name="logic_example.stx"/>
      <outfile xil_pn:name="logic_example.syr"/>
      <outfile xil_pn:name="logic_example.xst"/>
      <outfile xil_pn:name="logic_example_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
