


ARM Macro Assembler    Page 1 


    1 00000000         ; main.s
    2 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
    3 00000000                 EXPORT           Start
    4 00000000         ;;IEEE to TNS conversion
    5 00000000 F000 F803 
                       Start   BL               trans
    6 00000004 A010            ADR              r0, TNS
    7 00000006 6800            LDR              r0, [r0]
    8 00000008 4298            CMP              r0, r3
    9 0000000A         
   10 0000000A A00E    trans   ADR              r0, IEEE    ; r0 := address of 
                                                            IEEE
   11 0000000C 6801            LDR              r1,[r0]     ; r1 := IEEE word
   12 0000000E F04F 0601 
                       sign    MOV              r6, #0x1
   13 00000012 EA01 0376       AND              r3,r1,r6,ROR #1 ; r3 = sign of 
                                                            the IEEE
   14 00000016 A70D    exp     ADR              r7,expMask  ; r7 = address of E
                                                            xponent mask of IEE
                                                            E
   15 00000018 683F            LDR              r7,[r7]     ; load the mask in 
                                                            r7
   16 0000001A EA01 0707       AND              r7,r1,r7    ; get the IEEE expo
                                                            nent in r7
   17 0000001E F1A7 077F       SUB              r7, r7, #127 ; get unbiased
   18 00000022 F507 7780       ADD              r7, r7, #256 ; convert to TNS b
                                                            ias
   19 00000026 EA4F 6737       ROR              r7, #24     ; shift to the corr
                                                            ect location for TN
                                                            S
   20 0000002A 463D            MOV              r5, r7      ; Currently: r3: si
                                                            gn bit, r5: exponen
                                                            t
   21 0000002C A708    fra     ADR              r7, fracMask
   22 0000002E 683F            LDR              r7, [r7]    ; r7 = fraction mas
                                                            k
   23 00000030 EA07 0701       AND              r7, r7, r1  ; r7 = unpacked exp
                                                            onent
   24 00000034 EA4F 2407       MOV              r4, r7, LSL #8 ; shift to corre
                                                            ct location
   25 00000038 EA03 0304 
                       comb    AND              r3, r4
   26 0000003C EA03 0305       AND              r3, r5
   27 00000040 4770            BX               lr
   28 00000042         
   29 00000042         ;-----------------------------------DATA----------------
                       ----------------------
   30 00000042 00 00 41640000 
                       IEEE    DCD              0x41640000  ; IEEE Representati
                                                            on of 14.25(10),416
                                                            40000 (16)
   31 00000048 64000103 
                       TNS     DCD              0x64000103  ; TNS  Representati
                                                            on of 14.25(10),640
                                                            00103(16)
   32 0000004C 7F800000 
                       expMask DCD              0x7F800000  ; mask to get the I
                                                            EEE exponent bits



ARM Macro Assembler    Page 2 


   33 00000050 007FFFFE 
                       fracMask
                               DCD              0x007FFFFE  ; mask to get the I
                                                            EEE fraction bits 
   34 00000054         ; (w/o least sig)
   35 00000054                 ALIGN
   36 00000054                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4 --apcs=interw
ork --depend=.\main.d -o.\main.o -I.\RTE\_SimpleProject -IC:\Keil_v5\ARM\PACK\A
RM\CMSIS\5.4.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Dev
ice\Include\TM4C123 --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION 
SETA 526" --predefine="_RTE_ SETA 1" --predefine="TM4C123GH6PM SETA 1" --list=.
\main.lst main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 2 in file main.s
   Uses
      None
Comment: .text unused
IEEE 00000044

Symbol: IEEE
   Definitions
      At line 30 in file main.s
   Uses
      At line 10 in file main.s
Comment: IEEE used once
Start 00000000

Symbol: Start
   Definitions
      At line 5 in file main.s
   Uses
      At line 3 in file main.s
Comment: Start used once
TNS 00000048

Symbol: TNS
   Definitions
      At line 31 in file main.s
   Uses
      At line 6 in file main.s
Comment: TNS used once
comb 00000038

Symbol: comb
   Definitions
      At line 25 in file main.s
   Uses
      None
Comment: comb unused
exp 00000016

Symbol: exp
   Definitions
      At line 14 in file main.s
   Uses
      None
Comment: exp unused
expMask 0000004C

Symbol: expMask
   Definitions
      At line 32 in file main.s
   Uses
      At line 14 in file main.s
Comment: expMask used once
fra 0000002C

Symbol: fra



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 21 in file main.s
   Uses
      None
Comment: fra unused
fracMask 00000050

Symbol: fracMask
   Definitions
      At line 33 in file main.s
   Uses
      At line 21 in file main.s
Comment: fracMask used once
sign 0000000E

Symbol: sign
   Definitions
      At line 12 in file main.s
   Uses
      None
Comment: sign unused
trans 0000000A

Symbol: trans
   Definitions
      At line 10 in file main.s
   Uses
      At line 5 in file main.s
Comment: trans used once
11 symbols
345 symbols in table
