{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501483644392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501483644392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 14:47:24 2017 " "Processing started: Mon Jul 31 14:47:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501483644392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501483644392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chris_HPS -c chris_HPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off chris_HPS -c chris_HPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501483644392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1501483644582 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps_design.qsys " "Elaborating Qsys system entity \"hps_design.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501483651412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:34 Progress: Loading Qsys/hps_design.qsys " "2017.07.31.14:47:34 Progress: Loading Qsys/hps_design.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483654249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:34 Progress: Reading input file " "2017.07.31.14:47:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483654511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:34 Progress: Adding clk_0 \[clock_source 15.0\] " "2017.07.31.14:47:34 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483654580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:35 Progress: Parameterizing module clk_0 " "2017.07.31.14:47:35 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483655118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:35 Progress: Adding pio_0 \[altera_avalon_pio 15.0\] " "2017.07.31.14:47:35 Progress: Adding pio_0 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483655120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:35 Progress: Parameterizing module pio_0 " "2017.07.31.14:47:35 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483655215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:35 Progress: Adding pll_0 \[altera_pll 15.0\] " "2017.07.31.14:47:35 Progress: Adding pll_0 \[altera_pll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483655217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:36 Progress: Parameterizing module pll_0 " "2017.07.31.14:47:36 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483656984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:36 Progress: Adding smp_hps \[altera_hps 15.0\] " "2017.07.31.14:47:36 Progress: Adding smp_hps \[altera_hps 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483656999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:37 Progress: Parameterizing module smp_hps " "2017.07.31.14:47:37 Progress: Parameterizing module smp_hps" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483657988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:37 Progress: Building connections " "2017.07.31.14:47:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483657995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:38 Progress: Parameterizing connections " "2017.07.31.14:47:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483658017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:38 Progress: Validating " "2017.07.31.14:47:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483658019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.14:47:47 Progress: Done reading input file " "2017.07.31.14:47:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483667358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Hps_design.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483668807 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.pll_0: Able to implement PLL - Actual settings differ from Requested settings " "Hps_design.pll_0: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501483668808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.smp_hps: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_design.smp_hps: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483668808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_design.smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483668808 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.smp_hps: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_design.smp_hps: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501483668808 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.smp_hps: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Hps_design.smp_hps: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501483668808 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_design.smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501483668808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design: Generating hps_design \"hps_design\" for QUARTUS_SYNTH " "Hps_design: Generating hps_design \"hps_design\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483677917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master smp_hps.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master smp_hps.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483680136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'hps_design_pio_0' " "Pio_0: Starting RTL generation for module 'hps_design_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483683089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_design_pio_0 --dir=/tmp/alt7378_679338288385784373.dir/0001_pio_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7378_679338288385784373.dir/0001_pio_0_gen//hps_design_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_design_pio_0 --dir=/tmp/alt7378_679338288385784373.dir/0001_pio_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7378_679338288385784373.dir/0001_pio_0_gen//hps_design_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483683089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'hps_design_pio_0' " "Pio_0: Done RTL generation for module 'hps_design_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483683166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"hps_design\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"hps_design\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483683167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"hps_design\" instantiated altera_pll \"pll_0\" " "Pll_0: \"hps_design\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483683192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps: \"Running  for module: smp_hps\" " "Smp_hps: \"Running  for module: smp_hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483683194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps: HPS Main PLL counter settings: n = 0  m = 73 " "Smp_hps: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483683698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684067 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Smp_hps: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Smp_hps: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684069 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Smp_hps: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Smp_hps: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684070 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps: \"hps_design\" instantiated altera_hps \"smp_hps\" " "Smp_hps: \"hps_design\" instantiated altera_hps \"smp_hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps_design\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps_design\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"smp_hps\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"smp_hps\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"smp_hps\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"smp_hps\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\" " "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"smp_hps_h2f_lw_axi_master_agent\" " "Smp_hps_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"smp_hps_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\" " "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\" " "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\" " "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483684972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483685023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483685107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483685141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483685183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483685183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483685203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483703086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483703091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design: Done \"hps_design\" with 22 modules, 79 files " "Hps_design: Done \"hps_design\" with 22 modules, 79 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501483703091 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps_design.qsys " "Finished elaborating Qsys system entity \"hps_design.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501483704714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/chris_HPS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/chris_HPS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chris_HPS " "Found entity 1: chris_HPS" {  } { { "Qsys/chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/Qsys/chris_HPS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/hps_design.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/hps_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design " "Found entity 1: hps_design" {  } { { "db/ip/hps_design/hps_design.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/hps_design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_default_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_incr_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707577 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707581 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707581 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707581 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707581 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501483707584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps_design/submodules/altera_reset_controller.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps_design/submodules/altera_reset_synchronizer.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501483707590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0 " "Found entity 1: hps_design_mm_interconnect_0" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_design_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_cmd_demux " "Found entity 1: hps_design_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_cmd_mux " "Found entity 1: hps_design_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501483707595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501483707595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_router_default_decode " "Found entity 1: hps_design_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707595 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_design_mm_interconnect_0_router " "Found entity 2: hps_design_mm_interconnect_0_router" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_design_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501483707595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_design_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501483707596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_design_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707596 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_design_mm_interconnect_0_router_002 " "Found entity 2: hps_design_mm_interconnect_0_router_002" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_rsp_demux " "Found entity 1: hps_design_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_rsp_mux " "Found entity 1: hps_design_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_pio_0 " "Found entity 1: hps_design_pio_0" {  } { { "db/ip/hps_design/submodules/hps_design_pio_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_pll_0 " "Found entity 1: hps_design_pll_0" {  } { { "db/ip/hps_design/submodules/hps_design_pll_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_smp_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_smp_hps " "Found entity 1: hps_design_smp_hps" {  } { { "db/ip/hps_design/submodules/hps_design_smp_hps.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_smp_hps_fpga_interfaces " "Found entity 1: hps_design_smp_hps_fpga_interfaces" {  } { { "db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_smp_hps_hps_io " "Found entity 1: hps_design_smp_hps_hps_io" {  } { { "db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_smp_hps_hps_io_border " "Found entity 1: hps_design_smp_hps_hps_io_border" {  } { { "db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_reset.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps_design/submodules/hps_sdram_pll.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501483707642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_pll.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501483707642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/chris/FPGA/HPS/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501483707728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1501483707728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501483707729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1501483708076 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708184 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_axi_master_ni " "Ignored assignments for entity \"altera_merlin_axi_master_ni\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_axi_master_ni -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_axi_master_ni -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708184 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter " "Ignored assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708184 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708184 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708184 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708184 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708185 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design " "Ignored assignments for entity \"hps_design\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME hps_design HAS_SOPCINFO 1 GENERATION_ID 1501483668\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME hps_design HAS_SOPCINFO 1 GENERATION_ID 1501483668\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708185 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0 " "Ignored assignments for entity \"hps_design_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708185 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"hps_design_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708185 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708185 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708185 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"hps_design_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708186 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"hps_design_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708186 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_router " "Ignored assignments for entity \"hps_design_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708186 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_router_002 " "Ignored assignments for entity \"hps_design_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708186 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"hps_design_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708186 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"hps_design_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708186 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708186 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_pio_0 " "Ignored assignments for entity \"hps_design_pio_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708187 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708187 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708187 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708187 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_pll_0 " "Ignored assignments for entity \"hps_design_pll_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708187 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708187 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708187 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708187 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_smp_hps " "Ignored assignments for entity \"hps_design_smp_hps\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P20B1T -to hps_io\|border\|hps_io_emac1_inst_MDC\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P20B1T -to hps_io\|border\|hps_io_emac1_inst_MDC\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P20A1T -to hps_io\|border\|hps_io_emac1_inst_MDIO\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P20A1T -to hps_io\|border\|hps_io_emac1_inst_MDIO\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P20B0T -to hps_io\|border\|hps_io_emac1_inst_RXD0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P20B0T -to hps_io\|border\|hps_io_emac1_inst_RXD0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P21B1T -to hps_io\|border\|hps_io_emac1_inst_RXD1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P21B1T -to hps_io\|border\|hps_io_emac1_inst_RXD1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P22A0T -to hps_io\|border\|hps_io_emac1_inst_RXD2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P22A0T -to hps_io\|border\|hps_io_emac1_inst_RXD2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P22B0T -to hps_io\|border\|hps_io_emac1_inst_RXD3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P22B0T -to hps_io\|border\|hps_io_emac1_inst_RXD3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P21A1T -to hps_io\|border\|hps_io_emac1_inst_RX_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P21A1T -to hps_io\|border\|hps_io_emac1_inst_RX_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P21A0T -to hps_io\|border\|hps_io_emac1_inst_RX_CTL\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P21A0T -to hps_io\|border\|hps_io_emac1_inst_RX_CTL\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P19B0T -to hps_io\|border\|hps_io_emac1_inst_TXD0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P19B0T -to hps_io\|border\|hps_io_emac1_inst_TXD0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P19A1T -to hps_io\|border\|hps_io_emac1_inst_TXD1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P19A1T -to hps_io\|border\|hps_io_emac1_inst_TXD1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P19B1T -to hps_io\|border\|hps_io_emac1_inst_TXD2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P19B1T -to hps_io\|border\|hps_io_emac1_inst_TXD2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P20A0T -to hps_io\|border\|hps_io_emac1_inst_TXD3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P20A0T -to hps_io\|border\|hps_io_emac1_inst_TXD3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P19A0T -to hps_io\|border\|hps_io_emac1_inst_TX_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P19A0T -to hps_io\|border\|hps_io_emac1_inst_TX_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P21B0T -to hps_io\|border\|hps_io_emac1_inst_TX_CTL\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P21B0T -to hps_io\|border\|hps_io_emac1_inst_TX_CTL\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P30B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO09\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P30B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO09\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P24B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO35\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P24B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO35\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P26A0T -to hps_io\|border\|hps_io_gpio_inst_GPIO40\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P26A0T -to hps_io\|border\|hps_io_gpio_inst_GPIO40\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P14A0T -to hps_io\|border\|hps_io_gpio_inst_GPIO48\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P14A0T -to hps_io\|border\|hps_io_gpio_inst_GPIO48\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P15B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO53\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P15B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO53\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P15A1T -to hps_io\|border\|hps_io_gpio_inst_GPIO54\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P15A1T -to hps_io\|border\|hps_io_gpio_inst_GPIO54\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P17B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO61\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P17B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO61\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P16A0T -to hps_io\|border\|hps_io_i2c0_inst_SCL\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P16A0T -to hps_io\|border\|hps_io_i2c0_inst_SCL\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P15B1T -to hps_io\|border\|hps_io_i2c0_inst_SDA\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P15B1T -to hps_io\|border\|hps_io_i2c0_inst_SDA\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P15A0T -to hps_io\|border\|hps_io_i2c1_inst_SCL\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P15A0T -to hps_io\|border\|hps_io_i2c1_inst_SCL\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P14B1T -to hps_io\|border\|hps_io_i2c1_inst_SDA\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P14B1T -to hps_io\|border\|hps_io_i2c1_inst_SDA\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P24A0T -to hps_io\|border\|hps_io_qspi_inst_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P24A0T -to hps_io\|border\|hps_io_qspi_inst_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P22B1T -to hps_io\|border\|hps_io_qspi_inst_IO0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P22B1T -to hps_io\|border\|hps_io_qspi_inst_IO0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P23A0T -to hps_io\|border\|hps_io_qspi_inst_IO1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P23A0T -to hps_io\|border\|hps_io_qspi_inst_IO1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P23B0T -to hps_io\|border\|hps_io_qspi_inst_IO2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P23B0T -to hps_io\|border\|hps_io_qspi_inst_IO2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P23A1T -to hps_io\|border\|hps_io_qspi_inst_IO3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P23A1T -to hps_io\|border\|hps_io_qspi_inst_IO3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P23B1T -to hps_io\|border\|hps_io_qspi_inst_SS0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P23B1T -to hps_io\|border\|hps_io_qspi_inst_SS0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P27B0T -to hps_io\|border\|hps_io_sdio_inst_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P27B0T -to hps_io\|border\|hps_io_sdio_inst_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P25A0T -to hps_io\|border\|hps_io_sdio_inst_CMD\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P25A0T -to hps_io\|border\|hps_io_sdio_inst_CMD\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P25A1T -to hps_io\|border\|hps_io_sdio_inst_D0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P25A1T -to hps_io\|border\|hps_io_sdio_inst_D0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P25B1T -to hps_io\|border\|hps_io_sdio_inst_D1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P25B1T -to hps_io\|border\|hps_io_sdio_inst_D1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P27A1T -to hps_io\|border\|hps_io_sdio_inst_D2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P27A1T -to hps_io\|border\|hps_io_sdio_inst_D2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P27B1T -to hps_io\|border\|hps_io_sdio_inst_D3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P27B1T -to hps_io\|border\|hps_io_sdio_inst_D3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P17B1T -to hps_io\|border\|hps_io_spim1_inst_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P17B1T -to hps_io\|border\|hps_io_spim1_inst_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P18B0T -to hps_io\|border\|hps_io_spim1_inst_MISO\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P18B0T -to hps_io\|border\|hps_io_spim1_inst_MISO\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P18A0T -to hps_io\|border\|hps_io_spim1_inst_MOSI\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P18A0T -to hps_io\|border\|hps_io_spim1_inst_MOSI\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P18A1T -to hps_io\|border\|hps_io_spim1_inst_SS0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P18A1T -to hps_io\|border\|hps_io_spim1_inst_SS0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P14B0T -to hps_io\|border\|hps_io_uart0_inst_RX\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P14B0T -to hps_io\|border\|hps_io_uart0_inst_RX\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P14A1T -to hps_io\|border\|hps_io_uart0_inst_TX\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P14A1T -to hps_io\|border\|hps_io_uart0_inst_TX\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P30A1T -to hps_io\|border\|hps_io_usb1_inst_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P30A1T -to hps_io\|border\|hps_io_usb1_inst_CLK\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P28B0T -to hps_io\|border\|hps_io_usb1_inst_D0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P28B0T -to hps_io\|border\|hps_io_usb1_inst_D0\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P28A1T -to hps_io\|border\|hps_io_usb1_inst_D1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P28A1T -to hps_io\|border\|hps_io_usb1_inst_D1\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P28B1T -to hps_io\|border\|hps_io_usb1_inst_D2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P28B1T -to hps_io\|border\|hps_io_usb1_inst_D2\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P29A0T -to hps_io\|border\|hps_io_usb1_inst_D3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P29A0T -to hps_io\|border\|hps_io_usb1_inst_D3\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P29B0T -to hps_io\|border\|hps_io_usb1_inst_D4\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P29B0T -to hps_io\|border\|hps_io_usb1_inst_D4\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P29A1T -to hps_io\|border\|hps_io_usb1_inst_D5\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P29A1T -to hps_io\|border\|hps_io_usb1_inst_D5\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P29B1T -to hps_io\|border\|hps_io_usb1_inst_D6\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P29B1T -to hps_io\|border\|hps_io_usb1_inst_D6\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P30A0T -to hps_io\|border\|hps_io_usb1_inst_D7\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P30A0T -to hps_io\|border\|hps_io_usb1_inst_D7\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P31A0T -to hps_io\|border\|hps_io_usb1_inst_DIR\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P31A0T -to hps_io\|border\|hps_io_usb1_inst_DIR\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P31B0T -to hps_io\|border\|hps_io_usb1_inst_NXT\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P31B0T -to hps_io\|border\|hps_io_usb1_inst_NXT\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P30B1T -to hps_io\|border\|hps_io_usb1_inst_STP\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P30B1T -to hps_io\|border\|hps_io_usb1_inst_STP\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708188 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708188 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_smp_hps_fpga_interfaces " "Ignored assignments for entity \"hps_design_smp_hps_fpga_interfaces\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708189 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708189 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_smp_hps_hps_io " "Ignored assignments for entity \"hps_design_smp_hps_hps_io\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708190 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_smp_hps_hps_io_border " "Ignored assignments for entity \"hps_design_smp_hps_hps_io_border\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_PARTITION ON -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_defines.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_defines.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/emif.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/emif.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/alt_types.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/alt_types.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/system.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/system.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sdram_io.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sdram_io.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALEMAC_X77_Y39_N111 -to emac1_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALEMAC_X77_Y39_N111 -to emac1_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALGPIO_X87_Y74_N111 -to gpio_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALGPIO_X87_Y74_N111 -to gpio_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALI2C_X87_Y67_N111 -to i2c0_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALI2C_X87_Y67_N111 -to i2c0_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALI2C_X87_Y65_N111 -to i2c1_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALI2C_X87_Y65_N111 -to i2c1_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALQSPI_X87_Y58_N111 -to qspi_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALQSPI_X87_Y58_N111 -to qspi_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALSDMMC_X87_Y39_N111 -to sdio_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALSDMMC_X87_Y39_N111 -to sdio_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALSPIMASTER_X87_Y53_N111 -to spim1_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALSPIMASTER_X87_Y53_N111 -to spim1_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALUART_X87_Y45_N111 -to uart0_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALUART_X87_Y45_N111 -to uart0_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALUSB_X55_Y39_N111 -to usb1_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALUSB_X55_Y39_N111 -to usb1_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501483708190 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501483708190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/FPGA/HPS/output_files/chris_HPS.map.smsg " "Generated suppressed messages file /home/chris/FPGA/HPS/output_files/chris_HPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1501483708214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501483708312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501483708312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501483708341 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501483708341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501483708341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501483708341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1120 " "Peak virtual memory: 1120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501483708354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 14:48:28 2017 " "Processing ended: Mon Jul 31 14:48:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501483708354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501483708354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:37 " "Total CPU time (on all processors): 00:02:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501483708354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501483708354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501483710073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501483710073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 14:48:29 2017 " "Processing started: Mon Jul 31 14:48:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501483710073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501483710073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chris_HPS -c chris_HPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off chris_HPS -c chris_HPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501483710074 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501483710106 ""}
{ "Info" "0" "" "Project  = chris_HPS" {  } {  } 0 0 "Project  = chris_HPS" 0 0 "Fitter" 0 0 1501483710107 ""}
{ "Info" "0" "" "Revision = chris_HPS" {  } {  } 0 0 "Revision = chris_HPS" 0 0 "Fitter" 0 0 1501483710107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1501483710202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chris_HPS 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"chris_HPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501483710206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501483710230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501483710231 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501483710579 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501483710631 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1501483710707 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1501483718943 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 8 global CLKCTRL_G11 " "clk~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1501483718980 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1501483718980 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501483718994 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501483718996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501483718996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501483718996 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1501483718996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1501483718997 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501483718997 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501483719471 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc " "Reading SDC File: '/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501483719471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719472 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719473 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719474 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719474 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719474 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719474 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719475 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719475 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719475 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719475 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719475 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719476 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719476 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719476 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719476 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719476 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719477 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719477 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719477 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719477 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719477 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719477 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719478 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719478 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719478 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719478 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719478 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719479 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719479 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719479 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719479 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719479 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719479 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719480 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719480 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719480 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719480 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719480 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719480 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719481 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719481 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719481 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719481 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719481 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719481 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719482 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719482 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719482 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719482 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719483 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719483 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719483 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719483 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719483 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719484 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719484 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719484 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719484 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719484 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719485 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719485 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719485 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719485 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719485 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719485 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719486 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719486 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719486 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719486 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719486 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719486 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719487 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719487 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719487 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719487 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_design_smp_hps_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at hps_design_smp_hps_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501483719487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719487 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_design_smp_hps_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at hps_design_smp_hps_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1501483719487 ""}  } { { "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501483719487 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501483719488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1501483719490 ""}
{ "Error" "0" "" "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" {  } {  } 0 0 "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" 0 0 "Fitter" 0 0 1501483719491 ""}
{ "Error" "0" "" "Verify the following:" {  } {  } 0 0 "Verify the following:" 0 0 "Fitter" 0 0 1501483719491 ""}
{ "Error" "0" "" " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" {  } {  } 0 0 " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" 0 0 "Fitter" 0 0 1501483719491 ""}
{ "Error" "0" "" " The core is not the top-level of the project" {  } {  } 0 0 " The core is not the top-level of the project" 0 0 "Fitter" 0 0 1501483719491 ""}
{ "Error" "0" "" " The memory interface pins are exported to the top-level of the project" {  } {  } 0 0 " The memory interface pins are exported to the top-level of the project" 0 0 "Fitter" 0 0 1501483719491 ""}
{ "Error" "0" "" "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," {  } {  } 0 0 "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," 0 0 "Fitter" 0 0 1501483719491 ""}
{ "Error" "0" "" " clean up any stale SDC_FILE references from the QSF/QIP files." {  } {  } 0 0 " clean up any stale SDC_FILE references from the QSF/QIP files." 0 0 "Fitter" 0 0 1501483719491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1501483719492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1501483719493 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1501483719493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501483719498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1501483719498 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501483719498 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501483719501 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501483719516 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1501483719517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/FPGA/HPS/output_files/chris_HPS.fit.smsg " "Generated suppressed messages file /home/chris/FPGA/HPS/output_files/chris_HPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501483719657 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 8 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 8 errors, 142 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1577 " "Peak virtual memory: 1577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501483719798 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 31 14:48:39 2017 " "Processing ended: Mon Jul 31 14:48:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501483719798 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501483719798 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501483719798 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501483719798 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 323 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 323 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501483719912 ""}
