Vivado Simulator 2017.2
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB36E1 ::Main:program_rom1:U0:inst_blk_mem_gen:\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 100 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 100 ns  Iteration: 2  Process: /Main/program_rom1/U0/inst_blk_mem_gen/\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::Main:program_rom1:U0:inst_blk_mem_gen:\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 100 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 100 ns  Iteration: 2  Process: /Main/program_rom1/U0/inst_blk_mem_gen/\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::Main:program_rom1:U0:inst_blk_mem_gen:\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\:\valid.cstr\:\ramloop[4].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 100 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 100 ns  Iteration: 2  Process: /Main/program_rom1/U0/inst_blk_mem_gen/\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\/\valid.cstr\/\ramloop[4].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::Main:program_rom1:U0:inst_blk_mem_gen:\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 100 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 100 ns  Iteration: 2  Process: /Main/program_rom1/U0/inst_blk_mem_gen/\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::Main:program_rom1:U0:inst_blk_mem_gen:\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 200 ns  Iteration: 2  Process: /Main/program_rom1/U0/inst_blk_mem_gen/\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::Main:program_rom1:U0:inst_blk_mem_gen:\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 200 ns  Iteration: 2  Process: /Main/program_rom1/U0/inst_blk_mem_gen/\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::Main:program_rom1:U0:inst_blk_mem_gen:\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\:\valid.cstr\:\ramloop[4].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 200 ns  Iteration: 2  Process: /Main/program_rom1/U0/inst_blk_mem_gen/\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\/\valid.cstr\/\ramloop[4].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::Main:program_rom1:U0:inst_blk_mem_gen:\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 200 ns  Iteration: 2  Process: /Main/program_rom1/U0/inst_blk_mem_gen/\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
