/* autogenerated with parsecfg: do not edit. */

struct host_peripheral_bus {
 uint32_t timing0; /* +0x00000000  */
 uint32_t timing1; /* +0x00000004  */
 uint32_t timing2; /* +0x00000008  */
 uint32_t timing3; /* +0x0000000c  */
 uint32_t timing4; /* +0x00000010  */
 uint32_t timing5; /* +0x00000014  */
 uint32_t timing_dflt; /* +0x00000018  */
 uint32_t ctrl0; /* +0x0000001c ,NO_TEST */
 uint32_t ctrl1; /* +0x00000020 ,NO_TEST */
 uint32_t ctrl2; /* +0x00000024 ,NO_TEST */
 uint32_t ctrl3; /* +0x00000028 ,NO_TEST */
 uint32_t ctrl4; /* +0x0000002c ,NO_TEST */
 uint32_t ctrl5; /* +0x00000030 ,NO_TEST */
 uint32_t cs_cnfg0; /* +0x00000034 ,NO_TEST */
 uint32_t cs_cnfg1; /* +0x00000038 ,NO_TEST */
 uint32_t cs_cnfgctrl; /* +0x0000003c ,NO_TEST */
 uint32_t auto_add; /* +0x00000040 ,NO_TEST */
 uint32_t auto_ctrl0; /* +0x00000044 ,NO_TEST */
 uint32_t auto_ctrl1; /* +0x00000048 ,NO_TEST */
 uint32_t auto_ctrl2; /* +0x0000004c ,NO_TEST */
 uint32_t pad0[0x0030/4];
 uint32_t strap_ctrl; /* +0x00000080 ,NO_TEST */
 uint32_t strap0; /* +0x00000084 ,NO_TEST */
 uint32_t strap1; /* +0x00000088 ,NO_TEST */
 uint32_t pad1[0x0034/4];
 uint32_t ecc0_code0; /* +0x000000c0 ,RO */
 uint32_t ecc0_code1; /* +0x000000c4 ,RO */
 uint32_t ecc0_code2; /* +0x000000c8 ,RO */
 uint32_t ecc0_code3; /* +0x000000cc ,RO */
 uint32_t ecc0_ctrl; /* +0x000000d0 ,NO_TEST */
 uint32_t ecc1_code0; /* +0x000000d4 ,RO */
 uint32_t ecc1_code1; /* +0x000000d8 ,RO */
 uint32_t ecc1_code2; /* +0x000000dc ,RO */
 uint32_t ecc1_code3; /* +0x000000e0 ,RO */
 uint32_t ecc1_ctrl; /* +0x000000e4 ,NO_TEST */
 uint32_t spi_ctrl; /* +0x000000e8 ,NO_TEST */
 uint32_t pad2[0x0004/4];
 uint32_t padmode_pbusB; /* +0x000000f0 ,NO_TEST */
 uint32_t pad3[0x0008/4];
 uint32_t datar_reg; /* +0x000000fc ,NO_TEST */
};
