#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* P0_0 */
P0_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P0_0__0__MASK EQU 0x01
P0_0__0__PC EQU CYREG_PRT0_PC0
P0_0__0__PORT EQU 0
P0_0__0__SHIFT EQU 0
P0_0__AG EQU CYREG_PRT0_AG
P0_0__AMUX EQU CYREG_PRT0_AMUX
P0_0__BIE EQU CYREG_PRT0_BIE
P0_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_0__BYP EQU CYREG_PRT0_BYP
P0_0__CTL EQU CYREG_PRT0_CTL
P0_0__DM0 EQU CYREG_PRT0_DM0
P0_0__DM1 EQU CYREG_PRT0_DM1
P0_0__DM2 EQU CYREG_PRT0_DM2
P0_0__DR EQU CYREG_PRT0_DR
P0_0__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_0__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_0__MASK EQU 0x01
P0_0__PORT EQU 0
P0_0__PRT EQU CYREG_PRT0_PRT
P0_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_0__PS EQU CYREG_PRT0_PS
P0_0__SHIFT EQU 0
P0_0__SLW EQU CYREG_PRT0_SLW

/* P6_6 */
P6_6__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
P6_6__0__MASK EQU 0x40
P6_6__0__PC EQU CYREG_PRT6_PC6
P6_6__0__PORT EQU 6
P6_6__0__SHIFT EQU 6
P6_6__AG EQU CYREG_PRT6_AG
P6_6__AMUX EQU CYREG_PRT6_AMUX
P6_6__BIE EQU CYREG_PRT6_BIE
P6_6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P6_6__BYP EQU CYREG_PRT6_BYP
P6_6__CTL EQU CYREG_PRT6_CTL
P6_6__DM0 EQU CYREG_PRT6_DM0
P6_6__DM1 EQU CYREG_PRT6_DM1
P6_6__DM2 EQU CYREG_PRT6_DM2
P6_6__DR EQU CYREG_PRT6_DR
P6_6__INP_DIS EQU CYREG_PRT6_INP_DIS
P6_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P6_6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P6_6__LCD_EN EQU CYREG_PRT6_LCD_EN
P6_6__MASK EQU 0x40
P6_6__PORT EQU 6
P6_6__PRT EQU CYREG_PRT6_PRT
P6_6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P6_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P6_6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P6_6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P6_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P6_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P6_6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P6_6__PS EQU CYREG_PRT6_PS
P6_6__SHIFT EQU 6
P6_6__SLW EQU CYREG_PRT6_SLW

/* OpAmp_ABuf */
OpAmp_ABuf__CR EQU CYREG_OPAMP2_CR
OpAmp_ABuf__MX EQU CYREG_OPAMP2_MX
OpAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
OpAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
OpAmp_ABuf__PM_ACT_MSK EQU 0x04
OpAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
OpAmp_ABuf__PM_STBY_MSK EQU 0x04
OpAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
OpAmp_ABuf__SW EQU CYREG_OPAMP2_SW
OpAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
OpAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* VDAC8_viDAC8 */
VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_viDAC8__D EQU CYREG_DAC2_D
VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* CJTemp */
CJTemp__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
CJTemp__0__MASK EQU 0x02
CJTemp__0__PC EQU CYREG_PRT6_PC1
CJTemp__0__PORT EQU 6
CJTemp__0__SHIFT EQU 1
CJTemp__AG EQU CYREG_PRT6_AG
CJTemp__AMUX EQU CYREG_PRT6_AMUX
CJTemp__BIE EQU CYREG_PRT6_BIE
CJTemp__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CJTemp__BYP EQU CYREG_PRT6_BYP
CJTemp__CTL EQU CYREG_PRT6_CTL
CJTemp__DM0 EQU CYREG_PRT6_DM0
CJTemp__DM1 EQU CYREG_PRT6_DM1
CJTemp__DM2 EQU CYREG_PRT6_DM2
CJTemp__DR EQU CYREG_PRT6_DR
CJTemp__INP_DIS EQU CYREG_PRT6_INP_DIS
CJTemp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CJTemp__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CJTemp__LCD_EN EQU CYREG_PRT6_LCD_EN
CJTemp__MASK EQU 0x02
CJTemp__PORT EQU 6
CJTemp__PRT EQU CYREG_PRT6_PRT
CJTemp__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CJTemp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CJTemp__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CJTemp__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CJTemp__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CJTemp__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CJTemp__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CJTemp__PS EQU CYREG_PRT6_PS
CJTemp__SHIFT EQU 1
CJTemp__SLW EQU CYREG_PRT6_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* LCD_Char_LCDPort */
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LCD_Char_LCDPort__0__MASK EQU 0x02
LCD_Char_LCDPort__0__PC EQU CYREG_PRT0_PC1
LCD_Char_LCDPort__0__PORT EQU 0
LCD_Char_LCDPort__0__SHIFT EQU 1
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU0_INTTYPE2
LCD_Char_LCDPort__1__MASK EQU 0x04
LCD_Char_LCDPort__1__PC EQU CYREG_PRT0_PC2
LCD_Char_LCDPort__1__PORT EQU 0
LCD_Char_LCDPort__1__SHIFT EQU 2
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU0_INTTYPE3
LCD_Char_LCDPort__2__MASK EQU 0x08
LCD_Char_LCDPort__2__PC EQU CYREG_PRT0_PC3
LCD_Char_LCDPort__2__PORT EQU 0
LCD_Char_LCDPort__2__SHIFT EQU 3
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU0_INTTYPE4
LCD_Char_LCDPort__3__MASK EQU 0x10
LCD_Char_LCDPort__3__PC EQU CYREG_PRT0_PC4
LCD_Char_LCDPort__3__PORT EQU 0
LCD_Char_LCDPort__3__SHIFT EQU 4
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU0_INTTYPE5
LCD_Char_LCDPort__4__MASK EQU 0x20
LCD_Char_LCDPort__4__PC EQU CYREG_PRT0_PC5
LCD_Char_LCDPort__4__PORT EQU 0
LCD_Char_LCDPort__4__SHIFT EQU 5
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU0_INTTYPE6
LCD_Char_LCDPort__5__MASK EQU 0x40
LCD_Char_LCDPort__5__PC EQU CYREG_PRT0_PC6
LCD_Char_LCDPort__5__PORT EQU 0
LCD_Char_LCDPort__5__SHIFT EQU 6
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU0_INTTYPE7
LCD_Char_LCDPort__6__MASK EQU 0x80
LCD_Char_LCDPort__6__PC EQU CYREG_PRT0_PC7
LCD_Char_LCDPort__6__PORT EQU 0
LCD_Char_LCDPort__6__SHIFT EQU 7
LCD_Char_LCDPort__AG EQU CYREG_PRT0_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT0_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT0_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT0_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT0_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT0_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT0_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT0_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT0_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_Char_LCDPort__MASK EQU 0xFE
LCD_Char_LCDPort__PORT EQU 0
LCD_Char_LCDPort__PRT EQU CYREG_PRT0_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT0_PS
LCD_Char_LCDPort__SHIFT EQU 1
LCD_Char_LCDPort__SLW EQU CYREG_PRT0_SLW

/* isr_ToggleLED */
isr_ToggleLED__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ToggleLED__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ToggleLED__INTC_MASK EQU 0x01
isr_ToggleLED__INTC_NUMBER EQU 0
isr_ToggleLED__INTC_PRIOR_NUM EQU 7
isr_ToggleLED__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_ToggleLED__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ToggleLED__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
