# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_0" --include "../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_1" \
"../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../../../ZynqProject_py/Project_20230626_1and4_axi/project_5_eth.srcs/sources_1/new/AD_control.v" \
"../../../../../../ZynqProject_py/Project_20230626_1and4_axi/project_5_eth.srcs/sources_1/new/Adc9228_top.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/PulseConvert.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerCh.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerMux.v" \
"../../../../../../ZynqProject_py/Project_20230626_1and4_axi/project_5_eth.srcs/sources_1/new/adc_1.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v" \
"../../../../../../TCP_Project/Adc3444/Adc3444_TCP/Adc3444_TCP.srcs/sim_1/new/axi_ram.v" \
"../../../../../../TCP_Project/Adc3444/Adc3444_TCP/Adc3444_TCP.srcs/sim_1/new/axil_read.v" \
"../../../../../../TCP_Project/Adc3444/Adc3444_TCP/Adc3444_TCP.srcs/sim_1/new/axil_write.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v" \
"../../../../../../ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v" \
"../../../../../../ZynqProject_py/Project_20230626_1and4_axi/project_5_eth.srcs/sources_1/new/io.v" \
"../../../../../../ZynqProject_py/Project_20230626_1and4_axi/project_5_eth.srcs/sources_1/new/pulse_generator.v" \
"../../../../../../ZynqProject_py/Project_20230626_1and4_axi/project_5_eth.srcs/sources_1/new/sys_ctrl.v" \
"../../../../../../ZynqProject_py/Project_20230626_1and4_axi/project_5_eth.srcs/sim_1/new/tb_Adc9228_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
