{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595433516867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595433516868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 11:58:36 2020 " "Processing started: Wed Jul 22 11:58:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595433516868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595433516868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK " "Command: quartus_map --read_settings_files=on --write_settings_files=off V21_NIOS_BLINK -c V21_NIOS_BLINK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595433516868 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595433517731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/led_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/led_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios " "Found entity 1: led_nios" {  } { { "led_nios/synthesis/led_nios.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/led_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/led_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios " "Found entity 1: led_nios" {  } { { "led_nios/synthesis/led_nios.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_irq_mapper " "Found entity 1: led_nios_irq_mapper" {  } { { "led_nios/synthesis/submodules/led_nios_irq_mapper.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517929 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_rsp_xbar_mux_001 " "Found entity 1: led_nios_rsp_xbar_mux_001" {  } { { "led_nios/synthesis/submodules/led_nios_rsp_xbar_mux_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_rsp_xbar_mux " "Found entity 1: led_nios_rsp_xbar_mux" {  } { { "led_nios/synthesis/submodules/led_nios_rsp_xbar_mux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_rsp_xbar_demux_002 " "Found entity 1: led_nios_rsp_xbar_demux_002" {  } { { "led_nios/synthesis/submodules/led_nios_rsp_xbar_demux_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cmd_xbar_mux " "Found entity 1: led_nios_cmd_xbar_mux" {  } { { "led_nios/synthesis/submodules/led_nios_cmd_xbar_mux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cmd_xbar_demux_001 " "Found entity 1: led_nios_cmd_xbar_demux_001" {  } { { "led_nios/synthesis/submodules/led_nios_cmd_xbar_demux_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cmd_xbar_demux " "Found entity 1: led_nios_cmd_xbar_demux" {  } { { "led_nios/synthesis/submodules/led_nios_cmd_xbar_demux.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "led_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "led_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_nios_id_router_002.sv(48) " "Verilog HDL Declaration information at led_nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "led_nios/synthesis/submodules/led_nios_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595433517987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_nios_id_router_002.sv(49) " "Verilog HDL Declaration information at led_nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "led_nios/synthesis/submodules/led_nios_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595433517988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_nios/synthesis/submodules/led_nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_id_router_002_default_decode " "Found entity 1: led_nios_id_router_002_default_decode" {  } { { "led_nios/synthesis/submodules/led_nios_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517989 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_nios_id_router_002 " "Found entity 2: led_nios_id_router_002" {  } { { "led_nios/synthesis/submodules/led_nios_id_router_002.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_nios_id_router.sv(48) " "Verilog HDL Declaration information at led_nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "led_nios/synthesis/submodules/led_nios_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595433517995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_nios_id_router.sv(49) " "Verilog HDL Declaration information at led_nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "led_nios/synthesis/submodules/led_nios_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595433517996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_nios/synthesis/submodules/led_nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_id_router_default_decode " "Found entity 1: led_nios_id_router_default_decode" {  } { { "led_nios/synthesis/submodules/led_nios_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517997 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_nios_id_router " "Found entity 2: led_nios_id_router" {  } { { "led_nios/synthesis/submodules/led_nios_id_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433517997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433517997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at led_nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595433518004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at led_nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595433518004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_nios/synthesis/submodules/led_nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_addr_router_001_default_decode " "Found entity 1: led_nios_addr_router_001_default_decode" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518006 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_nios_addr_router_001 " "Found entity 2: led_nios_addr_router_001" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router_001.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_nios_addr_router.sv(48) " "Verilog HDL Declaration information at led_nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595433518012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_nios_addr_router.sv(49) " "Verilog HDL Declaration information at led_nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1595433518013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_nios/synthesis/submodules/led_nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_addr_router_default_decode " "Found entity 1: led_nios_addr_router_default_decode" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518014 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_nios_addr_router " "Found entity 2: led_nios_addr_router" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "led_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "led_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "led_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "led_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "led_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "led_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_LED " "Found entity 1: led_nios_LED" {  } { { "led_nios/synthesis/submodules/led_nios_LED.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_onchip_mem " "Found entity 1: led_nios_onchip_mem" {  } { { "led_nios/synthesis/submodules/led_nios_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file led_nios/synthesis/submodules/led_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_jtag_uart_sim_scfifo_w " "Found entity 1: led_nios_jtag_uart_sim_scfifo_w" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518172 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_nios_jtag_uart_scfifo_w " "Found entity 2: led_nios_jtag_uart_scfifo_w" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518172 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_nios_jtag_uart_sim_scfifo_r " "Found entity 3: led_nios_jtag_uart_sim_scfifo_r" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518172 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_nios_jtag_uart_scfifo_r " "Found entity 4: led_nios_jtag_uart_scfifo_r" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518172 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_nios_jtag_uart " "Found entity 5: led_nios_jtag_uart" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_sysid " "Found entity 1: led_nios_sysid" {  } { { "led_nios/synthesis/submodules/led_nios_sysid.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file led_nios/synthesis/submodules/led_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cpu_register_bank_a_module " "Found entity 1: led_nios_cpu_register_bank_a_module" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_nios_cpu_register_bank_b_module " "Found entity 2: led_nios_cpu_register_bank_b_module" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_nios_cpu_nios2_oci_debug " "Found entity 3: led_nios_cpu_nios2_oci_debug" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_nios_cpu_ociram_sp_ram_module " "Found entity 4: led_nios_cpu_ociram_sp_ram_module" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_nios_cpu_nios2_ocimem " "Found entity 5: led_nios_cpu_nios2_ocimem" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "6 led_nios_cpu_nios2_avalon_reg " "Found entity 6: led_nios_cpu_nios2_avalon_reg" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "7 led_nios_cpu_nios2_oci_break " "Found entity 7: led_nios_cpu_nios2_oci_break" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "8 led_nios_cpu_nios2_oci_xbrk " "Found entity 8: led_nios_cpu_nios2_oci_xbrk" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "9 led_nios_cpu_nios2_oci_dbrk " "Found entity 9: led_nios_cpu_nios2_oci_dbrk" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "10 led_nios_cpu_nios2_oci_itrace " "Found entity 10: led_nios_cpu_nios2_oci_itrace" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "11 led_nios_cpu_nios2_oci_td_mode " "Found entity 11: led_nios_cpu_nios2_oci_td_mode" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "12 led_nios_cpu_nios2_oci_dtrace " "Found entity 12: led_nios_cpu_nios2_oci_dtrace" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "13 led_nios_cpu_nios2_oci_compute_tm_count " "Found entity 13: led_nios_cpu_nios2_oci_compute_tm_count" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "14 led_nios_cpu_nios2_oci_fifowp_inc " "Found entity 14: led_nios_cpu_nios2_oci_fifowp_inc" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "15 led_nios_cpu_nios2_oci_fifocount_inc " "Found entity 15: led_nios_cpu_nios2_oci_fifocount_inc" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "16 led_nios_cpu_nios2_oci_fifo " "Found entity 16: led_nios_cpu_nios2_oci_fifo" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "17 led_nios_cpu_nios2_oci_pib " "Found entity 17: led_nios_cpu_nios2_oci_pib" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "18 led_nios_cpu_nios2_oci_im " "Found entity 18: led_nios_cpu_nios2_oci_im" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "19 led_nios_cpu_nios2_performance_monitors " "Found entity 19: led_nios_cpu_nios2_performance_monitors" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "20 led_nios_cpu_nios2_oci " "Found entity 20: led_nios_cpu_nios2_oci" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""} { "Info" "ISGN_ENTITY_NAME" "21 led_nios_cpu " "Found entity 21: led_nios_cpu" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cpu_jtag_debug_module_sysclk " "Found entity 1: led_nios_cpu_jtag_debug_module_sysclk" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cpu_jtag_debug_module_tck " "Found entity 1: led_nios_cpu_jtag_debug_module_tck" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cpu_jtag_debug_module_wrapper " "Found entity 1: led_nios_cpu_jtag_debug_module_wrapper" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cpu_oci_test_bench " "Found entity 1: led_nios_cpu_oci_test_bench" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_oci_test_bench.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_nios/synthesis/submodules/led_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file led_nios/synthesis/submodules/led_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios_cpu_test_bench " "Found entity 1: led_nios_cpu_test_bench" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_test_bench.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led_top " "Found entity 1: nios_led_top" {  } { { "nios_led_top.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518262 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_nios_cpu.v(1567) " "Verilog HDL or VHDL warning at led_nios_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595433518299 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_nios_cpu.v(1569) " "Verilog HDL or VHDL warning at led_nios_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595433518299 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_nios_cpu.v(1725) " "Verilog HDL or VHDL warning at led_nios_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595433518300 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_nios_cpu.v(2553) " "Verilog HDL or VHDL warning at led_nios_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1595433518309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_led_top " "Elaborating entity \"nios_led_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595433518617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios led_nios:cpu_unit " "Elaborating entity \"led_nios\" for hierarchy \"led_nios:cpu_unit\"" {  } { { "nios_led_top.v" "cpu_unit" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu led_nios:cpu_unit\|led_nios_cpu:cpu " "Elaborating entity \"led_nios_cpu\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\"" {  } { { "led_nios/synthesis/led_nios.v" "cpu" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_test_bench led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_test_bench:the_led_nios_cpu_test_bench " "Elaborating entity \"led_nios_cpu_test_bench\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_test_bench:the_led_nios_cpu_test_bench\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_test_bench" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_register_bank_a_module led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a " "Elaborating entity \"led_nios_cpu_register_bank_a_module\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "led_nios_cpu_register_bank_a" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433518787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_nios_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"led_nios_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518788 ""}  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595433518788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8g1 " "Found entity 1: altsyncram_e8g1" {  } { { "db/altsyncram_e8g1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_e8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433518954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433518954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8g1 led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e8g1:auto_generated " "Elaborating entity \"altsyncram_e8g1\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_a_module:led_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433518960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_register_bank_b_module led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b " "Elaborating entity \"led_nios_cpu_register_bank_b_module\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "led_nios_cpu_register_bank_b" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_nios_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"led_nios_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519131 ""}  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595433519131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f8g1 " "Found entity 1: altsyncram_f8g1" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_f8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433519276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433519276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f8g1 led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f8g1:auto_generated " "Elaborating entity \"altsyncram_f8g1\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_register_bank_b_module:led_nios_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_f8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci " "Elaborating entity \"led_nios_cpu_nios2_oci\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_debug led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_debug:the_led_nios_cpu_nios2_oci_debug " "Elaborating entity \"led_nios_cpu_nios2_oci_debug\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_debug:the_led_nios_cpu_nios2_oci_debug\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_debug" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_debug:the_led_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_debug:the_led_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_debug:the_led_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_debug:the_led_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433519449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_debug:the_led_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_debug:the_led_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519449 ""}  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595433519449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_ocimem led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem " "Elaborating entity \"led_nios_cpu_nios2_ocimem\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_ocimem" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_ociram_sp_ram_module led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram " "Elaborating entity \"led_nios_cpu_ociram_sp_ram_module\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "led_nios_cpu_ociram_sp_ram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433519481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_nios_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"led_nios_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519482 ""}  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595433519482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_il71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_il71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_il71 " "Found entity 1: altsyncram_il71" {  } { { "db/altsyncram_il71.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_il71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433519614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433519614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_il71 led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_il71:auto_generated " "Elaborating entity \"altsyncram_il71\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_ocimem:the_led_nios_cpu_nios2_ocimem\|led_nios_cpu_ociram_sp_ram_module:led_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_il71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_avalon_reg led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_avalon_reg:the_led_nios_cpu_nios2_avalon_reg " "Elaborating entity \"led_nios_cpu_nios2_avalon_reg\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_avalon_reg:the_led_nios_cpu_nios2_avalon_reg\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_avalon_reg" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_break led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_break:the_led_nios_cpu_nios2_oci_break " "Elaborating entity \"led_nios_cpu_nios2_oci_break\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_break:the_led_nios_cpu_nios2_oci_break\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_break" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_xbrk led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_xbrk:the_led_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"led_nios_cpu_nios2_oci_xbrk\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_xbrk:the_led_nios_cpu_nios2_oci_xbrk\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_xbrk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_dbrk led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_dbrk:the_led_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"led_nios_cpu_nios2_oci_dbrk\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_dbrk:the_led_nios_cpu_nios2_oci_dbrk\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_dbrk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_itrace led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_itrace:the_led_nios_cpu_nios2_oci_itrace " "Elaborating entity \"led_nios_cpu_nios2_oci_itrace\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_itrace:the_led_nios_cpu_nios2_oci_itrace\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_itrace" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_dtrace led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_dtrace:the_led_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"led_nios_cpu_nios2_oci_dtrace\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_dtrace:the_led_nios_cpu_nios2_oci_dtrace\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_dtrace" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_td_mode led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_dtrace:the_led_nios_cpu_nios2_oci_dtrace\|led_nios_cpu_nios2_oci_td_mode:led_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"led_nios_cpu_nios2_oci_td_mode\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_dtrace:the_led_nios_cpu_nios2_oci_dtrace\|led_nios_cpu_nios2_oci_td_mode:led_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "led_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_fifo led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo " "Elaborating entity \"led_nios_cpu_nios2_oci_fifo\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_fifo" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_compute_tm_count led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\|led_nios_cpu_nios2_oci_compute_tm_count:led_nios_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"led_nios_cpu_nios2_oci_compute_tm_count\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\|led_nios_cpu_nios2_oci_compute_tm_count:led_nios_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "led_nios_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_fifowp_inc led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\|led_nios_cpu_nios2_oci_fifowp_inc:led_nios_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"led_nios_cpu_nios2_oci_fifowp_inc\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\|led_nios_cpu_nios2_oci_fifowp_inc:led_nios_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "led_nios_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_fifocount_inc led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\|led_nios_cpu_nios2_oci_fifocount_inc:led_nios_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"led_nios_cpu_nios2_oci_fifocount_inc\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\|led_nios_cpu_nios2_oci_fifocount_inc:led_nios_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "led_nios_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_oci_test_bench led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\|led_nios_cpu_oci_test_bench:the_led_nios_cpu_oci_test_bench " "Elaborating entity \"led_nios_cpu_oci_test_bench\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_fifo:the_led_nios_cpu_nios2_oci_fifo\|led_nios_cpu_oci_test_bench:the_led_nios_cpu_oci_test_bench\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_oci_test_bench" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_pib led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_pib:the_led_nios_cpu_nios2_oci_pib " "Elaborating entity \"led_nios_cpu_nios2_oci_pib\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_pib:the_led_nios_cpu_nios2_oci_pib\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_pib" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_nios2_oci_im led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_im:the_led_nios_cpu_nios2_oci_im " "Elaborating entity \"led_nios_cpu_nios2_oci_im\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_nios2_oci_im:the_led_nios_cpu_nios2_oci_im\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_nios2_oci_im" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_jtag_debug_module_wrapper led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper " "Elaborating entity \"led_nios_cpu_jtag_debug_module_wrapper\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu.v" "the_led_nios_cpu_jtag_debug_module_wrapper" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_jtag_debug_module_tck led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|led_nios_cpu_jtag_debug_module_tck:the_led_nios_cpu_jtag_debug_module_tck " "Elaborating entity \"led_nios_cpu_jtag_debug_module_tck\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|led_nios_cpu_jtag_debug_module_tck:the_led_nios_cpu_jtag_debug_module_tck\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" "the_led_nios_cpu_jtag_debug_module_tck" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cpu_jtag_debug_module_sysclk led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|led_nios_cpu_jtag_debug_module_sysclk:the_led_nios_cpu_jtag_debug_module_sysclk " "Elaborating entity \"led_nios_cpu_jtag_debug_module_sysclk\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|led_nios_cpu_jtag_debug_module_sysclk:the_led_nios_cpu_jtag_debug_module_sysclk\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" "the_led_nios_cpu_jtag_debug_module_sysclk" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" "led_nios_cpu_jtag_debug_module_phy" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy\"" {  } { { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433519944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy " "Instantiated megafunction \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519945 ""}  } { { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595433519945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"led_nios:cpu_unit\|led_nios_cpu:cpu\|led_nios_cpu_nios2_oci:the_led_nios_cpu_nios2_oci\|led_nios_cpu_jtag_debug_module_wrapper:the_led_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_nios_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_sysid led_nios:cpu_unit\|led_nios_sysid:sysid " "Elaborating entity \"led_nios_sysid\" for hierarchy \"led_nios:cpu_unit\|led_nios_sysid:sysid\"" {  } { { "led_nios/synthesis/led_nios.v" "sysid" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_jtag_uart led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart " "Elaborating entity \"led_nios_jtag_uart\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\"" {  } { { "led_nios/synthesis/led_nios.v" "jtag_uart" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_jtag_uart_scfifo_w led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w " "Elaborating entity \"led_nios_jtag_uart_scfifo_w\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\"" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "the_led_nios_jtag_uart_scfifo_w" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433519976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "wfifo" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520090 ""}  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595433520090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433520208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433520208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433520242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433520242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433520271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433520271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433520400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433520400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433520534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433520534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433520667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433520667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433520803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433520803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_w:the_led_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_jtag_uart_scfifo_r led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_r:the_led_nios_jtag_uart_scfifo_r " "Elaborating entity \"led_nios_jtag_uart_scfifo_r\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|led_nios_jtag_uart_scfifo_r:the_led_nios_jtag_uart_scfifo_r\"" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "the_led_nios_jtag_uart_scfifo_r" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433520823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "led_nios_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433521064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"led_nios:cpu_unit\|led_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521064 ""}  } { { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595433521064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_onchip_mem led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem " "Elaborating entity \"led_nios_onchip_mem\" for hierarchy \"led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\"" {  } { { "led_nios/synthesis/led_nios.v" "onchip_mem" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "led_nios/synthesis/submodules/led_nios_onchip_mem.v" "the_altsyncram" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "led_nios/synthesis/submodules/led_nios_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_nios_onchip_mem.hex " "Parameter \"init_file\" = \"led_nios_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521093 ""}  } { { "led_nios/synthesis/submodules/led_nios_onchip_mem.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595433521093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkc1 " "Found entity 1: altsyncram_hkc1" {  } { { "db/altsyncram_hkc1.tdf" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/db/altsyncram_hkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595433521226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595433521226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkc1 led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_hkc1:auto_generated " "Elaborating entity \"altsyncram_hkc1\" for hierarchy \"led_nios:cpu_unit\|led_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_hkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_LED led_nios:cpu_unit\|led_nios_LED:led " "Elaborating entity \"led_nios_LED\" for hierarchy \"led_nios:cpu_unit\|led_nios_LED:led\"" {  } { { "led_nios/synthesis/led_nios.v" "led" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator led_nios:cpu_unit\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "led_nios/synthesis/led_nios.v" "cpu_instruction_master_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator led_nios:cpu_unit\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "led_nios/synthesis/led_nios.v" "cpu_data_master_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_nios:cpu_unit\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "led_nios/synthesis/led_nios.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_nios:cpu_unit\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "led_nios/synthesis/led_nios.v" "onchip_mem_s1_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_nios:cpu_unit\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "led_nios/synthesis/led_nios.v" "led_s1_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_nios:cpu_unit\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "led_nios/synthesis/led_nios.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_nios:cpu_unit\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "led_nios/synthesis/led_nios.v" "sysid_control_slave_translator" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent led_nios:cpu_unit\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "led_nios/synthesis/led_nios.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent led_nios:cpu_unit\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "led_nios/synthesis/led_nios.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent led_nios:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "led_nios/synthesis/led_nios.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor led_nios:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"led_nios:cpu_unit\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "led_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo led_nios:cpu_unit\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"led_nios:cpu_unit\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "led_nios/synthesis/led_nios.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_addr_router led_nios:cpu_unit\|led_nios_addr_router:addr_router " "Elaborating entity \"led_nios_addr_router\" for hierarchy \"led_nios:cpu_unit\|led_nios_addr_router:addr_router\"" {  } { { "led_nios/synthesis/led_nios.v" "addr_router" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_addr_router_default_decode led_nios:cpu_unit\|led_nios_addr_router:addr_router\|led_nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"led_nios_addr_router_default_decode\" for hierarchy \"led_nios:cpu_unit\|led_nios_addr_router:addr_router\|led_nios_addr_router_default_decode:the_default_decode\"" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_addr_router_001 led_nios:cpu_unit\|led_nios_addr_router_001:addr_router_001 " "Elaborating entity \"led_nios_addr_router_001\" for hierarchy \"led_nios:cpu_unit\|led_nios_addr_router_001:addr_router_001\"" {  } { { "led_nios/synthesis/led_nios.v" "addr_router_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_addr_router_001_default_decode led_nios:cpu_unit\|led_nios_addr_router_001:addr_router_001\|led_nios_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"led_nios_addr_router_001_default_decode\" for hierarchy \"led_nios:cpu_unit\|led_nios_addr_router_001:addr_router_001\|led_nios_addr_router_001_default_decode:the_default_decode\"" {  } { { "led_nios/synthesis/submodules/led_nios_addr_router_001.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_id_router led_nios:cpu_unit\|led_nios_id_router:id_router " "Elaborating entity \"led_nios_id_router\" for hierarchy \"led_nios:cpu_unit\|led_nios_id_router:id_router\"" {  } { { "led_nios/synthesis/led_nios.v" "id_router" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_id_router_default_decode led_nios:cpu_unit\|led_nios_id_router:id_router\|led_nios_id_router_default_decode:the_default_decode " "Elaborating entity \"led_nios_id_router_default_decode\" for hierarchy \"led_nios:cpu_unit\|led_nios_id_router:id_router\|led_nios_id_router_default_decode:the_default_decode\"" {  } { { "led_nios/synthesis/submodules/led_nios_id_router.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_id_router_002 led_nios:cpu_unit\|led_nios_id_router_002:id_router_002 " "Elaborating entity \"led_nios_id_router_002\" for hierarchy \"led_nios:cpu_unit\|led_nios_id_router_002:id_router_002\"" {  } { { "led_nios/synthesis/led_nios.v" "id_router_002" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_id_router_002_default_decode led_nios:cpu_unit\|led_nios_id_router_002:id_router_002\|led_nios_id_router_002_default_decode:the_default_decode " "Elaborating entity \"led_nios_id_router_002_default_decode\" for hierarchy \"led_nios:cpu_unit\|led_nios_id_router_002:id_router_002\|led_nios_id_router_002_default_decode:the_default_decode\"" {  } { { "led_nios/synthesis/submodules/led_nios_id_router_002.sv" "the_default_decode" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller led_nios:cpu_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"led_nios:cpu_unit\|altera_reset_controller:rst_controller\"" {  } { { "led_nios/synthesis/led_nios.v" "rst_controller" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer led_nios:cpu_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"led_nios:cpu_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "led_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cmd_xbar_demux led_nios:cpu_unit\|led_nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"led_nios_cmd_xbar_demux\" for hierarchy \"led_nios:cpu_unit\|led_nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "led_nios/synthesis/led_nios.v" "cmd_xbar_demux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cmd_xbar_demux_001 led_nios:cpu_unit\|led_nios_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"led_nios_cmd_xbar_demux_001\" for hierarchy \"led_nios:cpu_unit\|led_nios_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "led_nios/synthesis/led_nios.v" "cmd_xbar_demux_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_cmd_xbar_mux led_nios:cpu_unit\|led_nios_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"led_nios_cmd_xbar_mux\" for hierarchy \"led_nios:cpu_unit\|led_nios_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "led_nios/synthesis/led_nios.v" "cmd_xbar_mux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator led_nios:cpu_unit\|led_nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"led_nios:cpu_unit\|led_nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "led_nios/synthesis/submodules/led_nios_cmd_xbar_mux.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder led_nios:cpu_unit\|led_nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"led_nios:cpu_unit\|led_nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_rsp_xbar_demux_002 led_nios:cpu_unit\|led_nios_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"led_nios_rsp_xbar_demux_002\" for hierarchy \"led_nios:cpu_unit\|led_nios_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "led_nios/synthesis/led_nios.v" "rsp_xbar_demux_002" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_rsp_xbar_mux led_nios:cpu_unit\|led_nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"led_nios_rsp_xbar_mux\" for hierarchy \"led_nios:cpu_unit\|led_nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "led_nios/synthesis/led_nios.v" "rsp_xbar_mux" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator led_nios:cpu_unit\|led_nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"led_nios:cpu_unit\|led_nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "led_nios/synthesis/submodules/led_nios_rsp_xbar_mux.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_rsp_xbar_mux_001 led_nios:cpu_unit\|led_nios_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"led_nios_rsp_xbar_mux_001\" for hierarchy \"led_nios:cpu_unit\|led_nios_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "led_nios/synthesis/led_nios.v" "rsp_xbar_mux_001" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator led_nios:cpu_unit\|led_nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"led_nios:cpu_unit\|led_nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "led_nios/synthesis/submodules/led_nios_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder led_nios:cpu_unit\|led_nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"led_nios:cpu_unit\|led_nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_nios_irq_mapper led_nios:cpu_unit\|led_nios_irq_mapper:irq_mapper " "Elaborating entity \"led_nios_irq_mapper\" for hierarchy \"led_nios:cpu_unit\|led_nios_irq_mapper:irq_mapper\"" {  } { { "led_nios/synthesis/led_nios.v" "irq_mapper" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.v" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595433521802 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1595433529767 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "led_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 3167 -1 0 } } { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 4133 -1 0 } } { "led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "led_nios/synthesis/submodules/led_nios_cpu.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_cpu.v" 3740 -1 0 } } { "led_nios/synthesis/submodules/led_nios_jtag_uart.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/led_nios_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "led_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1595433530117 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1595433530118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433532079 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1595433533919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/output_files/V21_NIOS_BLINK.map.smsg " "Generated suppressed messages file C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/output_files/V21_NIOS_BLINK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1595433534601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595433535939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595433535939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1892 " "Implemented 1892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595433536640 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595433536640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1738 " "Implemented 1738 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595433536640 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1595433536640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595433536640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595433536763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 11:58:56 2020 " "Processing ended: Wed Jul 22 11:58:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595433536763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595433536763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595433536763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595433536763 ""}
