ARM GAS  /tmp/ccFQsSke.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccFQsSke.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f4xx_hal_msp.c ****                                         /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 71 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccFQsSke.s 			page 3


  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 71 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 71 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 72 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 72 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 72 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 72 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 72 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 79 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_PWM_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_PWM_MspInit:
  92              	.LVL0:
  93              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccFQsSke.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 88 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		@ link register save eliminated.
  99              		.loc 1 88 1 is_stmt 0 view .LVU15
 100 0000 82B0     		sub	sp, sp, #8
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 8
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM4)
 103              		.loc 1 89 3 is_stmt 1 view .LVU16
 104              		.loc 1 89 14 is_stmt 0 view .LVU17
 105 0002 0368     		ldr	r3, [r0]
 106              		.loc 1 89 5 view .LVU18
 107 0004 104A     		ldr	r2, .L11
 108 0006 9342     		cmp	r3, r2
 109 0008 04D0     		beq	.L9
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c ****   }
 100:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM5)
 110              		.loc 1 100 8 is_stmt 1 view .LVU19
 111              		.loc 1 100 10 is_stmt 0 view .LVU20
 112 000a 104A     		ldr	r2, .L11+4
 113 000c 9342     		cmp	r3, r2
 114 000e 0ED0     		beq	.L10
 115              	.L5:
 101:Core/Src/stm32f4xx_hal_msp.c ****   {
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 105:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 107:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c ****   }
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c **** }
 116              		.loc 1 112 1 view .LVU21
 117 0010 02B0     		add	sp, sp, #8
 118              	.LCFI3:
 119              		.cfi_remember_state
ARM GAS  /tmp/ccFQsSke.s 			page 5


 120              		.cfi_def_cfa_offset 0
 121              		@ sp needed
 122 0012 7047     		bx	lr
 123              	.L9:
 124              	.LCFI4:
 125              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 126              		.loc 1 95 5 is_stmt 1 view .LVU22
 127              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 128              		.loc 1 95 5 view .LVU23
 129 0014 0023     		movs	r3, #0
 130 0016 0093     		str	r3, [sp]
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 131              		.loc 1 95 5 view .LVU24
 132 0018 0D4B     		ldr	r3, .L11+8
 133 001a 1A6C     		ldr	r2, [r3, #64]
 134 001c 42F00402 		orr	r2, r2, #4
 135 0020 1A64     		str	r2, [r3, #64]
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 136              		.loc 1 95 5 view .LVU25
 137 0022 1B6C     		ldr	r3, [r3, #64]
 138 0024 03F00403 		and	r3, r3, #4
 139 0028 0093     		str	r3, [sp]
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 140              		.loc 1 95 5 view .LVU26
 141 002a 009B     		ldr	r3, [sp]
 142              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 143              		.loc 1 95 5 view .LVU27
 144 002c F0E7     		b	.L5
 145              	.L10:
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 146              		.loc 1 106 5 view .LVU28
 147              	.LBB5:
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 148              		.loc 1 106 5 view .LVU29
 149 002e 0023     		movs	r3, #0
 150 0030 0193     		str	r3, [sp, #4]
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 151              		.loc 1 106 5 view .LVU30
 152 0032 074B     		ldr	r3, .L11+8
 153 0034 1A6C     		ldr	r2, [r3, #64]
 154 0036 42F00802 		orr	r2, r2, #8
 155 003a 1A64     		str	r2, [r3, #64]
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 156              		.loc 1 106 5 view .LVU31
 157 003c 1B6C     		ldr	r3, [r3, #64]
 158 003e 03F00803 		and	r3, r3, #8
 159 0042 0193     		str	r3, [sp, #4]
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 160              		.loc 1 106 5 view .LVU32
 161 0044 019B     		ldr	r3, [sp, #4]
 162              	.LBE5:
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 163              		.loc 1 106 5 view .LVU33
 164              		.loc 1 112 1 is_stmt 0 view .LVU34
ARM GAS  /tmp/ccFQsSke.s 			page 6


 165 0046 E3E7     		b	.L5
 166              	.L12:
 167              		.align	2
 168              	.L11:
 169 0048 00080040 		.word	1073743872
 170 004c 000C0040 		.word	1073744896
 171 0050 00380240 		.word	1073887232
 172              		.cfi_endproc
 173              	.LFE131:
 175              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 176              		.align	1
 177              		.global	HAL_TIM_Base_MspInit
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 182              	HAL_TIM_Base_MspInit:
 183              	.LVL1:
 184              	.LFB132:
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** /**
 115:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 116:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 117:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 118:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 119:Core/Src/stm32f4xx_hal_msp.c **** */
 120:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 121:Core/Src/stm32f4xx_hal_msp.c **** {
 185              		.loc 1 121 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 8
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 122:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM9)
 189              		.loc 1 122 3 view .LVU36
 190              		.loc 1 122 15 is_stmt 0 view .LVU37
 191 0000 0268     		ldr	r2, [r0]
 192              		.loc 1 122 5 view .LVU38
 193 0002 0E4B     		ldr	r3, .L20
 194 0004 9A42     		cmp	r2, r3
 195 0006 00D0     		beq	.L19
 196 0008 7047     		bx	lr
 197              	.L19:
 121:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM9)
 198              		.loc 1 121 1 view .LVU39
 199 000a 00B5     		push	{lr}
 200              	.LCFI5:
 201              		.cfi_def_cfa_offset 4
 202              		.cfi_offset 14, -4
 203 000c 83B0     		sub	sp, sp, #12
 204              	.LCFI6:
 205              		.cfi_def_cfa_offset 16
 123:Core/Src/stm32f4xx_hal_msp.c ****   {
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM9_MspInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 128:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 206              		.loc 1 128 5 is_stmt 1 view .LVU40
ARM GAS  /tmp/ccFQsSke.s 			page 7


 207              	.LBB6:
 208              		.loc 1 128 5 view .LVU41
 209 000e 0021     		movs	r1, #0
 210 0010 0191     		str	r1, [sp, #4]
 211              		.loc 1 128 5 view .LVU42
 212 0012 03F57843 		add	r3, r3, #63488
 213 0016 5A6C     		ldr	r2, [r3, #68]
 214 0018 42F48032 		orr	r2, r2, #65536
 215 001c 5A64     		str	r2, [r3, #68]
 216              		.loc 1 128 5 view .LVU43
 217 001e 5B6C     		ldr	r3, [r3, #68]
 218 0020 03F48033 		and	r3, r3, #65536
 219 0024 0193     		str	r3, [sp, #4]
 220              		.loc 1 128 5 view .LVU44
 221 0026 019B     		ldr	r3, [sp, #4]
 222              	.LBE6:
 223              		.loc 1 128 5 view .LVU45
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM9 interrupt Init */
 130:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 224              		.loc 1 130 5 view .LVU46
 225 0028 0A46     		mov	r2, r1
 226 002a 1820     		movs	r0, #24
 227              	.LVL2:
 228              		.loc 1 130 5 is_stmt 0 view .LVU47
 229 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 230              	.LVL3:
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 231              		.loc 1 131 5 is_stmt 1 view .LVU48
 232 0030 1820     		movs	r0, #24
 233 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 234              	.LVL4:
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM9_MspInit 1 */
 135:Core/Src/stm32f4xx_hal_msp.c ****   }
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c **** }
 235              		.loc 1 137 1 is_stmt 0 view .LVU49
 236 0036 03B0     		add	sp, sp, #12
 237              	.LCFI7:
 238              		.cfi_def_cfa_offset 4
 239              		@ sp needed
 240 0038 5DF804FB 		ldr	pc, [sp], #4
 241              	.L21:
 242              		.align	2
 243              	.L20:
 244 003c 00400140 		.word	1073823744
 245              		.cfi_endproc
 246              	.LFE132:
 248              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 249              		.align	1
 250              		.global	HAL_TIM_MspPostInit
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 255              	HAL_TIM_MspPostInit:
 256              	.LVL5:
ARM GAS  /tmp/ccFQsSke.s 			page 8


 257              	.LFB133:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 140:Core/Src/stm32f4xx_hal_msp.c **** {
 258              		.loc 1 140 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 32
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		.loc 1 140 1 is_stmt 0 view .LVU51
 263 0000 30B5     		push	{r4, r5, lr}
 264              	.LCFI8:
 265              		.cfi_def_cfa_offset 12
 266              		.cfi_offset 4, -12
 267              		.cfi_offset 5, -8
 268              		.cfi_offset 14, -4
 269 0002 89B0     		sub	sp, sp, #36
 270              	.LCFI9:
 271              		.cfi_def_cfa_offset 48
 141:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 272              		.loc 1 141 3 is_stmt 1 view .LVU52
 273              		.loc 1 141 20 is_stmt 0 view .LVU53
 274 0004 0023     		movs	r3, #0
 275 0006 0393     		str	r3, [sp, #12]
 276 0008 0493     		str	r3, [sp, #16]
 277 000a 0593     		str	r3, [sp, #20]
 278 000c 0693     		str	r3, [sp, #24]
 279 000e 0793     		str	r3, [sp, #28]
 142:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM4)
 280              		.loc 1 142 3 is_stmt 1 view .LVU54
 281              		.loc 1 142 10 is_stmt 0 view .LVU55
 282 0010 0368     		ldr	r3, [r0]
 283              		.loc 1 142 5 view .LVU56
 284 0012 254A     		ldr	r2, .L28
 285 0014 9342     		cmp	r3, r2
 286 0016 04D0     		beq	.L26
 143:Core/Src/stm32f4xx_hal_msp.c ****   {
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 149:Core/Src/stm32f4xx_hal_msp.c ****     PD15     ------> TIM4_CH4
 150:Core/Src/stm32f4xx_hal_msp.c ****     PD14     ------> TIM4_CH3
 151:Core/Src/stm32f4xx_hal_msp.c ****     PD13     ------> TIM4_CH2
 152:Core/Src/stm32f4xx_hal_msp.c ****     PD12     ------> TIM4_CH1
 153:Core/Src/stm32f4xx_hal_msp.c ****     */
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_12;
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 159:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/ccFQsSke.s 			page 9


 165:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM5)
 287              		.loc 1 165 8 is_stmt 1 view .LVU57
 288              		.loc 1 165 10 is_stmt 0 view .LVU58
 289 0018 244A     		ldr	r2, .L28+4
 290 001a 9342     		cmp	r3, r2
 291 001c 18D0     		beq	.L27
 292              	.LVL6:
 293              	.L22:
 166:Core/Src/stm32f4xx_hal_msp.c ****   {
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 172:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 174:Core/Src/stm32f4xx_hal_msp.c ****     PI0     ------> TIM5_CH4
 175:Core/Src/stm32f4xx_hal_msp.c ****     PH12     ------> TIM5_CH3
 176:Core/Src/stm32f4xx_hal_msp.c ****     PH11     ------> TIM5_CH2
 177:Core/Src/stm32f4xx_hal_msp.c ****     PH10     ------> TIM5_CH1
 178:Core/Src/stm32f4xx_hal_msp.c ****     */
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c ****   }
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c **** }
 294              		.loc 1 198 1 view .LVU59
 295 001e 09B0     		add	sp, sp, #36
 296              	.LCFI10:
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 12
 299              		@ sp needed
 300 0020 30BD     		pop	{r4, r5, pc}
 301              	.LVL7:
 302              	.L26:
 303              	.LCFI11:
 304              		.cfi_restore_state
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 305              		.loc 1 147 5 is_stmt 1 view .LVU60
 306              	.LBB7:
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 307              		.loc 1 147 5 view .LVU61
ARM GAS  /tmp/ccFQsSke.s 			page 10


 308 0022 0023     		movs	r3, #0
 309 0024 0093     		str	r3, [sp]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 310              		.loc 1 147 5 view .LVU62
 311 0026 224B     		ldr	r3, .L28+8
 312 0028 1A6B     		ldr	r2, [r3, #48]
 313 002a 42F00802 		orr	r2, r2, #8
 314 002e 1A63     		str	r2, [r3, #48]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 315              		.loc 1 147 5 view .LVU63
 316 0030 1B6B     		ldr	r3, [r3, #48]
 317 0032 03F00803 		and	r3, r3, #8
 318 0036 0093     		str	r3, [sp]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 319              		.loc 1 147 5 view .LVU64
 320 0038 009B     		ldr	r3, [sp]
 321              	.LBE7:
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 322              		.loc 1 147 5 view .LVU65
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 323              		.loc 1 154 5 view .LVU66
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 324              		.loc 1 154 25 is_stmt 0 view .LVU67
 325 003a 4FF47043 		mov	r3, #61440
 326 003e 0393     		str	r3, [sp, #12]
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 155 5 is_stmt 1 view .LVU68
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 328              		.loc 1 155 26 is_stmt 0 view .LVU69
 329 0040 0223     		movs	r3, #2
 330 0042 0493     		str	r3, [sp, #16]
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331              		.loc 1 156 5 is_stmt 1 view .LVU70
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 332              		.loc 1 157 5 view .LVU71
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 333              		.loc 1 158 5 view .LVU72
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 334              		.loc 1 158 31 is_stmt 0 view .LVU73
 335 0044 0793     		str	r3, [sp, #28]
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 336              		.loc 1 159 5 is_stmt 1 view .LVU74
 337 0046 03A9     		add	r1, sp, #12
 338 0048 1A48     		ldr	r0, .L28+12
 339              	.LVL8:
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 340              		.loc 1 159 5 is_stmt 0 view .LVU75
 341 004a FFF7FEFF 		bl	HAL_GPIO_Init
 342              	.LVL9:
 343 004e E6E7     		b	.L22
 344              	.LVL10:
 345              	.L27:
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 346              		.loc 1 171 5 is_stmt 1 view .LVU76
 347              	.LBB8:
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 348              		.loc 1 171 5 view .LVU77
ARM GAS  /tmp/ccFQsSke.s 			page 11


 349 0050 0025     		movs	r5, #0
 350 0052 0195     		str	r5, [sp, #4]
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 351              		.loc 1 171 5 view .LVU78
 352 0054 164B     		ldr	r3, .L28+8
 353 0056 1A6B     		ldr	r2, [r3, #48]
 354 0058 42F48072 		orr	r2, r2, #256
 355 005c 1A63     		str	r2, [r3, #48]
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 356              		.loc 1 171 5 view .LVU79
 357 005e 1A6B     		ldr	r2, [r3, #48]
 358 0060 02F48072 		and	r2, r2, #256
 359 0064 0192     		str	r2, [sp, #4]
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 360              		.loc 1 171 5 view .LVU80
 361 0066 019A     		ldr	r2, [sp, #4]
 362              	.LBE8:
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 363              		.loc 1 171 5 view .LVU81
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 364              		.loc 1 172 5 view .LVU82
 365              	.LBB9:
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 366              		.loc 1 172 5 view .LVU83
 367 0068 0295     		str	r5, [sp, #8]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 368              		.loc 1 172 5 view .LVU84
 369 006a 1A6B     		ldr	r2, [r3, #48]
 370 006c 42F08002 		orr	r2, r2, #128
 371 0070 1A63     		str	r2, [r3, #48]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 372              		.loc 1 172 5 view .LVU85
 373 0072 1B6B     		ldr	r3, [r3, #48]
 374 0074 03F08003 		and	r3, r3, #128
 375 0078 0293     		str	r3, [sp, #8]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 376              		.loc 1 172 5 view .LVU86
 377 007a 029B     		ldr	r3, [sp, #8]
 378              	.LBE9:
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 379              		.loc 1 172 5 view .LVU87
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 380              		.loc 1 179 5 view .LVU88
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 381              		.loc 1 179 25 is_stmt 0 view .LVU89
 382 007c 0123     		movs	r3, #1
 383 007e 0393     		str	r3, [sp, #12]
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 180 5 is_stmt 1 view .LVU90
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 385              		.loc 1 180 26 is_stmt 0 view .LVU91
 386 0080 0224     		movs	r4, #2
 387 0082 0494     		str	r4, [sp, #16]
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 388              		.loc 1 181 5 is_stmt 1 view .LVU92
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 389              		.loc 1 182 5 view .LVU93
ARM GAS  /tmp/ccFQsSke.s 			page 12


 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 390              		.loc 1 183 5 view .LVU94
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 391              		.loc 1 183 31 is_stmt 0 view .LVU95
 392 0084 0794     		str	r4, [sp, #28]
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 393              		.loc 1 184 5 is_stmt 1 view .LVU96
 394 0086 03A9     		add	r1, sp, #12
 395 0088 0B48     		ldr	r0, .L28+16
 396              	.LVL11:
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 397              		.loc 1 184 5 is_stmt 0 view .LVU97
 398 008a FFF7FEFF 		bl	HAL_GPIO_Init
 399              	.LVL12:
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 400              		.loc 1 186 5 is_stmt 1 view .LVU98
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 401              		.loc 1 186 25 is_stmt 0 view .LVU99
 402 008e 4FF4E053 		mov	r3, #7168
 403 0092 0393     		str	r3, [sp, #12]
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 404              		.loc 1 187 5 is_stmt 1 view .LVU100
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 405              		.loc 1 187 26 is_stmt 0 view .LVU101
 406 0094 0494     		str	r4, [sp, #16]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 407              		.loc 1 188 5 is_stmt 1 view .LVU102
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 408              		.loc 1 188 26 is_stmt 0 view .LVU103
 409 0096 0595     		str	r5, [sp, #20]
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 410              		.loc 1 189 5 is_stmt 1 view .LVU104
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 411              		.loc 1 189 27 is_stmt 0 view .LVU105
 412 0098 0695     		str	r5, [sp, #24]
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 413              		.loc 1 190 5 is_stmt 1 view .LVU106
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 414              		.loc 1 190 31 is_stmt 0 view .LVU107
 415 009a 0794     		str	r4, [sp, #28]
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 416              		.loc 1 191 5 is_stmt 1 view .LVU108
 417 009c 03A9     		add	r1, sp, #12
 418 009e 0748     		ldr	r0, .L28+20
 419 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 420              	.LVL13:
 421              		.loc 1 198 1 is_stmt 0 view .LVU109
 422 00a4 BBE7     		b	.L22
 423              	.L29:
 424 00a6 00BF     		.align	2
 425              	.L28:
 426 00a8 00080040 		.word	1073743872
 427 00ac 000C0040 		.word	1073744896
 428 00b0 00380240 		.word	1073887232
 429 00b4 000C0240 		.word	1073875968
 430 00b8 00200240 		.word	1073881088
 431 00bc 001C0240 		.word	1073880064
ARM GAS  /tmp/ccFQsSke.s 			page 13


 432              		.cfi_endproc
 433              	.LFE133:
 435              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 436              		.align	1
 437              		.global	HAL_TIM_PWM_MspDeInit
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	HAL_TIM_PWM_MspDeInit:
 443              	.LVL14:
 444              	.LFB134:
 199:Core/Src/stm32f4xx_hal_msp.c **** /**
 200:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 201:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 202:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 203:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 204:Core/Src/stm32f4xx_hal_msp.c **** */
 205:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 206:Core/Src/stm32f4xx_hal_msp.c **** {
 445              		.loc 1 206 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 207:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM4)
 450              		.loc 1 207 3 view .LVU111
 451              		.loc 1 207 14 is_stmt 0 view .LVU112
 452 0000 0368     		ldr	r3, [r0]
 453              		.loc 1 207 5 view .LVU113
 454 0002 0A4A     		ldr	r2, .L35
 455 0004 9342     		cmp	r3, r2
 456 0006 03D0     		beq	.L33
 208:Core/Src/stm32f4xx_hal_msp.c ****   {
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 212:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 213:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c ****   }
 218:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM5)
 457              		.loc 1 218 8 is_stmt 1 view .LVU114
 458              		.loc 1 218 10 is_stmt 0 view .LVU115
 459 0008 094A     		ldr	r2, .L35+4
 460 000a 9342     		cmp	r3, r2
 461 000c 07D0     		beq	.L34
 462              	.L30:
 219:Core/Src/stm32f4xx_hal_msp.c ****   {
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 223:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 224:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 225:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 226:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccFQsSke.s 			page 14


 227:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 228:Core/Src/stm32f4xx_hal_msp.c ****   }
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c **** }
 463              		.loc 1 230 1 view .LVU116
 464 000e 7047     		bx	lr
 465              	.L33:
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 466              		.loc 1 213 5 is_stmt 1 view .LVU117
 467 0010 02F50C32 		add	r2, r2, #143360
 468 0014 136C     		ldr	r3, [r2, #64]
 469 0016 23F00403 		bic	r3, r3, #4
 470 001a 1364     		str	r3, [r2, #64]
 471 001c 7047     		bx	lr
 472              	.L34:
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 473              		.loc 1 224 5 view .LVU118
 474 001e 02F50B32 		add	r2, r2, #142336
 475 0022 136C     		ldr	r3, [r2, #64]
 476 0024 23F00803 		bic	r3, r3, #8
 477 0028 1364     		str	r3, [r2, #64]
 478              		.loc 1 230 1 is_stmt 0 view .LVU119
 479 002a F0E7     		b	.L30
 480              	.L36:
 481              		.align	2
 482              	.L35:
 483 002c 00080040 		.word	1073743872
 484 0030 000C0040 		.word	1073744896
 485              		.cfi_endproc
 486              	.LFE134:
 488              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_TIM_Base_MspDeInit
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	HAL_TIM_Base_MspDeInit:
 496              	.LVL15:
 497              	.LFB135:
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c **** /**
 233:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 234:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 235:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 236:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 237:Core/Src/stm32f4xx_hal_msp.c **** */
 238:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 239:Core/Src/stm32f4xx_hal_msp.c **** {
 498              		.loc 1 239 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		.loc 1 239 1 is_stmt 0 view .LVU121
 503 0000 08B5     		push	{r3, lr}
 504              	.LCFI12:
 505              		.cfi_def_cfa_offset 8
 506              		.cfi_offset 3, -8
ARM GAS  /tmp/ccFQsSke.s 			page 15


 507              		.cfi_offset 14, -4
 240:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM9)
 508              		.loc 1 240 3 is_stmt 1 view .LVU122
 509              		.loc 1 240 15 is_stmt 0 view .LVU123
 510 0002 0268     		ldr	r2, [r0]
 511              		.loc 1 240 5 view .LVU124
 512 0004 064B     		ldr	r3, .L41
 513 0006 9A42     		cmp	r2, r3
 514 0008 00D0     		beq	.L40
 515              	.LVL16:
 516              	.L37:
 241:Core/Src/stm32f4xx_hal_msp.c ****   {
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 0 */
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM9_MspDeInit 0 */
 245:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 246:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM9 interrupt DeInit */
 249:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_TIM9_IRQn);
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 252:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM9_MspDeInit 1 */
 253:Core/Src/stm32f4xx_hal_msp.c ****   }
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c **** }
 517              		.loc 1 255 1 view .LVU125
 518 000a 08BD     		pop	{r3, pc}
 519              	.LVL17:
 520              	.L40:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 521              		.loc 1 246 5 is_stmt 1 view .LVU126
 522 000c 054A     		ldr	r2, .L41+4
 523 000e 536C     		ldr	r3, [r2, #68]
 524 0010 23F48033 		bic	r3, r3, #65536
 525 0014 5364     		str	r3, [r2, #68]
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 526              		.loc 1 249 5 view .LVU127
 527 0016 1820     		movs	r0, #24
 528              	.LVL18:
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 529              		.loc 1 249 5 is_stmt 0 view .LVU128
 530 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 531              	.LVL19:
 532              		.loc 1 255 1 view .LVU129
 533 001c F5E7     		b	.L37
 534              	.L42:
 535 001e 00BF     		.align	2
 536              	.L41:
 537 0020 00400140 		.word	1073823744
 538 0024 00380240 		.word	1073887232
 539              		.cfi_endproc
 540              	.LFE135:
 542              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 543              		.align	1
 544              		.global	HAL_UART_MspInit
 545              		.syntax unified
ARM GAS  /tmp/ccFQsSke.s 			page 16


 546              		.thumb
 547              		.thumb_func
 549              	HAL_UART_MspInit:
 550              	.LVL20:
 551              	.LFB136:
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c **** /**
 258:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 259:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 260:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 261:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 262:Core/Src/stm32f4xx_hal_msp.c **** */
 263:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 264:Core/Src/stm32f4xx_hal_msp.c **** {
 552              		.loc 1 264 1 is_stmt 1 view -0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 32
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 556              		.loc 1 264 1 is_stmt 0 view .LVU131
 557 0000 10B5     		push	{r4, lr}
 558              	.LCFI13:
 559              		.cfi_def_cfa_offset 8
 560              		.cfi_offset 4, -8
 561              		.cfi_offset 14, -4
 562 0002 88B0     		sub	sp, sp, #32
 563              	.LCFI14:
 564              		.cfi_def_cfa_offset 40
 265:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 565              		.loc 1 265 3 is_stmt 1 view .LVU132
 566              		.loc 1 265 20 is_stmt 0 view .LVU133
 567 0004 0023     		movs	r3, #0
 568 0006 0393     		str	r3, [sp, #12]
 569 0008 0493     		str	r3, [sp, #16]
 570 000a 0593     		str	r3, [sp, #20]
 571 000c 0693     		str	r3, [sp, #24]
 572 000e 0793     		str	r3, [sp, #28]
 266:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART7)
 573              		.loc 1 266 3 is_stmt 1 view .LVU134
 574              		.loc 1 266 11 is_stmt 0 view .LVU135
 575 0010 0268     		ldr	r2, [r0]
 576              		.loc 1 266 5 view .LVU136
 577 0012 194B     		ldr	r3, .L47
 578 0014 9A42     		cmp	r2, r3
 579 0016 01D0     		beq	.L46
 580              	.LVL21:
 581              	.L43:
 267:Core/Src/stm32f4xx_hal_msp.c ****   {
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspInit 0 */
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART7_MspInit 0 */
 271:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 272:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART7_CLK_ENABLE();
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 275:Core/Src/stm32f4xx_hal_msp.c ****     /**UART7 GPIO Configuration
 276:Core/Src/stm32f4xx_hal_msp.c ****     PE8     ------> UART7_TX
 277:Core/Src/stm32f4xx_hal_msp.c ****     PE7     ------> UART7_RX
ARM GAS  /tmp/ccFQsSke.s 			page 17


 278:Core/Src/stm32f4xx_hal_msp.c ****     */
 279:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 282:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 283:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 284:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c ****     /* UART7 interrupt Init */
 287:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 288:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART7_IRQn);
 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspInit 1 */
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART7_MspInit 1 */
 292:Core/Src/stm32f4xx_hal_msp.c ****   }
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c **** }
 582              		.loc 1 294 1 view .LVU137
 583 0018 08B0     		add	sp, sp, #32
 584              	.LCFI15:
 585              		.cfi_remember_state
 586              		.cfi_def_cfa_offset 8
 587              		@ sp needed
 588 001a 10BD     		pop	{r4, pc}
 589              	.LVL22:
 590              	.L46:
 591              	.LCFI16:
 592              		.cfi_restore_state
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 593              		.loc 1 272 5 is_stmt 1 view .LVU138
 594              	.LBB10:
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 595              		.loc 1 272 5 view .LVU139
 596 001c 0024     		movs	r4, #0
 597 001e 0194     		str	r4, [sp, #4]
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 598              		.loc 1 272 5 view .LVU140
 599 0020 03F5E033 		add	r3, r3, #114688
 600 0024 1A6C     		ldr	r2, [r3, #64]
 601 0026 42F08042 		orr	r2, r2, #1073741824
 602 002a 1A64     		str	r2, [r3, #64]
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 603              		.loc 1 272 5 view .LVU141
 604 002c 1A6C     		ldr	r2, [r3, #64]
 605 002e 02F08042 		and	r2, r2, #1073741824
 606 0032 0192     		str	r2, [sp, #4]
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 607              		.loc 1 272 5 view .LVU142
 608 0034 019A     		ldr	r2, [sp, #4]
 609              	.LBE10:
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 610              		.loc 1 272 5 view .LVU143
 274:Core/Src/stm32f4xx_hal_msp.c ****     /**UART7 GPIO Configuration
 611              		.loc 1 274 5 view .LVU144
 612              	.LBB11:
 274:Core/Src/stm32f4xx_hal_msp.c ****     /**UART7 GPIO Configuration
 613              		.loc 1 274 5 view .LVU145
ARM GAS  /tmp/ccFQsSke.s 			page 18


 614 0036 0294     		str	r4, [sp, #8]
 274:Core/Src/stm32f4xx_hal_msp.c ****     /**UART7 GPIO Configuration
 615              		.loc 1 274 5 view .LVU146
 616 0038 1A6B     		ldr	r2, [r3, #48]
 617 003a 42F01002 		orr	r2, r2, #16
 618 003e 1A63     		str	r2, [r3, #48]
 274:Core/Src/stm32f4xx_hal_msp.c ****     /**UART7 GPIO Configuration
 619              		.loc 1 274 5 view .LVU147
 620 0040 1B6B     		ldr	r3, [r3, #48]
 621 0042 03F01003 		and	r3, r3, #16
 622 0046 0293     		str	r3, [sp, #8]
 274:Core/Src/stm32f4xx_hal_msp.c ****     /**UART7 GPIO Configuration
 623              		.loc 1 274 5 view .LVU148
 624 0048 029B     		ldr	r3, [sp, #8]
 625              	.LBE11:
 274:Core/Src/stm32f4xx_hal_msp.c ****     /**UART7 GPIO Configuration
 626              		.loc 1 274 5 view .LVU149
 279:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 627              		.loc 1 279 5 view .LVU150
 279:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 628              		.loc 1 279 25 is_stmt 0 view .LVU151
 629 004a 4FF4C073 		mov	r3, #384
 630 004e 0393     		str	r3, [sp, #12]
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 631              		.loc 1 280 5 is_stmt 1 view .LVU152
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 632              		.loc 1 280 26 is_stmt 0 view .LVU153
 633 0050 0223     		movs	r3, #2
 634 0052 0493     		str	r3, [sp, #16]
 281:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 635              		.loc 1 281 5 is_stmt 1 view .LVU154
 282:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 636              		.loc 1 282 5 view .LVU155
 282:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 637              		.loc 1 282 27 is_stmt 0 view .LVU156
 638 0054 0323     		movs	r3, #3
 639 0056 0693     		str	r3, [sp, #24]
 283:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 640              		.loc 1 283 5 is_stmt 1 view .LVU157
 283:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 641              		.loc 1 283 31 is_stmt 0 view .LVU158
 642 0058 0823     		movs	r3, #8
 643 005a 0793     		str	r3, [sp, #28]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 644              		.loc 1 284 5 is_stmt 1 view .LVU159
 645 005c 03A9     		add	r1, sp, #12
 646 005e 0748     		ldr	r0, .L47+4
 647              	.LVL23:
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 648              		.loc 1 284 5 is_stmt 0 view .LVU160
 649 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 650              	.LVL24:
 287:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART7_IRQn);
 651              		.loc 1 287 5 is_stmt 1 view .LVU161
 652 0064 2246     		mov	r2, r4
 653 0066 2146     		mov	r1, r4
 654 0068 5220     		movs	r0, #82
ARM GAS  /tmp/ccFQsSke.s 			page 19


 655 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 656              	.LVL25:
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspInit 1 */
 657              		.loc 1 288 5 view .LVU162
 658 006e 5220     		movs	r0, #82
 659 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 660              	.LVL26:
 661              		.loc 1 294 1 is_stmt 0 view .LVU163
 662 0074 D0E7     		b	.L43
 663              	.L48:
 664 0076 00BF     		.align	2
 665              	.L47:
 666 0078 00780040 		.word	1073772544
 667 007c 00100240 		.word	1073876992
 668              		.cfi_endproc
 669              	.LFE136:
 671              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 672              		.align	1
 673              		.global	HAL_UART_MspDeInit
 674              		.syntax unified
 675              		.thumb
 676              		.thumb_func
 678              	HAL_UART_MspDeInit:
 679              	.LVL27:
 680              	.LFB137:
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c **** /**
 297:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 298:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 299:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 300:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 301:Core/Src/stm32f4xx_hal_msp.c **** */
 302:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 303:Core/Src/stm32f4xx_hal_msp.c **** {
 681              		.loc 1 303 1 is_stmt 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		.loc 1 303 1 is_stmt 0 view .LVU165
 686 0000 08B5     		push	{r3, lr}
 687              	.LCFI17:
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 3, -8
 690              		.cfi_offset 14, -4
 304:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART7)
 691              		.loc 1 304 3 is_stmt 1 view .LVU166
 692              		.loc 1 304 11 is_stmt 0 view .LVU167
 693 0002 0268     		ldr	r2, [r0]
 694              		.loc 1 304 5 view .LVU168
 695 0004 084B     		ldr	r3, .L53
 696 0006 9A42     		cmp	r2, r3
 697 0008 00D0     		beq	.L52
 698              	.LVL28:
 699              	.L49:
 305:Core/Src/stm32f4xx_hal_msp.c ****   {
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspDeInit 0 */
 307:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccFQsSke.s 			page 20


 308:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART7_MspDeInit 0 */
 309:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 310:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART7_CLK_DISABLE();
 311:Core/Src/stm32f4xx_hal_msp.c **** 
 312:Core/Src/stm32f4xx_hal_msp.c ****     /**UART7 GPIO Configuration
 313:Core/Src/stm32f4xx_hal_msp.c ****     PE8     ------> UART7_TX
 314:Core/Src/stm32f4xx_hal_msp.c ****     PE7     ------> UART7_RX
 315:Core/Src/stm32f4xx_hal_msp.c ****     */
 316:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_8|GPIO_PIN_7);
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****     /* UART7 interrupt DeInit */
 319:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(UART7_IRQn);
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspDeInit 1 */
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 322:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART7_MspDeInit 1 */
 323:Core/Src/stm32f4xx_hal_msp.c ****   }
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 325:Core/Src/stm32f4xx_hal_msp.c **** }
 700              		.loc 1 325 1 view .LVU169
 701 000a 08BD     		pop	{r3, pc}
 702              	.LVL29:
 703              	.L52:
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 704              		.loc 1 310 5 is_stmt 1 view .LVU170
 705 000c 074A     		ldr	r2, .L53+4
 706 000e 136C     		ldr	r3, [r2, #64]
 707 0010 23F08043 		bic	r3, r3, #1073741824
 708 0014 1364     		str	r3, [r2, #64]
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 709              		.loc 1 316 5 view .LVU171
 710 0016 4FF4C071 		mov	r1, #384
 711 001a 0548     		ldr	r0, .L53+8
 712              	.LVL30:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 713              		.loc 1 316 5 is_stmt 0 view .LVU172
 714 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 715              	.LVL31:
 319:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspDeInit 1 */
 716              		.loc 1 319 5 is_stmt 1 view .LVU173
 717 0020 5220     		movs	r0, #82
 718 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 719              	.LVL32:
 720              		.loc 1 325 1 is_stmt 0 view .LVU174
 721 0026 F0E7     		b	.L49
 722              	.L54:
 723              		.align	2
 724              	.L53:
 725 0028 00780040 		.word	1073772544
 726 002c 00380240 		.word	1073887232
 727 0030 00100240 		.word	1073876992
 728              		.cfi_endproc
 729              	.LFE137:
 731              		.text
 732              	.Letext0:
 733              		.file 2 "/home/ikemura/Robotics/Embedded/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/mach
 734              		.file 3 "/home/ikemura/Robotics/Embedded/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/
 735              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
ARM GAS  /tmp/ccFQsSke.s 			page 21


 736              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 737              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 738              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 739              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 740              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 741              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccFQsSke.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccFQsSke.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccFQsSke.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccFQsSke.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccFQsSke.s:85     .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccFQsSke.s:91     .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccFQsSke.s:169    .text.HAL_TIM_PWM_MspInit:0000000000000048 $d
     /tmp/ccFQsSke.s:176    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccFQsSke.s:182    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccFQsSke.s:244    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccFQsSke.s:249    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccFQsSke.s:255    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccFQsSke.s:426    .text.HAL_TIM_MspPostInit:00000000000000a8 $d
     /tmp/ccFQsSke.s:436    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccFQsSke.s:442    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccFQsSke.s:483    .text.HAL_TIM_PWM_MspDeInit:000000000000002c $d
     /tmp/ccFQsSke.s:489    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccFQsSke.s:495    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccFQsSke.s:537    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccFQsSke.s:543    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccFQsSke.s:549    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccFQsSke.s:666    .text.HAL_UART_MspInit:0000000000000078 $d
     /tmp/ccFQsSke.s:672    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccFQsSke.s:678    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccFQsSke.s:725    .text.HAL_UART_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
