Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Aug 16 01:32:34 2025
| Host         : DESKTOP-97OSCKL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  786         
SYNTH-10   Warning           Wide multiplier              9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (784)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1393)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (784)
--------------------------
 There are 784 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1393)
---------------------------------------------------
 There are 1393 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1409          inf        0.000                      0                 1409           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1409 Endpoints
Min Delay          1409 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.704ns  (logic 3.486ns (9.498%)  route 33.218ns (90.502%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          3.691    29.141    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.326    29.467 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128/O
                         net (fo=1, routed)           0.902    30.368    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42/O
                         net (fo=1, routed)           1.277    31.770    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.124    31.894 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16/O
                         net (fo=1, routed)           0.667    32.561    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.685 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6/O
                         net (fo=1, routed)           0.965    33.649    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.773 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_2/O
                         net (fo=2, routed)           1.614    35.387    u_top_vga/u_platform/vga_out\\.rgb_reg[4]_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    35.511 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_4/O
                         net (fo=12, routed)          1.069    36.580    u_top_vga/u_platform/vga_out\\.rgb[11]_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124    36.704 r  u_top_vga/u_platform/vga_out\\.rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    36.704    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[5]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.699ns  (logic 3.486ns (9.499%)  route 33.213ns (90.501%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          3.691    29.141    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.326    29.467 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128/O
                         net (fo=1, routed)           0.902    30.368    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42/O
                         net (fo=1, routed)           1.277    31.770    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.124    31.894 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16/O
                         net (fo=1, routed)           0.667    32.561    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.685 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6/O
                         net (fo=1, routed)           0.965    33.649    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.773 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_2/O
                         net (fo=2, routed)           1.614    35.387    u_top_vga/u_platform/vga_out\\.rgb_reg[4]_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    35.511 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_4/O
                         net (fo=12, routed)          1.063    36.575    u_top_vga/u_platform/vga_out\\.rgb[11]_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124    36.699 r  u_top_vga/u_platform/vga_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    36.699    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[6]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.666ns  (logic 3.486ns (9.507%)  route 33.180ns (90.493%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          2.645    28.094    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I2_O)        0.326    28.420 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_111/O
                         net (fo=1, routed)           0.738    29.158    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_111_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.282 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_40/O
                         net (fo=1, routed)           1.111    30.393    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_40_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    30.517 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_14/O
                         net (fo=1, routed)           1.379    31.896    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_14_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    32.020 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_6/O
                         net (fo=1, routed)           1.490    33.511    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_6_n_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.635 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_2/O
                         net (fo=2, routed)           1.743    35.378    u_top_vga/u_platform/vga_out\\.rgb_reg[5]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.124    35.502 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          1.040    36.542    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124    36.666 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    36.666    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[11]
    SLICE_X32Y30         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.511ns  (logic 3.486ns (9.548%)  route 33.025ns (90.452%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          3.691    29.141    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.326    29.467 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128/O
                         net (fo=1, routed)           0.902    30.368    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42/O
                         net (fo=1, routed)           1.277    31.770    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.124    31.894 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16/O
                         net (fo=1, routed)           0.667    32.561    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.685 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6/O
                         net (fo=1, routed)           0.965    33.649    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.773 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_2/O
                         net (fo=2, routed)           1.614    35.387    u_top_vga/u_platform/vga_out\\.rgb_reg[4]_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    35.511 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_4/O
                         net (fo=12, routed)          0.875    36.387    u_top_vga/u_platform/vga_out\\.rgb[11]_i_4_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124    36.511 r  u_top_vga/u_platform/vga_out\\.rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    36.511    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[8]
    SLICE_X33Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.506ns  (logic 3.486ns (9.549%)  route 33.020ns (90.451%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          3.691    29.141    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.326    29.467 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128/O
                         net (fo=1, routed)           0.902    30.368    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    30.492 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42/O
                         net (fo=1, routed)           1.277    31.770    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.124    31.894 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16/O
                         net (fo=1, routed)           0.667    32.561    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.685 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6/O
                         net (fo=1, routed)           0.965    33.649    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.773 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_2/O
                         net (fo=2, routed)           1.614    35.387    u_top_vga/u_platform/vga_out\\.rgb_reg[4]_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    35.511 f  u_top_vga/u_platform/vga_out\\.rgb[11]_i_4/O
                         net (fo=12, routed)          0.870    36.382    u_top_vga/u_platform/vga_out\\.rgb[11]_i_4_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.506 r  u_top_vga/u_platform/vga_out\\.rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    36.506    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[4]
    SLICE_X33Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.499ns  (logic 3.486ns (9.551%)  route 33.013ns (90.449%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          2.645    28.094    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I2_O)        0.326    28.420 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_111/O
                         net (fo=1, routed)           0.738    29.158    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_111_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.282 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_40/O
                         net (fo=1, routed)           1.111    30.393    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_40_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    30.517 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_14/O
                         net (fo=1, routed)           1.379    31.896    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_14_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    32.020 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_6/O
                         net (fo=1, routed)           1.490    33.511    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_6_n_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.635 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_2/O
                         net (fo=2, routed)           1.743    35.378    u_top_vga/u_platform/vga_out\\.rgb_reg[5]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.124    35.502 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          0.873    36.375    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.124    36.499 r  u_top_vga/u_platform/vga_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    36.499    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[3]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.451ns  (logic 3.486ns (9.563%)  route 32.965ns (90.437%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          2.645    28.094    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I2_O)        0.326    28.420 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_111/O
                         net (fo=1, routed)           0.738    29.158    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_111_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.282 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_40/O
                         net (fo=1, routed)           1.111    30.393    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_40_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124    30.517 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_14/O
                         net (fo=1, routed)           1.379    31.896    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_14_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    32.020 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_6/O
                         net (fo=1, routed)           1.490    33.511    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_6_n_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.635 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_2/O
                         net (fo=2, routed)           1.743    35.378    u_top_vga/u_platform/vga_out\\.rgb_reg[5]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.124    35.502 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0/O
                         net (fo=12, routed)          0.825    36.327    u_top_vga/u_platform/vga_out\\.rgb[11]_i_5__0_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124    36.451 r  u_top_vga/u_platform/vga_out\\.rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    36.451    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[10]
    SLICE_X32Y30         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.445ns  (logic 3.486ns (9.565%)  route 32.959ns (90.435%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          3.691    29.141    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.326    29.467 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128/O
                         net (fo=1, routed)           0.902    30.368    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    30.492 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42/O
                         net (fo=1, routed)           1.277    31.770    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.124    31.894 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16/O
                         net (fo=1, routed)           0.667    32.561    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.685 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6/O
                         net (fo=1, routed)           0.965    33.649    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.773 f  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_2/O
                         net (fo=2, routed)           1.614    35.387    u_top_vga/u_platform/vga_out\\.rgb_reg[4]_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    35.511 f  u_top_vga/u_platform/vga_out\\.rgb[11]_i_4/O
                         net (fo=12, routed)          0.810    36.321    u_top_vga/u_platform/vga_out\\.rgb[11]_i_4_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    36.445 r  u_top_vga/u_platform/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    36.445    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[7]
    SLICE_X32Y30         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.441ns  (logic 3.486ns (9.566%)  route 32.955ns (90.434%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          3.691    29.141    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.326    29.467 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128/O
                         net (fo=1, routed)           0.902    30.368    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42/O
                         net (fo=1, routed)           1.277    31.770    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.124    31.894 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16/O
                         net (fo=1, routed)           0.667    32.561    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.685 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6/O
                         net (fo=1, routed)           0.965    33.649    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.773 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_2/O
                         net (fo=2, routed)           1.614    35.387    u_top_vga/u_platform/vga_out\\.rgb_reg[4]_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    35.511 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_4/O
                         net (fo=12, routed)          0.805    36.317    u_top_vga/u_platform/vga_out\\.rgb[11]_i_4_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I2_O)        0.124    36.441 r  u_top_vga/u_platform/vga_out\\.rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    36.441    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[9]
    SLICE_X32Y30         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_vga/u_boss_draw/vga_out\\.rgb_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.346ns  (logic 3.486ns (9.591%)  route 32.860ns (90.409%))
  Logic Levels:           14  (CARRY4=3 FDPE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDPE                         0.000     0.000 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/C
    SLICE_X35Y15         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_top_vga/u_boss_draw/boss_y_pos_reg[0]/Q
                         net (fo=13, routed)          0.814     1.270    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_130[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.394 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_151/O
                         net (fo=1, routed)           0.000     1.394    u_top_vga/u_platform/vga_out\\.rgb[11]_i_151_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.821 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_48/O[1]
                         net (fo=8, routed)           0.911     2.733    u_top_vga/u_platform/vcount_reg_reg[3]_0[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.291 r  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32/O[0]
                         net (fo=2, routed)           0.706     3.997    u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_32_n_7
    SLICE_X31Y29         LUT2 (Prop_lut2_I0_O)        0.295     4.292 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.000     4.292    u_top_vga/u_platform/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.519 f  u_top_vga/u_platform/vga_out\\.rgb_reg[11]_i_30/O[1]
                         net (fo=2881, routed)       20.602    25.121    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[1]_i_7_0[1]
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.329    25.450 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243/O
                         net (fo=11, routed)          3.691    29.141    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[5]_i_243_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.326    29.467 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128/O
                         net (fo=1, routed)           0.902    30.368    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_128_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42/O
                         net (fo=1, routed)           1.277    31.770    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_42_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.124    31.894 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16/O
                         net (fo=1, routed)           0.667    32.561    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_16_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.685 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6/O
                         net (fo=1, routed)           0.965    33.649    u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_6_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.773 r  u_top_vga/u_boss_draw/p_0_out_inferred__4/vga_out\\.rgb[4]_i_2/O
                         net (fo=2, routed)           1.614    35.387    u_top_vga/u_platform/vga_out\\.rgb_reg[4]_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    35.511 r  u_top_vga/u_platform/vga_out\\.rgb[11]_i_4/O
                         net (fo=12, routed)          0.710    36.222    u_top_vga/u_platform/vga_out\\.rgb[11]_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124    36.346 r  u_top_vga/u_platform/vga_out\\.rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    36.346    u_top_vga/u_boss_draw/vga_out\\.rgb_reg[11]_0[0]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_boss_draw/vga_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.538ns  (logic -5.738ns (373.095%)  route 4.200ns (-273.095%))
  Logic Levels:           3  (BUFG=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE                         0.000     0.000 r  inst/seq_reg1_reg[6]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.183    inst/seq_reg1[6]
    SLICE_X35Y45         FDRE                                         r  inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[6]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     0.183    inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE                         0.000     0.000 r  inst/seq_reg1_reg[0]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    inst/seq_reg1[0]
    SLICE_X35Y45         FDRE                                         r  inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[0]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_top_vga/u_draw_mouse/vga_out_mouse\\.rgb_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.117%)  route 0.106ns (42.883%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDSE                         0.000     0.000 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[1]/C
    SLICE_X3Y33          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.106     0.247    u_top_vga/u_draw_mouse/rgb_out[1]
    SLICE_X0Y33          FDRE                                         r  u_top_vga/u_draw_mouse/vga_out_mouse\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE                         0.000     0.000 r  inst/seq_reg1_reg[1]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    inst/seq_reg1[1]
    SLICE_X35Y45         FDRE                                         r  inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_wpn_draw_def/vcount_s1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_wpn_draw_def/vcount_s2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE                         0.000     0.000 r  u_top_vga/u_wpn_draw_def/vcount_s1_reg[7]/C
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_top_vga/u_wpn_draw_def/vcount_s1_reg[7]/Q
                         net (fo=1, routed)           0.119     0.247    u_top_vga/u_wpn_draw_def/vcount_s1[7]
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_wpn_draw_def/vcount_s2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_wpn_draw_def/rgb_s1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_wpn_draw_def/rgb_s2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE                         0.000     0.000 r  u_top_vga/u_wpn_draw_def/rgb_s1_reg[11]/C
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_vga/u_wpn_draw_def/rgb_s1_reg[11]/Q
                         net (fo=1, routed)           0.110     0.251    u_top_vga/u_wpn_draw_def/rgb_s1[11]
    SLICE_X10Y31         FDRE                                         r  u_top_vga/u_wpn_draw_def/rgb_s2_reg[11]/D
  -------------------------------------------------------------------    -------------------





