// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2022 Intel Corporation.
//
// THIS SOFTWARE MAY CONTAIN PREPRODUCTION CODE AND IS PROVIDED BY THE
// COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
// OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
// EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
///////////////////////////////////////////////////////////////////////
// ===================================================================
// Flops macros 
// ===================================================================

`define RTLGEN_CCV_AFU_FF(rtl_clk, rst_n, rst_val, d, q) \
    always_ff @(posedge rtl_clk) \
        if (!rst_n) q <= rst_val; \
        else        q <= d;

`define RTLGEN_CCV_AFU_EN_FF(rtl_clk, rst_n, rst_val, en, d, q) \
    always_ff @(posedge rtl_clk) \
        if (!rst_n) q <= rst_val; \
        else \
            if (en) q <= d;

`define RTLGEN_CCV_AFU_FF_NEGEDGE(rtl_clk, rst_n, rst_val, d, q) \
    always_ff @(negedge rtl_clk) \
        if (!rst_n) q <= rst_val; \
        else        q <= d;

`define RTLGEN_CCV_AFU_EN_FF_NEGEDGE(rtl_clk, rst_n, rst_val, en, d, q) \
    always_ff @(negedge rtl_clk) \
        if (!rst_n) q <= rst_val; \
        else \
            if (en) q <= d;

`define RTLGEN_CCV_AFU_FF_RSTD(rtl_clk, rst_n, rst_val, d, q) \
   genvar \gen_``d`` ; \
   generate \
      if (1) begin : \ff_rstd_``d`` \
         logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec; \
         assign rst_vec = !rst_n ? ~rst_val : '0; \
         assign set_vec = !rst_n ? rst_val : '0; \
         assign d_vec = d; \
         assign q = q_vec; \
         for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)  \
            always_ff @(posedge rtl_clk) \
               if (rst_vec[ \gen_``d`` ]) \
                  q_vec[ \gen_``d`` ] <= '0; \
               else if (set_vec[ \gen_``d`` ]) \
                  q_vec[ \gen_``d`` ] <= '1; \
               else   \
                  q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ]; \
      end \
   endgenerate       

`define RTLGEN_CCV_AFU_EN_FF_RSTD(rtl_clk, rst_n, rst_val, en, d, q) \
   genvar \gen_``d`` ; \
   generate \
      if (1) begin : \en_ff_rstd_``d`` \
         logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec; \
         assign rst_vec = !rst_n ? ~rst_val : '0; \
         assign set_vec = !rst_n ? rst_val : '0; \
         assign d_vec = d; \
         assign q = q_vec; \
         for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)  \
            always_ff @(posedge rtl_clk) \
               if (rst_vec[ \gen_``d`` ]) \
                  q_vec[ \gen_``d`` ] <= '0; \
               else if (set_vec[ \gen_``d`` ]) \
                  q_vec[ \gen_``d`` ] <= '1; \
               else if (en)  \
                  q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ]; \
      end \
   endgenerate       


`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "DGzrytkiceLjtyjsTaM+IzNUexbn5wzpmx4F1prXYECmxPXPn13o0M/rXNG1mO13RJ5fhQaExY1DId30xrFeFq5FL7gSGxHyRknIDLmmCNMcWImmwtFcy2uyhgWx0jyEzKKJKegjoNYHGsF9JtxyGoo4G3owvnlbnlgS/aJ3Aky5AJL4N0KkruYOdzUGck/zCmpIoex0KWhVL43DGHURVo8L2CS4v6cauUSxTHMeah31deZZYx1ozWHOeJmBWaVXgkUISFiLFWqCFVyYta3DJi/BuQgG0yAJX1sbYo/l4lQB23X2iGZaWgbVs4EXhZhNeqOcvlk/pqbjTADW/2VFIrYiqxHiW6QHI53fRvZhUTNJ0WdXOV5y0bcxfMHOkDbJmyo4qUYHDBbxdcrBrK3lTKUNvpwxDg+PVNjcbxtGtJgkDwOQ4WlJ47/uJNPtKe/kRZ+aOWwnbr6sresPSVMzMQ2pO3h7o6MLmDGG0glBs9vR0/9xG3mP6P/Hcn+lxh4IFfq51kMSZutQmVFVAcBYKuw+XeWuHmLv8LsEESQuDAGLB+6vh5nVTUSL0/dLbxFo7wUoQ5p4/0d8afRPxJ0PZ7jkN9SsWAOSSPErEWv6d9qhyDRtjiqItEV48jVwZ4IO3RduRfmZjQop9M5/Xk0VJNXcrR+vxQ1cN7UXeSVfH2179j6ViAtEVC+h64NYIEcw4VawGW8hyjUIDPOoxiic1hlaGBDnTC/KUkswnK0AsUkxoM7on74oEOaVHwa6feViSbZNNLj4+9MYePZe49QmAWgnV7bBCd3cnz0WOUvoO8k5vHZtwFHBkjRkPHHu3ZVKnLQKamWtTc1woormXuhP4M+LWYZfahQ+oC6dSV5cP8XpCeoY+NFuaLDykpUZbgbSWvLYWynBc7oez4ieS9JFTFwaLTmquMbRgOgt0MGIII63D+hVCXAjaVkB+/f6i/3QmOm7ihngoSSJTqlY0EFisrRaQjb5OEDLMgQOWpVbWnlmSQ9dtFik9pDp5N7tYNNK"
`endif