// Seed: 2587059141
module module_0 (
    id_1
);
  input wire id_1;
  generate
    for (id_2 = id_1; id_2 == 1; id_2 = id_1 == id_2) begin
      assign id_2 = id_1 | 1 ? 1'b0 : 1;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4;
  module_0(
      id_3
  );
  assign id_3 = id_3;
  initial begin
    id_3 = id_2 == id_4;
  end
  xnor (id_3, id_4, id_2);
endmodule
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire module_2 = 1;
  wire  id_4;
  module_0(
      id_4
  );
endmodule
