// This program was cloned from: https://github.com/uwsampl/lakeroad-evaluation
// License: MIT License

/* Generated by Yosys 0.19 (git sha1 a45c131b37c, clang 13.1.6 -fPIC -Os) */

module lakeroad_sofa_not8_1(a, out0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  input [7:0] a;
  wire [7:0] a;
  wire lut4_out_0;
  wire lut4_out_1;
  wire lut4_out_2;
  wire lut4_out_3;
  wire lut4_out_4;
  wire lut4_out_5;
  wire lut4_out_6;
  wire lut4_out_7;
  output [7:0] out0;
  wire [7:0] out0;
  frac_lut4 lut4_0 (
    .in({ 3'h0, a[0] }),
    .lut3_out({ _07_, _06_ }),
    .lut4_out(out0[0]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_1 (
    .in({ 3'h0, a[1] }),
    .lut3_out({ _05_, _04_ }),
    .lut4_out(out0[1]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_2 (
    .in({ 3'h0, a[2] }),
    .lut3_out({ _03_, _02_ }),
    .lut4_out(out0[2]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_3 (
    .in({ 3'h0, a[3] }),
    .lut3_out({ _01_, _15_ }),
    .lut4_out(out0[3]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_4 (
    .in({ 3'h0, a[4] }),
    .lut3_out({ _14_, _13_ }),
    .lut4_out(out0[4]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_5 (
    .in({ 3'h0, a[5] }),
    .lut3_out({ _12_, _11_ }),
    .lut4_out(out0[5]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_6 (
    .in({ 3'h0, a[6] }),
    .lut3_out({ _10_, _09_ }),
    .lut4_out(out0[6]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_7 (
    .in({ 3'h0, a[7] }),
    .lut3_out({ _08_, _00_ }),
    .lut4_out(out0[7]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  assign lut4_out_0 = out0[0];
  assign lut4_out_1 = out0[1];
  assign lut4_out_2 = out0[2];
  assign lut4_out_3 = out0[3];
  assign lut4_out_4 = out0[4];
  assign lut4_out_5 = out0[5];
  assign lut4_out_6 = out0[6];
  assign lut4_out_7 = out0[7];
endmodule

