// Automatically generated by 6502_gen.cpp

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// 1-byte instructions
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_IMP(M6502 *);

static void Cycle0_IMP(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_IMP;
    CheckForInterrupts(s);
}

static void Cycle1_IMP(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Immediate
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_IMM(M6502 *);

static void Cycle0_R_IMM(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_IMM;
    CheckForInterrupts(s);
}

static void Cycle1_R_IMM(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Zero page
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ZPG(M6502 *);
static void Cycle2_R_ZPG(M6502 *);

static void Cycle0_R_ZPG(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ZPG;
}

static void Cycle1_R_ZPG(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle2_R_ZPG;
    CheckForInterrupts(s);
}

static void Cycle2_R_ZPG(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Absolute
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ABS(M6502 *);
static void Cycle2_R_ABS(M6502 *);
static void Cycle3_R_ABS(M6502 *);

static void Cycle0_R_ABS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ABS;
}

static void Cycle1_R_ABS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_R_ABS;
}

static void Cycle2_R_ABS(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_R_ABS;
    CheckForInterrupts(s);
}

static void Cycle3_R_ABS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Indirect,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_INX(M6502 *);
static void Cycle2_R_INX(M6502 *);
static void Cycle3_R_INX(M6502 *);
static void Cycle4_R_INX(M6502 *);
static void Cycle5_R_INX(M6502 *);

static void Cycle0_R_INX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_INX;
}

static void Cycle1_R_INX(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_R_INX;
}

static void Cycle2_R_INX(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+s->x);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_R_INX;
}

static void Cycle3_R_INX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+s->x+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle4_R_INX;
}

static void Cycle4_R_INX(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle5_R_INX;
    CheckForInterrupts(s);
}

static void Cycle5_R_INX(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Absolute,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ABX(M6502 *);
static void Cycle2_R_ABX(M6502 *);
static void Cycle3_R_ABX(M6502 *);
static void Cycle4_R_ABX(M6502 *);

static void Cycle0_R_ABX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ABX;
}

static void Cycle1_R_ABX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_R_ABX;
}

static void Cycle2_R_ABX(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->x;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    assert(s->acarry==0||s->acarry==1);
    s->read=M6502ReadType_Data+s->acarry;
    if(!s->acarry) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle3_R_ABX;
}

static void Cycle3_R_ABX(M6502 *s) {
    s->data=s->dbus;
    if(!s->acarry) {
        /* No carry - done. */
        (*s->ifn)(s);
        #ifdef _DEBUG
        s->ifn=NULL;
        #endif
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->ad.w+s->x;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_R_ABX;
    CheckForInterrupts(s);
}

static void Cycle4_R_ABX(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Absolute,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ABY(M6502 *);
static void Cycle2_R_ABY(M6502 *);
static void Cycle3_R_ABY(M6502 *);
static void Cycle4_R_ABY(M6502 *);

static void Cycle0_R_ABY(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ABY;
}

static void Cycle1_R_ABY(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_R_ABY;
}

static void Cycle2_R_ABY(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->y;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    assert(s->acarry==0||s->acarry==1);
    s->read=M6502ReadType_Data+s->acarry;
    if(!s->acarry) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle3_R_ABY;
}

static void Cycle3_R_ABY(M6502 *s) {
    s->data=s->dbus;
    if(!s->acarry) {
        /* No carry - done. */
        (*s->ifn)(s);
        #ifdef _DEBUG
        s->ifn=NULL;
        #endif
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->ad.w+s->y;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_R_ABY;
    CheckForInterrupts(s);
}

static void Cycle4_R_ABY(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Zero page,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ZPX(M6502 *);
static void Cycle2_R_ZPX(M6502 *);
static void Cycle3_R_ZPX(M6502 *);

static void Cycle0_R_ZPX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ZPX;
}

static void Cycle1_R_ZPX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_R_ZPX;
}

static void Cycle2_R_ZPX(M6502 *s) {
    s->data=s->dbus;
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_R_ZPX;
    CheckForInterrupts(s);
}

static void Cycle3_R_ZPX(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Zero page,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ZPY(M6502 *);
static void Cycle2_R_ZPY(M6502 *);
static void Cycle3_R_ZPY(M6502 *);

static void Cycle0_R_ZPY(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ZPY;
}

static void Cycle1_R_ZPY(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_R_ZPY;
}

static void Cycle2_R_ZPY(M6502 *s) {
    s->data=s->dbus;
    s->abus.b.l=s->ad.b.l+s->y;
    s->abus.b.h=0;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_R_ZPY;
    CheckForInterrupts(s);
}

static void Cycle3_R_ZPY(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Indirect,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_INY(M6502 *);
static void Cycle2_R_INY(M6502 *);
static void Cycle3_R_INY(M6502 *);
static void Cycle4_R_INY(M6502 *);
static void Cycle5_R_INY(M6502 *);

static void Cycle0_R_INY(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_INY;
}

static void Cycle1_R_INY(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle2_R_INY;
}

static void Cycle2_R_INY(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_R_INY;
}

static void Cycle3_R_INY(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->y;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    assert(s->acarry==0||s->acarry==1);
    s->read=M6502ReadType_Data+s->acarry;
    if(!s->acarry) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle4_R_INY;
}

static void Cycle4_R_INY(M6502 *s) {
    s->data=s->dbus;
    if(!s->acarry) {
        /* No carry - done. */
        (*s->ifn)(s);
        #ifdef _DEBUG
        s->ifn=NULL;
        #endif
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->ad.w+s->y;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle5_R_INY;
    CheckForInterrupts(s);
}

static void Cycle5_R_INY(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Indirect Zero Page
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_INZ(M6502 *);
static void Cycle2_R_INZ(M6502 *);
static void Cycle3_R_INZ(M6502 *);
static void Cycle4_R_INZ(M6502 *);

static void Cycle0_R_INZ(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_INZ;
}

static void Cycle1_R_INZ(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle2_R_INZ;
}

static void Cycle2_R_INZ(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_R_INZ;
}

static void Cycle3_R_INZ(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_R_INZ;
    CheckForInterrupts(s);
}

static void Cycle4_R_INZ(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Immediate
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_IMM_BCD_CMOS(M6502 *);
static void Cycle2_R_IMM_BCD_CMOS(M6502 *);

static void Cycle0_R_IMM_BCD_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    if(!s->p.bits.d) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle1_R_IMM_BCD_CMOS;
}

static void Cycle1_R_IMM_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    if(!s->p.bits.d) {
        /* No decimal - done. */
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_R_IMM_BCD_CMOS;
    CheckForInterrupts(s);
}

static void Cycle2_R_IMM_BCD_CMOS(M6502 *s) {
    /* ignore dummy read */
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Zero page
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ZPG_BCD_CMOS(M6502 *);
static void Cycle2_R_ZPG_BCD_CMOS(M6502 *);
static void Cycle3_R_ZPG_BCD_CMOS(M6502 *);

static void Cycle0_R_ZPG_BCD_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ZPG_BCD_CMOS;
}

static void Cycle1_R_ZPG_BCD_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Data;
    if(!s->p.bits.d) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle2_R_ZPG_BCD_CMOS;
}

static void Cycle2_R_ZPG_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    if(!s->p.bits.d) {
        /* No decimal - done. */
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle3_R_ZPG_BCD_CMOS;
    CheckForInterrupts(s);
}

static void Cycle3_R_ZPG_BCD_CMOS(M6502 *s) {
    /* ignore dummy read */
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Absolute
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ABS_BCD_CMOS(M6502 *);
static void Cycle2_R_ABS_BCD_CMOS(M6502 *);
static void Cycle3_R_ABS_BCD_CMOS(M6502 *);
static void Cycle4_R_ABS_BCD_CMOS(M6502 *);

static void Cycle0_R_ABS_BCD_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ABS_BCD_CMOS;
}

static void Cycle1_R_ABS_BCD_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_R_ABS_BCD_CMOS;
}

static void Cycle2_R_ABS_BCD_CMOS(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    if(!s->p.bits.d) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle3_R_ABS_BCD_CMOS;
}

static void Cycle3_R_ABS_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    if(!s->p.bits.d) {
        /* No decimal - done. */
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle4_R_ABS_BCD_CMOS;
    CheckForInterrupts(s);
}

static void Cycle4_R_ABS_BCD_CMOS(M6502 *s) {
    /* ignore dummy read */
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Indirect,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_INX_BCD_CMOS(M6502 *);
static void Cycle2_R_INX_BCD_CMOS(M6502 *);
static void Cycle3_R_INX_BCD_CMOS(M6502 *);
static void Cycle4_R_INX_BCD_CMOS(M6502 *);
static void Cycle5_R_INX_BCD_CMOS(M6502 *);
static void Cycle6_R_INX_BCD_CMOS(M6502 *);

static void Cycle0_R_INX_BCD_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_INX_BCD_CMOS;
}

static void Cycle1_R_INX_BCD_CMOS(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_R_INX_BCD_CMOS;
}

static void Cycle2_R_INX_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+s->x);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_R_INX_BCD_CMOS;
}

static void Cycle3_R_INX_BCD_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+s->x+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle4_R_INX_BCD_CMOS;
}

static void Cycle4_R_INX_BCD_CMOS(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    if(!s->p.bits.d) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle5_R_INX_BCD_CMOS;
}

static void Cycle5_R_INX_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    if(!s->p.bits.d) {
        /* No decimal - done. */
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle6_R_INX_BCD_CMOS;
    CheckForInterrupts(s);
}

static void Cycle6_R_INX_BCD_CMOS(M6502 *s) {
    /* ignore dummy read */
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Zero page,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ZPX_BCD_CMOS(M6502 *);
static void Cycle2_R_ZPX_BCD_CMOS(M6502 *);
static void Cycle3_R_ZPX_BCD_CMOS(M6502 *);
static void Cycle4_R_ZPX_BCD_CMOS(M6502 *);

static void Cycle0_R_ZPX_BCD_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ZPX_BCD_CMOS;
}

static void Cycle1_R_ZPX_BCD_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_R_ZPX_BCD_CMOS;
}

static void Cycle2_R_ZPX_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->read=M6502ReadType_Address;
    if(!s->p.bits.d) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle3_R_ZPX_BCD_CMOS;
}

static void Cycle3_R_ZPX_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    if(!s->p.bits.d) {
        /* No decimal - done. */
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_R_ZPX_BCD_CMOS;
    CheckForInterrupts(s);
}

static void Cycle4_R_ZPX_BCD_CMOS(M6502 *s) {
    /* ignore dummy read */
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Zero page,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_ZPY_BCD_CMOS(M6502 *);
static void Cycle2_R_ZPY_BCD_CMOS(M6502 *);
static void Cycle3_R_ZPY_BCD_CMOS(M6502 *);
static void Cycle4_R_ZPY_BCD_CMOS(M6502 *);

static void Cycle0_R_ZPY_BCD_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_ZPY_BCD_CMOS;
}

static void Cycle1_R_ZPY_BCD_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_R_ZPY_BCD_CMOS;
}

static void Cycle2_R_ZPY_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.b.l=s->ad.b.l+s->y;
    s->abus.b.h=0;
    s->read=M6502ReadType_Address;
    if(!s->p.bits.d) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle3_R_ZPY_BCD_CMOS;
}

static void Cycle3_R_ZPY_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    if(!s->p.bits.d) {
        /* No decimal - done. */
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_R_ZPY_BCD_CMOS;
    CheckForInterrupts(s);
}

static void Cycle4_R_ZPY_BCD_CMOS(M6502 *s) {
    /* ignore dummy read */
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read/Indirect Zero Page
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_INZ_BCD_CMOS(M6502 *);
static void Cycle2_R_INZ_BCD_CMOS(M6502 *);
static void Cycle3_R_INZ_BCD_CMOS(M6502 *);
static void Cycle4_R_INZ_BCD_CMOS(M6502 *);
static void Cycle5_R_INZ_BCD_CMOS(M6502 *);

static void Cycle0_R_INZ_BCD_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_INZ_BCD_CMOS;
}

static void Cycle1_R_INZ_BCD_CMOS(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle2_R_INZ_BCD_CMOS;
}

static void Cycle2_R_INZ_BCD_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_R_INZ_BCD_CMOS;
}

static void Cycle3_R_INZ_BCD_CMOS(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    if(!s->p.bits.d) {
        CheckForInterrupts(s);
    }
    s->tfn=&Cycle4_R_INZ_BCD_CMOS;
}

static void Cycle4_R_INZ_BCD_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    if(!s->p.bits.d) {
        /* No decimal - done. */
        
        /* T0 phi1 */
        M6502_NextInstruction(s);
        return;
    }
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle5_R_INZ_BCD_CMOS;
    CheckForInterrupts(s);
}

static void Cycle5_R_INZ_BCD_CMOS(M6502 *s) {
    /* ignore dummy read */
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Zero page
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_ZPG(M6502 *);
static void Cycle2_W_ZPG(M6502 *);

static void Cycle0_W_ZPG(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_ZPG;
}

static void Cycle1_W_ZPG(M6502 *s) {
    s->ad.b.l=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.b.l;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle2_W_ZPG;
    CheckForInterrupts(s);
}

static void Cycle2_W_ZPG(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Absolute
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_ABS(M6502 *);
static void Cycle2_W_ABS(M6502 *);
static void Cycle3_W_ABS(M6502 *);

static void Cycle0_W_ABS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_ABS;
}

static void Cycle1_W_ABS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_W_ABS;
}

static void Cycle2_W_ABS(M6502 *s) {
    s->ad.b.h=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle3_W_ABS;
    CheckForInterrupts(s);
}

static void Cycle3_W_ABS(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Indirect,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_INX(M6502 *);
static void Cycle2_W_INX(M6502 *);
static void Cycle3_W_INX(M6502 *);
static void Cycle4_W_INX(M6502 *);
static void Cycle5_W_INX(M6502 *);

static void Cycle0_W_INX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_INX;
}

static void Cycle1_W_INX(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_W_INX;
}

static void Cycle2_W_INX(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+s->x);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_W_INX;
}

static void Cycle3_W_INX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+s->x+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle4_W_INX;
}

static void Cycle4_W_INX(M6502 *s) {
    s->ad.b.h=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle5_W_INX;
    CheckForInterrupts(s);
}

static void Cycle5_W_INX(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Absolute,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_ABX(M6502 *);
static void Cycle2_W_ABX(M6502 *);
static void Cycle3_W_ABX(M6502 *);
static void Cycle4_W_ABX(M6502 *);

static void Cycle0_W_ABX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_ABX;
}

static void Cycle1_W_ABX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_W_ABX;
}

static void Cycle2_W_ABX(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->x;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle3_W_ABX;
}

static void Cycle3_W_ABX(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w+s->x;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle4_W_ABX;
    CheckForInterrupts(s);
}

static void Cycle4_W_ABX(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Absolute,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_ABY(M6502 *);
static void Cycle2_W_ABY(M6502 *);
static void Cycle3_W_ABY(M6502 *);
static void Cycle4_W_ABY(M6502 *);

static void Cycle0_W_ABY(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_ABY;
}

static void Cycle1_W_ABY(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_W_ABY;
}

static void Cycle2_W_ABY(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->y;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle3_W_ABY;
}

static void Cycle3_W_ABY(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w+s->y;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle4_W_ABY;
    CheckForInterrupts(s);
}

static void Cycle4_W_ABY(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Zero page,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_ZPX(M6502 *);
static void Cycle2_W_ZPX(M6502 *);
static void Cycle3_W_ZPX(M6502 *);

static void Cycle0_W_ZPX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_ZPX;
}

static void Cycle1_W_ZPX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_W_ZPX;
}

static void Cycle2_W_ZPX(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle3_W_ZPX;
    CheckForInterrupts(s);
}

static void Cycle3_W_ZPX(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Zero page,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_ZPY(M6502 *);
static void Cycle2_W_ZPY(M6502 *);
static void Cycle3_W_ZPY(M6502 *);

static void Cycle0_W_ZPY(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_ZPY;
}

static void Cycle1_W_ZPY(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_W_ZPY;
}

static void Cycle2_W_ZPY(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.b.l=s->ad.b.l+s->y;
    s->abus.b.h=0;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle3_W_ZPY;
    CheckForInterrupts(s);
}

static void Cycle3_W_ZPY(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Indirect,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_INY(M6502 *);
static void Cycle2_W_INY(M6502 *);
static void Cycle3_W_INY(M6502 *);
static void Cycle4_W_INY(M6502 *);
static void Cycle5_W_INY(M6502 *);

static void Cycle0_W_INY(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_INY;
}

static void Cycle1_W_INY(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle2_W_INY;
}

static void Cycle2_W_INY(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_W_INY;
}

static void Cycle3_W_INY(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->y;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle4_W_INY;
}

static void Cycle4_W_INY(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w+s->y;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle5_W_INY;
    CheckForInterrupts(s);
}

static void Cycle5_W_INY(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Write/Indirect Zero Page
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_W_INZ(M6502 *);
static void Cycle2_W_INZ(M6502 *);
static void Cycle3_W_INZ(M6502 *);
static void Cycle4_W_INZ(M6502 *);

static void Cycle0_W_INZ(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_W_INZ;
}

static void Cycle1_W_INZ(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle2_W_INZ;
}

static void Cycle2_W_INZ(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_W_INZ;
}

static void Cycle3_W_INZ(M6502 *s) {
    s->ad.b.h=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle4_W_INZ;
    CheckForInterrupts(s);
}

static void Cycle4_W_INZ(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Zero page
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_ZPG(M6502 *);
static void Cycle2_RMW_ZPG(M6502 *);
static void Cycle3_RMW_ZPG(M6502 *);
static void Cycle4_RMW_ZPG(M6502 *);

static void Cycle0_RMW_ZPG(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_ZPG;
}

static void Cycle1_RMW_ZPG(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle2_RMW_ZPG;
}

static void Cycle2_RMW_ZPG(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.b.l;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle3_RMW_ZPG;
}

static void Cycle3_RMW_ZPG(M6502 *s) {
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.b.l;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle4_RMW_ZPG;
    CheckForInterrupts(s);
}

static void Cycle4_RMW_ZPG(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Absolute
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_ABS(M6502 *);
static void Cycle2_RMW_ABS(M6502 *);
static void Cycle3_RMW_ABS(M6502 *);
static void Cycle4_RMW_ABS(M6502 *);
static void Cycle5_RMW_ABS(M6502 *);

static void Cycle0_RMW_ABS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_ABS;
}

static void Cycle1_RMW_ABS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_RMW_ABS;
}

static void Cycle2_RMW_ABS(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_RMW_ABS;
}

static void Cycle3_RMW_ABS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle4_RMW_ABS;
}

static void Cycle4_RMW_ABS(M6502 *s) {
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle5_RMW_ABS;
    CheckForInterrupts(s);
}

static void Cycle5_RMW_ABS(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Zero page,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_ZPX(M6502 *);
static void Cycle2_RMW_ZPX(M6502 *);
static void Cycle3_RMW_ZPX(M6502 *);
static void Cycle4_RMW_ZPX(M6502 *);
static void Cycle5_RMW_ZPX(M6502 *);

static void Cycle0_RMW_ZPX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_ZPX;
}

static void Cycle1_RMW_ZPX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_RMW_ZPX;
}

static void Cycle2_RMW_ZPX(M6502 *s) {
    s->data=s->dbus;
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_RMW_ZPX;
}

static void Cycle3_RMW_ZPX(M6502 *s) {
    s->data=s->dbus;
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle4_RMW_ZPX;
}

static void Cycle4_RMW_ZPX(M6502 *s) {
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle5_RMW_ZPX;
    CheckForInterrupts(s);
}

static void Cycle5_RMW_ZPX(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Absolute,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_ABX(M6502 *);
static void Cycle2_RMW_ABX(M6502 *);
static void Cycle3_RMW_ABX(M6502 *);
static void Cycle4_RMW_ABX(M6502 *);
static void Cycle5_RMW_ABX(M6502 *);
static void Cycle6_RMW_ABX(M6502 *);

static void Cycle0_RMW_ABX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_ABX;
}

static void Cycle1_RMW_ABX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_RMW_ABX;
}

static void Cycle2_RMW_ABX(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->x;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle3_RMW_ABX;
}

static void Cycle3_RMW_ABX(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w+s->x;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_RMW_ABX;
}

static void Cycle4_RMW_ABX(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w+s->x;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle5_RMW_ABX;
}

static void Cycle5_RMW_ABX(M6502 *s) {
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w+s->x;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle6_RMW_ABX;
    CheckForInterrupts(s);
}

static void Cycle6_RMW_ABX(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Absolute,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_ABY(M6502 *);
static void Cycle2_RMW_ABY(M6502 *);
static void Cycle3_RMW_ABY(M6502 *);
static void Cycle4_RMW_ABY(M6502 *);
static void Cycle5_RMW_ABY(M6502 *);
static void Cycle6_RMW_ABY(M6502 *);

static void Cycle0_RMW_ABY(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_ABY;
}

static void Cycle1_RMW_ABY(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_RMW_ABY;
}

static void Cycle2_RMW_ABY(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->y;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle3_RMW_ABY;
}

static void Cycle3_RMW_ABY(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w+s->y;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_RMW_ABY;
}

static void Cycle4_RMW_ABY(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w+s->y;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle5_RMW_ABY;
}

static void Cycle5_RMW_ABY(M6502 *s) {
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w+s->y;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle6_RMW_ABY;
    CheckForInterrupts(s);
}

static void Cycle6_RMW_ABY(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Indirect,X
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_INX(M6502 *);
static void Cycle2_RMW_INX(M6502 *);
static void Cycle3_RMW_INX(M6502 *);
static void Cycle4_RMW_INX(M6502 *);
static void Cycle5_RMW_INX(M6502 *);
static void Cycle6_RMW_INX(M6502 *);
static void Cycle7_RMW_INX(M6502 *);

static void Cycle0_RMW_INX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_INX;
}

static void Cycle1_RMW_INX(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_RMW_INX;
}

static void Cycle2_RMW_INX(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+s->x);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_RMW_INX;
}

static void Cycle3_RMW_INX(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+s->x+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle4_RMW_INX;
}

static void Cycle4_RMW_INX(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle5_RMW_INX;
}

static void Cycle5_RMW_INX(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle6_RMW_INX;
}

static void Cycle6_RMW_INX(M6502 *s) {
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle7_RMW_INX;
    CheckForInterrupts(s);
}

static void Cycle7_RMW_INX(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Indirect,Y
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_INY(M6502 *);
static void Cycle2_RMW_INY(M6502 *);
static void Cycle3_RMW_INY(M6502 *);
static void Cycle4_RMW_INY(M6502 *);
static void Cycle5_RMW_INY(M6502 *);
static void Cycle6_RMW_INY(M6502 *);
static void Cycle7_RMW_INY(M6502 *);

static void Cycle0_RMW_INY(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_INY;
}

static void Cycle1_RMW_INY(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->ia.b.l;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle2_RMW_INY;
}

static void Cycle2_RMW_INY(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=(uint8_t)(s->ia.b.l+1);
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_RMW_INY;
}

static void Cycle3_RMW_INY(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.b.l+s->y;
    s->acarry=s->abus.b.h;
    s->abus.b.h=s->ad.b.h;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle4_RMW_INY;
}

static void Cycle4_RMW_INY(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w+s->y;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle5_RMW_INY;
}

static void Cycle5_RMW_INY(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w+s->y;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle6_RMW_INY;
}

static void Cycle6_RMW_INY(M6502 *s) {
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w+s->y;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle7_RMW_INY;
    CheckForInterrupts(s);
}

static void Cycle7_RMW_INY(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Zero page (CMOS)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_ZPG_CMOS(M6502 *);
static void Cycle2_RMW_ZPG_CMOS(M6502 *);
static void Cycle3_RMW_ZPG_CMOS(M6502 *);
static void Cycle4_RMW_ZPG_CMOS(M6502 *);

static void Cycle0_RMW_ZPG_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_ZPG_CMOS;
}

static void Cycle1_RMW_ZPG_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle2_RMW_ZPG_CMOS;
}

static void Cycle2_RMW_ZPG_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.b.l;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle3_RMW_ZPG_CMOS;
}

static void Cycle3_RMW_ZPG_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.b.l;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle4_RMW_ZPG_CMOS;
    CheckForInterrupts(s);
}

static void Cycle4_RMW_ZPG_CMOS(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Absolute (CMOS)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_ABS_CMOS(M6502 *);
static void Cycle2_RMW_ABS_CMOS(M6502 *);
static void Cycle3_RMW_ABS_CMOS(M6502 *);
static void Cycle4_RMW_ABS_CMOS(M6502 *);
static void Cycle5_RMW_ABS_CMOS(M6502 *);

static void Cycle0_RMW_ABS_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_ABS_CMOS;
}

static void Cycle1_RMW_ABS_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_RMW_ABS_CMOS;
}

static void Cycle2_RMW_ABS_CMOS(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_RMW_ABS_CMOS;
}

static void Cycle3_RMW_ABS_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle4_RMW_ABS_CMOS;
}

static void Cycle4_RMW_ABS_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.w=s->ad.w;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle5_RMW_ABS_CMOS;
    CheckForInterrupts(s);
}

static void Cycle5_RMW_ABS_CMOS(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Read-modify-write/Zero page,X (CMOS)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RMW_ZPX_CMOS(M6502 *);
static void Cycle2_RMW_ZPX_CMOS(M6502 *);
static void Cycle3_RMW_ZPX_CMOS(M6502 *);
static void Cycle4_RMW_ZPX_CMOS(M6502 *);
static void Cycle5_RMW_ZPX_CMOS(M6502 *);

static void Cycle0_RMW_ZPX_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RMW_ZPX_CMOS;
}

static void Cycle1_RMW_ZPX_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    /* access PBA */
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_RMW_ZPX_CMOS;
}

static void Cycle2_RMW_ZPX_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_RMW_ZPX_CMOS;
}

static void Cycle3_RMW_ZPX_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle4_RMW_ZPX_CMOS;
}

static void Cycle4_RMW_ZPX_CMOS(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus.b.l=s->ad.b.l+s->x;
    s->abus.b.h=0;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle5_RMW_ZPX_CMOS;
    CheckForInterrupts(s);
}

static void Cycle5_RMW_ZPX_CMOS(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Push instructions
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_Push(M6502 *);
static void Cycle2_Push(M6502 *);

static void Cycle0_Push(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_Push;
}

static void Cycle1_Push(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    s->abus=s->s;
    --s->s.b.l;
    s->dbus=s->data;
    s->read=0;
    s->tfn=&Cycle2_Push;
    CheckForInterrupts(s);
}

static void Cycle2_Push(M6502 *s) {
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Pop instructions
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_Pop(M6502 *);
static void Cycle2_Pop(M6502 *);
static void Cycle3_Pop(M6502 *);

static void Cycle0_Pop(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_Pop;
}

static void Cycle1_Pop(M6502 *s) {
    s->data=s->dbus;
    s->abus=s->s;
    ++s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle2_Pop;
}

static void Cycle2_Pop(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->s.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_Pop;
    CheckForInterrupts(s);
}

static void Cycle3_Pop(M6502 *s) {
    s->data=s->dbus;
    (*s->ifn)(s);
    #ifdef _DEBUG
    s->ifn=NULL;
    #endif
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// JSR
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_JSR(M6502 *);
static void Cycle2_JSR(M6502 *);
static void Cycle3_JSR(M6502 *);
static void Cycle4_JSR(M6502 *);
static void Cycle5_JSR(M6502 *);

static void Cycle0_JSR(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_JSR;
}

static void Cycle1_JSR(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->s.w;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle2_JSR;
}

static void Cycle2_JSR(M6502 *s) {
    s->data=s->dbus;
    s->abus=s->s;
    --s->s.b.l;
    s->dbus=s->pc.b.h;
    s->read=0;
    s->tfn=&Cycle3_JSR;
}

static void Cycle3_JSR(M6502 *s) {
    s->abus=s->s;
    --s->s.b.l;
    s->dbus=s->pc.b.l;
    s->read=0;
    s->tfn=&Cycle4_JSR;
}

static void Cycle4_JSR(M6502 *s) {
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle5_JSR;
    CheckForInterrupts(s);
}

static void Cycle5_JSR(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->pc=s->ad;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// Interrupts
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_Reset(M6502 *);
static void Cycle2_Reset(M6502 *);
static void Cycle3_Reset(M6502 *);
static void Cycle4_Reset(M6502 *);
static void Cycle5_Reset(M6502 *);
static void Cycle6_Reset(M6502 *);

static void Cycle0_Reset(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_Reset;
}

static void Cycle1_Reset(M6502 *s) {
    s->data=s->dbus;
    s->abus=s->s;
    --s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle2_Reset;
}

static void Cycle2_Reset(M6502 *s) {
    s->pc.b.h=s->dbus;
    s->abus=s->s;
    --s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_Reset;
}

static void Cycle3_Reset(M6502 *s) {
    s->pc.b.l=s->dbus;
    s->abus=s->s;
    --s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_Reset;
}

static void Cycle4_Reset(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=0xfffc;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle5_Reset;
}

static void Cycle5_Reset(M6502 *s) {
    s->pc.b.l=s->dbus;
    s->abus.w=0xfffd;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle6_Reset;
    CheckForInterrupts(s);
}

static void Cycle6_Reset(M6502 *s) {
    s->pc.b.h=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// RTI
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RTI(M6502 *);
static void Cycle2_RTI(M6502 *);
static void Cycle3_RTI(M6502 *);
static void Cycle4_RTI(M6502 *);
static void Cycle5_RTI(M6502 *);

static void Cycle0_RTI(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RTI;
}

static void Cycle1_RTI(M6502 *s) {
    s->data=s->dbus;
    s->abus=s->s;
    ++s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle2_RTI;
}

static void Cycle2_RTI(M6502 *s) {
    s->data=s->dbus;
    s->abus=s->s;
    ++s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_RTI;
}

static void Cycle3_RTI(M6502 *s) {
    s->p.value=s->dbus;
    s->abus=s->s;
    ++s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_RTI;
}

static void Cycle4_RTI(M6502 *s) {
    s->pc.b.l=s->dbus;
    s->abus.w=s->s.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle5_RTI;
    CheckForInterrupts(s);
}

static void Cycle5_RTI(M6502 *s) {
    s->pc.b.h=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// JMP absolute
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_JMP_ABS(M6502 *);
static void Cycle2_JMP_ABS(M6502 *);

static void Cycle0_JMP_ABS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_JMP_ABS;
}

static void Cycle1_JMP_ABS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_JMP_ABS;
    CheckForInterrupts(s);
}

static void Cycle2_JMP_ABS(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->pc=s->ad;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// JMP indirect
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_JMP_IND(M6502 *);
static void Cycle2_JMP_IND(M6502 *);
static void Cycle3_JMP_IND(M6502 *);
static void Cycle4_JMP_IND(M6502 *);

static void Cycle0_JMP_IND(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_JMP_IND;
}

static void Cycle1_JMP_IND(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_JMP_IND;
}

static void Cycle2_JMP_IND(M6502 *s) {
    s->ia.b.h=s->dbus;
    s->abus.w=s->ia.w;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_JMP_IND;
}

static void Cycle3_JMP_IND(M6502 *s) {
    s->pc.b.l=s->dbus;
    s->abus=s->ia;
    ++s->abus.b.l; /* don't fix up the high byte */
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle4_JMP_IND;
    CheckForInterrupts(s);
}

static void Cycle4_JMP_IND(M6502 *s) {
    s->pc.b.h=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// JMP indirect
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_JMP_IND_CMOS(M6502 *);
static void Cycle2_JMP_IND_CMOS(M6502 *);
static void Cycle3_JMP_IND_CMOS(M6502 *);
static void Cycle4_JMP_IND_CMOS(M6502 *);
static void Cycle5_JMP_IND_CMOS(M6502 *);

static void Cycle0_JMP_IND_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_JMP_IND_CMOS;
}

static void Cycle1_JMP_IND_CMOS(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_JMP_IND_CMOS;
}

static void Cycle2_JMP_IND_CMOS(M6502 *s) {
    s->ia.b.h=s->dbus;
    s->abus.w=s->ia.w;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle3_JMP_IND_CMOS;
}

static void Cycle3_JMP_IND_CMOS(M6502 *s) {
    s->pc.b.l=s->dbus;
    s->abus.w=s->ia.w+1;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle4_JMP_IND_CMOS;
}

static void Cycle4_JMP_IND_CMOS(M6502 *s) {
    s->pc.b.h=s->dbus;
    s->abus.w=s->ia.w+1;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle5_JMP_IND_CMOS;
    CheckForInterrupts(s);
}

static void Cycle5_JMP_IND_CMOS(M6502 *s) {
    s->pc.b.h=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// JMP (indirect,X)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_JMP_INDX(M6502 *);
static void Cycle2_JMP_INDX(M6502 *);
static void Cycle3_JMP_INDX(M6502 *);
static void Cycle4_JMP_INDX(M6502 *);
static void Cycle5_JMP_INDX(M6502 *);

static void Cycle0_JMP_INDX(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_JMP_INDX;
}

static void Cycle1_JMP_INDX(M6502 *s) {
    s->ia.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_JMP_INDX;
}

static void Cycle2_JMP_INDX(M6502 *s) {
    s->ia.b.h=s->dbus;
    s->abus.w=s->ia.w+s->x;
    s->read=M6502ReadType_Uninteresting;
    s->tfn=&Cycle3_JMP_INDX;
}

static void Cycle3_JMP_INDX(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->ia.w+s->x;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle4_JMP_INDX;
}

static void Cycle4_JMP_INDX(M6502 *s) {
    s->pc.b.l=s->dbus;
    s->abus.w=s->ia.w+s->x+1;
    s->read=M6502ReadType_Address;
    s->tfn=&Cycle5_JMP_INDX;
    CheckForInterrupts(s);
}

static void Cycle5_JMP_INDX(M6502 *s) {
    s->pc.b.h=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// RTS
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_RTS(M6502 *);
static void Cycle2_RTS(M6502 *);
static void Cycle3_RTS(M6502 *);
static void Cycle4_RTS(M6502 *);
static void Cycle5_RTS(M6502 *);

static void Cycle0_RTS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_RTS;
}

static void Cycle1_RTS(M6502 *s) {
    s->data=s->dbus;
    s->abus=s->s;
    ++s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle2_RTS;
}

static void Cycle2_RTS(M6502 *s) {
    s->data=s->dbus;
    s->abus=s->s;
    ++s->s.b.l;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle3_RTS;
}

static void Cycle3_RTS(M6502 *s) {
    s->pc.b.l=s->dbus;
    s->abus.w=s->s.w;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle4_RTS;
}

static void Cycle4_RTS(M6502 *s) {
    s->pc.b.h=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Data;
    s->tfn=&Cycle5_RTS;
    CheckForInterrupts(s);
}

static void Cycle5_RTS(M6502 *s) {
    s->data=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// CMOS NOP (1 byte, 1 cycle)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////


static void Cycle0_R_NOP11_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// CMOS NOP (2 bytes, 2 cycles)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_NOP22_CMOS(M6502 *);

static void Cycle0_R_NOP22_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_NOP22_CMOS;
    CheckForInterrupts(s);
}

static void Cycle1_R_NOP22_CMOS(M6502 *s) {
    s->data=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// CMOS NOP (2 bytes, 3 cycles)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_NOP23_CMOS(M6502 *);
static void Cycle2_R_NOP23_CMOS(M6502 *);

static void Cycle0_R_NOP23_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_NOP23_CMOS;
}

static void Cycle1_R_NOP23_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_R_NOP23_CMOS;
    CheckForInterrupts(s);
}

static void Cycle2_R_NOP23_CMOS(M6502 *s) {
    s->data=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// CMOS NOP (2 bytes, 4 cycles)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_NOP24_CMOS(M6502 *);
static void Cycle2_R_NOP24_CMOS(M6502 *);
static void Cycle3_R_NOP24_CMOS(M6502 *);

static void Cycle0_R_NOP24_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_NOP24_CMOS;
}

static void Cycle1_R_NOP24_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_R_NOP24_CMOS;
}

static void Cycle2_R_NOP24_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle3_R_NOP24_CMOS;
    CheckForInterrupts(s);
}

static void Cycle3_R_NOP24_CMOS(M6502 *s) {
    s->data=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// CMOS NOP (3 bytes, 4 cycles)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_NOP34_CMOS(M6502 *);
static void Cycle2_R_NOP34_CMOS(M6502 *);
static void Cycle3_R_NOP34_CMOS(M6502 *);

static void Cycle0_R_NOP34_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_NOP34_CMOS;
}

static void Cycle1_R_NOP34_CMOS(M6502 *s) {
    s->ad.b.l=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_R_NOP34_CMOS;
}

static void Cycle2_R_NOP34_CMOS(M6502 *s) {
    s->ad.b.h=s->dbus;
    s->abus.w=s->ad.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle3_R_NOP34_CMOS;
    CheckForInterrupts(s);
}

static void Cycle3_R_NOP34_CMOS(M6502 *s) {
    s->data=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
//
// CMOS NOP (3 bytes, 8 cycles)
//
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static void Cycle1_R_NOP38_CMOS(M6502 *);
static void Cycle2_R_NOP38_CMOS(M6502 *);
static void Cycle3_R_NOP38_CMOS(M6502 *);
static void Cycle4_R_NOP38_CMOS(M6502 *);
static void Cycle5_R_NOP38_CMOS(M6502 *);
static void Cycle6_R_NOP38_CMOS(M6502 *);
static void Cycle7_R_NOP38_CMOS(M6502 *);

static void Cycle0_R_NOP38_CMOS(M6502 *s) {
    /* (called from Cycle0_All) */
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle1_R_NOP38_CMOS;
}

static void Cycle1_R_NOP38_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle2_R_NOP38_CMOS;
}

static void Cycle2_R_NOP38_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle3_R_NOP38_CMOS;
}

static void Cycle3_R_NOP38_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle4_R_NOP38_CMOS;
}

static void Cycle4_R_NOP38_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle5_R_NOP38_CMOS;
}

static void Cycle5_R_NOP38_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle6_R_NOP38_CMOS;
}

static void Cycle6_R_NOP38_CMOS(M6502 *s) {
    s->data=s->dbus;
    s->abus.w=s->pc.w++;
    s->read=M6502ReadType_Instruction;
    s->tfn=&Cycle7_R_NOP38_CMOS;
    CheckForInterrupts(s);
}

static void Cycle7_R_NOP38_CMOS(M6502 *s) {
    s->data=s->dbus;
    M6502_NextInstruction(s);
}

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static const M6502Fns g_defined_fns[256]={
    [0x00]={&Cycle0_Interrupt,NULL,},
    [0x01]={&Cycle0_R_INX,&ORA,},
    [0x02]={&Cycle0_IMP,&ILL,},
    [0x03]={&Cycle0_IMP,&ILL,},
    [0x04]={&Cycle0_IMP,&ILL,},
    [0x05]={&Cycle0_R_ZPG,&ORA,},
    [0x06]={&Cycle0_RMW_ZPG,&ASL,},
    [0x07]={&Cycle0_IMP,&ILL,},
    [0x08]={&Cycle0_Push,&PHP,},
    [0x09]={&Cycle0_R_IMM,&ORA,},
    [0x0a]={&Cycle0_IMP,&ASLA,},
    [0x0b]={&Cycle0_IMP,&ILL,},
    [0x0c]={&Cycle0_IMP,&ILL,},
    [0x0d]={&Cycle0_R_ABS,&ORA,},
    [0x0e]={&Cycle0_RMW_ABS,&ASL,},
    [0x0f]={&Cycle0_IMP,&ILL,},
    [0x10]={&Cycle0_Branch,&BPL,},
    [0x11]={&Cycle0_R_INY,&ORA,},
    [0x12]={&Cycle0_IMP,&ILL,},
    [0x13]={&Cycle0_IMP,&ILL,},
    [0x14]={&Cycle0_IMP,&ILL,},
    [0x15]={&Cycle0_R_ZPX,&ORA,},
    [0x16]={&Cycle0_RMW_ZPX,&ASL,},
    [0x17]={&Cycle0_IMP,&ILL,},
    [0x18]={&Cycle0_IMP,&CLC,},
    [0x19]={&Cycle0_R_ABY,&ORA,},
    [0x1a]={&Cycle0_IMP,&ILL,},
    [0x1b]={&Cycle0_IMP,&ILL,},
    [0x1c]={&Cycle0_IMP,&ILL,},
    [0x1d]={&Cycle0_R_ABX,&ORA,},
    [0x1e]={&Cycle0_RMW_ABX,&ASL,},
    [0x1f]={&Cycle0_IMP,&ILL,},
    [0x20]={&Cycle0_JSR,NULL,},
    [0x21]={&Cycle0_R_INX,&AND,},
    [0x22]={&Cycle0_IMP,&ILL,},
    [0x23]={&Cycle0_IMP,&ILL,},
    [0x24]={&Cycle0_R_ZPG,&BIT,},
    [0x25]={&Cycle0_R_ZPG,&AND,},
    [0x26]={&Cycle0_RMW_ZPG,&ROL,},
    [0x27]={&Cycle0_IMP,&ILL,},
    [0x28]={&Cycle0_Pop,&PLP,},
    [0x29]={&Cycle0_R_IMM,&AND,},
    [0x2a]={&Cycle0_IMP,&ROLA,},
    [0x2b]={&Cycle0_IMP,&ILL,},
    [0x2c]={&Cycle0_R_ABS,&BIT,},
    [0x2d]={&Cycle0_R_ABS,&AND,},
    [0x2e]={&Cycle0_RMW_ABS,&ROL,},
    [0x2f]={&Cycle0_IMP,&ILL,},
    [0x30]={&Cycle0_Branch,&BMI,},
    [0x31]={&Cycle0_R_INY,&AND,},
    [0x32]={&Cycle0_IMP,&ILL,},
    [0x33]={&Cycle0_IMP,&ILL,},
    [0x34]={&Cycle0_IMP,&ILL,},
    [0x35]={&Cycle0_R_ZPX,&AND,},
    [0x36]={&Cycle0_RMW_ZPX,&ROL,},
    [0x37]={&Cycle0_IMP,&ILL,},
    [0x38]={&Cycle0_IMP,&SEC,},
    [0x39]={&Cycle0_R_ABY,&AND,},
    [0x3a]={&Cycle0_IMP,&ILL,},
    [0x3b]={&Cycle0_IMP,&ILL,},
    [0x3c]={&Cycle0_IMP,&ILL,},
    [0x3d]={&Cycle0_R_ABX,&AND,},
    [0x3e]={&Cycle0_RMW_ABX,&ROL,},
    [0x3f]={&Cycle0_IMP,&ILL,},
    [0x40]={&Cycle0_RTI,NULL,},
    [0x41]={&Cycle0_R_INX,&EOR,},
    [0x42]={&Cycle0_IMP,&ILL,},
    [0x43]={&Cycle0_IMP,&ILL,},
    [0x44]={&Cycle0_IMP,&ILL,},
    [0x45]={&Cycle0_R_ZPG,&EOR,},
    [0x46]={&Cycle0_RMW_ZPG,&LSR,},
    [0x47]={&Cycle0_IMP,&ILL,},
    [0x48]={&Cycle0_Push,&PHA,},
    [0x49]={&Cycle0_R_IMM,&EOR,},
    [0x4a]={&Cycle0_IMP,&LSRA,},
    [0x4b]={&Cycle0_IMP,&ILL,},
    [0x4c]={&Cycle0_JMP_ABS,NULL,},
    [0x4d]={&Cycle0_R_ABS,&EOR,},
    [0x4e]={&Cycle0_RMW_ABS,&LSR,},
    [0x4f]={&Cycle0_IMP,&ILL,},
    [0x50]={&Cycle0_Branch,&BVC,},
    [0x51]={&Cycle0_R_INY,&EOR,},
    [0x52]={&Cycle0_IMP,&ILL,},
    [0x53]={&Cycle0_IMP,&ILL,},
    [0x54]={&Cycle0_IMP,&ILL,},
    [0x55]={&Cycle0_R_ZPX,&EOR,},
    [0x56]={&Cycle0_RMW_ZPX,&LSR,},
    [0x57]={&Cycle0_IMP,&ILL,},
    [0x58]={&Cycle0_IMP,&CLI,},
    [0x59]={&Cycle0_R_ABY,&EOR,},
    [0x5a]={&Cycle0_IMP,&ILL,},
    [0x5b]={&Cycle0_IMP,&ILL,},
    [0x5c]={&Cycle0_IMP,&ILL,},
    [0x5d]={&Cycle0_R_ABX,&EOR,},
    [0x5e]={&Cycle0_RMW_ABX,&LSR,},
    [0x5f]={&Cycle0_IMP,&ILL,},
    [0x60]={&Cycle0_RTS,NULL,},
    [0x61]={&Cycle0_R_INX,&ADC,},
    [0x62]={&Cycle0_IMP,&ILL,},
    [0x63]={&Cycle0_IMP,&ILL,},
    [0x64]={&Cycle0_IMP,&ILL,},
    [0x65]={&Cycle0_R_ZPG,&ADC,},
    [0x66]={&Cycle0_RMW_ZPG,&ROR,},
    [0x67]={&Cycle0_IMP,&ILL,},
    [0x68]={&Cycle0_Pop,&PLA,},
    [0x69]={&Cycle0_R_IMM,&ADC,},
    [0x6a]={&Cycle0_IMP,&RORA,},
    [0x6b]={&Cycle0_IMP,&ILL,},
    [0x6c]={&Cycle0_JMP_IND,NULL,},
    [0x6d]={&Cycle0_R_ABS,&ADC,},
    [0x6e]={&Cycle0_RMW_ABS,&ROR,},
    [0x6f]={&Cycle0_IMP,&ILL,},
    [0x70]={&Cycle0_Branch,&BVS,},
    [0x71]={&Cycle0_R_INY,&ADC,},
    [0x72]={&Cycle0_IMP,&ILL,},
    [0x73]={&Cycle0_IMP,&ILL,},
    [0x74]={&Cycle0_IMP,&ILL,},
    [0x75]={&Cycle0_R_ZPX,&ADC,},
    [0x76]={&Cycle0_RMW_ZPX,&ROR,},
    [0x77]={&Cycle0_IMP,&ILL,},
    [0x78]={&Cycle0_IMP,&SEI,},
    [0x79]={&Cycle0_R_ABY,&ADC,},
    [0x7a]={&Cycle0_IMP,&ILL,},
    [0x7b]={&Cycle0_IMP,&ILL,},
    [0x7c]={&Cycle0_IMP,&ILL,},
    [0x7d]={&Cycle0_R_ABX,&ADC,},
    [0x7e]={&Cycle0_RMW_ABX,&ROR,},
    [0x7f]={&Cycle0_IMP,&ILL,},
    [0x80]={&Cycle0_IMP,&ILL,},
    [0x81]={&Cycle0_W_INX,&STA,},
    [0x82]={&Cycle0_IMP,&ILL,},
    [0x83]={&Cycle0_IMP,&ILL,},
    [0x84]={&Cycle0_W_ZPG,&STY,},
    [0x85]={&Cycle0_W_ZPG,&STA,},
    [0x86]={&Cycle0_W_ZPG,&STX,},
    [0x87]={&Cycle0_IMP,&ILL,},
    [0x88]={&Cycle0_IMP,&DEY,},
    [0x89]={&Cycle0_IMP,&ILL,},
    [0x8a]={&Cycle0_IMP,&TXA,},
    [0x8b]={&Cycle0_IMP,&ILL,},
    [0x8c]={&Cycle0_W_ABS,&STY,},
    [0x8d]={&Cycle0_W_ABS,&STA,},
    [0x8e]={&Cycle0_W_ABS,&STX,},
    [0x8f]={&Cycle0_IMP,&ILL,},
    [0x90]={&Cycle0_Branch,&BCC,},
    [0x91]={&Cycle0_W_INY,&STA,},
    [0x92]={&Cycle0_IMP,&ILL,},
    [0x93]={&Cycle0_IMP,&ILL,},
    [0x94]={&Cycle0_W_ZPX,&STY,},
    [0x95]={&Cycle0_W_ZPX,&STA,},
    [0x96]={&Cycle0_W_ZPY,&STX,},
    [0x97]={&Cycle0_IMP,&ILL,},
    [0x98]={&Cycle0_IMP,&TYA,},
    [0x99]={&Cycle0_W_ABY,&STA,},
    [0x9a]={&Cycle0_IMP,&TXS,},
    [0x9b]={&Cycle0_IMP,&ILL,},
    [0x9c]={&Cycle0_IMP,&ILL,},
    [0x9d]={&Cycle0_W_ABX,&STA,},
    [0x9e]={&Cycle0_IMP,&ILL,},
    [0x9f]={&Cycle0_IMP,&ILL,},
    [0xa0]={&Cycle0_R_IMM,&LDY,},
    [0xa1]={&Cycle0_R_INX,&LDA,},
    [0xa2]={&Cycle0_R_IMM,&LDX,},
    [0xa3]={&Cycle0_IMP,&ILL,},
    [0xa4]={&Cycle0_R_ZPG,&LDY,},
    [0xa5]={&Cycle0_R_ZPG,&LDA,},
    [0xa6]={&Cycle0_R_ZPG,&LDX,},
    [0xa7]={&Cycle0_IMP,&ILL,},
    [0xa8]={&Cycle0_IMP,&TAY,},
    [0xa9]={&Cycle0_R_IMM,&LDA,},
    [0xaa]={&Cycle0_IMP,&TAX,},
    [0xab]={&Cycle0_IMP,&ILL,},
    [0xac]={&Cycle0_R_ABS,&LDY,},
    [0xad]={&Cycle0_R_ABS,&LDA,},
    [0xae]={&Cycle0_R_ABS,&LDX,},
    [0xaf]={&Cycle0_IMP,&ILL,},
    [0xb0]={&Cycle0_Branch,&BCS,},
    [0xb1]={&Cycle0_R_INY,&LDA,},
    [0xb2]={&Cycle0_IMP,&ILL,},
    [0xb3]={&Cycle0_IMP,&ILL,},
    [0xb4]={&Cycle0_R_ZPX,&LDY,},
    [0xb5]={&Cycle0_R_ZPX,&LDA,},
    [0xb6]={&Cycle0_R_ZPY,&LDX,},
    [0xb7]={&Cycle0_IMP,&ILL,},
    [0xb8]={&Cycle0_IMP,&CLV,},
    [0xb9]={&Cycle0_R_ABY,&LDA,},
    [0xba]={&Cycle0_IMP,&TSX,},
    [0xbb]={&Cycle0_IMP,&ILL,},
    [0xbc]={&Cycle0_R_ABX,&LDY,},
    [0xbd]={&Cycle0_R_ABX,&LDA,},
    [0xbe]={&Cycle0_R_ABY,&LDX,},
    [0xbf]={&Cycle0_IMP,&ILL,},
    [0xc0]={&Cycle0_R_IMM,&CPY,},
    [0xc1]={&Cycle0_R_INX,&CMP,},
    [0xc2]={&Cycle0_IMP,&ILL,},
    [0xc3]={&Cycle0_IMP,&ILL,},
    [0xc4]={&Cycle0_R_ZPG,&CPY,},
    [0xc5]={&Cycle0_R_ZPG,&CMP,},
    [0xc6]={&Cycle0_RMW_ZPG,&DEC,},
    [0xc7]={&Cycle0_IMP,&ILL,},
    [0xc8]={&Cycle0_IMP,&INY,},
    [0xc9]={&Cycle0_R_IMM,&CMP,},
    [0xca]={&Cycle0_IMP,&DEX,},
    [0xcb]={&Cycle0_IMP,&ILL,},
    [0xcc]={&Cycle0_R_ABS,&CPY,},
    [0xcd]={&Cycle0_R_ABS,&CMP,},
    [0xce]={&Cycle0_RMW_ABS,&DEC,},
    [0xcf]={&Cycle0_IMP,&ILL,},
    [0xd0]={&Cycle0_Branch,&BNE,},
    [0xd1]={&Cycle0_R_INY,&CMP,},
    [0xd2]={&Cycle0_IMP,&ILL,},
    [0xd3]={&Cycle0_IMP,&ILL,},
    [0xd4]={&Cycle0_IMP,&ILL,},
    [0xd5]={&Cycle0_R_ZPX,&CMP,},
    [0xd6]={&Cycle0_RMW_ZPX,&DEC,},
    [0xd7]={&Cycle0_IMP,&ILL,},
    [0xd8]={&Cycle0_IMP,&CLD,},
    [0xd9]={&Cycle0_R_ABY,&CMP,},
    [0xda]={&Cycle0_IMP,&ILL,},
    [0xdb]={&Cycle0_IMP,&ILL,},
    [0xdc]={&Cycle0_IMP,&ILL,},
    [0xdd]={&Cycle0_R_ABX,&CMP,},
    [0xde]={&Cycle0_RMW_ABX,&DEC,},
    [0xdf]={&Cycle0_IMP,&ILL,},
    [0xe0]={&Cycle0_R_IMM,&CPX,},
    [0xe1]={&Cycle0_R_INX,&SBC,},
    [0xe2]={&Cycle0_IMP,&ILL,},
    [0xe3]={&Cycle0_IMP,&ILL,},
    [0xe4]={&Cycle0_R_ZPG,&CPX,},
    [0xe5]={&Cycle0_R_ZPG,&SBC,},
    [0xe6]={&Cycle0_RMW_ZPG,&INC,},
    [0xe7]={&Cycle0_IMP,&ILL,},
    [0xe8]={&Cycle0_IMP,&INX,},
    [0xe9]={&Cycle0_R_IMM,&SBC,},
    [0xea]={&Cycle0_IMP,&NOP,},
    [0xeb]={&Cycle0_IMP,&ILL,},
    [0xec]={&Cycle0_R_ABS,&CPX,},
    [0xed]={&Cycle0_R_ABS,&SBC,},
    [0xee]={&Cycle0_RMW_ABS,&INC,},
    [0xef]={&Cycle0_IMP,&ILL,},
    [0xf0]={&Cycle0_Branch,&BEQ,},
    [0xf1]={&Cycle0_R_INY,&SBC,},
    [0xf2]={&Cycle0_IMP,&ILL,},
    [0xf3]={&Cycle0_IMP,&ILL,},
    [0xf4]={&Cycle0_IMP,&ILL,},
    [0xf5]={&Cycle0_R_ZPX,&SBC,},
    [0xf6]={&Cycle0_RMW_ZPX,&INC,},
    [0xf7]={&Cycle0_IMP,&ILL,},
    [0xf8]={&Cycle0_IMP,&SED,},
    [0xf9]={&Cycle0_R_ABY,&SBC,},
    [0xfa]={&Cycle0_IMP,&ILL,},
    [0xfb]={&Cycle0_IMP,&ILL,},
    [0xfc]={&Cycle0_IMP,&ILL,},
    [0xfd]={&Cycle0_R_ABX,&SBC,},
    [0xfe]={&Cycle0_RMW_ABX,&INC,},
    [0xff]={&Cycle0_IMP,&ILL,},
};

static const M6502DisassemblyInfo g_defined_disassembly_info[256]={
    [0x00]={.mnemonic="brk",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x01]={.mnemonic="ora",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x02]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x03]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x04]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x05]={.mnemonic="ora",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x06]={.mnemonic="asl",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x07]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x08]={.mnemonic="php",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x09]={.mnemonic="ora",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0a]={.mnemonic="asl",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x0c]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x0d]={.mnemonic="ora",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0e]={.mnemonic="asl",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x10]={.mnemonic="bpl",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x11]={.mnemonic="ora",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x12]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x13]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x14]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x15]={.mnemonic="ora",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x16]={.mnemonic="asl",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x17]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x18]={.mnemonic="clc",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x19]={.mnemonic="ora",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1a]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x1b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x1c]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x1d]={.mnemonic="ora",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1e]={.mnemonic="asl",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x20]={.mnemonic="jsr",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=1},
    [0x21]={.mnemonic="and",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x22]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x23]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x24]={.mnemonic="bit",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x25]={.mnemonic="and",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x26]={.mnemonic="rol",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x27]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x28]={.mnemonic="plp",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x29]={.mnemonic="and",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2a]={.mnemonic="rol",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x2c]={.mnemonic="bit",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2d]={.mnemonic="and",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2e]={.mnemonic="rol",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x30]={.mnemonic="bmi",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x31]={.mnemonic="and",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x32]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x33]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x34]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x35]={.mnemonic="and",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x36]={.mnemonic="rol",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x37]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x38]={.mnemonic="sec",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x39]={.mnemonic="and",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3a]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x3b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x3c]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x3d]={.mnemonic="and",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3e]={.mnemonic="rol",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x40]={.mnemonic="rti",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x41]={.mnemonic="eor",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x42]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x43]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x44]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x45]={.mnemonic="eor",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x46]={.mnemonic="lsr",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x47]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x48]={.mnemonic="pha",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x49]={.mnemonic="eor",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4a]={.mnemonic="lsr",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x4c]={.mnemonic="jmp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x4d]={.mnemonic="eor",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4e]={.mnemonic="lsr",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x50]={.mnemonic="bvc",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x51]={.mnemonic="eor",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x52]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x53]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x54]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x55]={.mnemonic="eor",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x56]={.mnemonic="lsr",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x57]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x58]={.mnemonic="cli",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x59]={.mnemonic="eor",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5a]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x5b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x5c]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x5d]={.mnemonic="eor",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5e]={.mnemonic="lsr",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x60]={.mnemonic="rts",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x61]={.mnemonic="adc",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x62]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x63]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x64]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x65]={.mnemonic="adc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x66]={.mnemonic="ror",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x67]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x68]={.mnemonic="pla",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x69]={.mnemonic="adc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6a]={.mnemonic="ror",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x6c]={.mnemonic="jmp",.mode=M6502AddrMode_IND,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x6d]={.mnemonic="adc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6e]={.mnemonic="ror",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x70]={.mnemonic="bvs",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x71]={.mnemonic="adc",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x72]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x73]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x74]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x75]={.mnemonic="adc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x76]={.mnemonic="ror",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x77]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x78]={.mnemonic="sei",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x79]={.mnemonic="adc",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7a]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x7b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x7c]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x7d]={.mnemonic="adc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7e]={.mnemonic="ror",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x80]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x81]={.mnemonic="sta",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x82]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x83]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x84]={.mnemonic="sty",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x85]={.mnemonic="sta",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x86]={.mnemonic="stx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x87]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x88]={.mnemonic="dey",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x89]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x8a]={.mnemonic="txa",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x8c]={.mnemonic="sty",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8d]={.mnemonic="sta",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8e]={.mnemonic="stx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x90]={.mnemonic="bcc",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x91]={.mnemonic="sta",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x92]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x93]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x94]={.mnemonic="sty",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x95]={.mnemonic="sta",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x96]={.mnemonic="stx",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x97]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x98]={.mnemonic="tya",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x99]={.mnemonic="sta",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9a]={.mnemonic="txs",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9b]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x9c]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x9d]={.mnemonic="sta",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9e]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x9f]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xa0]={.mnemonic="ldy",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa1]={.mnemonic="lda",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa2]={.mnemonic="ldx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa3]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xa4]={.mnemonic="ldy",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa5]={.mnemonic="lda",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa6]={.mnemonic="ldx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa7]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xa8]={.mnemonic="tay",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa9]={.mnemonic="lda",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xaa]={.mnemonic="tax",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xab]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xac]={.mnemonic="ldy",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xad]={.mnemonic="lda",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xae]={.mnemonic="ldx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xaf]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xb0]={.mnemonic="bcs",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xb1]={.mnemonic="lda",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb2]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xb3]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xb4]={.mnemonic="ldy",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb5]={.mnemonic="lda",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb6]={.mnemonic="ldx",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb7]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xb8]={.mnemonic="clv",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb9]={.mnemonic="lda",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xba]={.mnemonic="tsx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbb]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xbc]={.mnemonic="ldy",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbd]={.mnemonic="lda",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbe]={.mnemonic="ldx",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbf]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xc0]={.mnemonic="cpy",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc1]={.mnemonic="cmp",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc2]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xc3]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xc4]={.mnemonic="cpy",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc5]={.mnemonic="cmp",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc6]={.mnemonic="dec",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc7]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xc8]={.mnemonic="iny",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc9]={.mnemonic="cmp",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xca]={.mnemonic="dex",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcb]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xcc]={.mnemonic="cpy",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcd]={.mnemonic="cmp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xce]={.mnemonic="dec",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcf]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd0]={.mnemonic="bne",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xd1]={.mnemonic="cmp",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd2]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd3]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd4]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd5]={.mnemonic="cmp",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd6]={.mnemonic="dec",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd7]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd8]={.mnemonic="cld",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd9]={.mnemonic="cmp",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xda]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xdb]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xdc]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xdd]={.mnemonic="cmp",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xde]={.mnemonic="dec",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdf]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xe0]={.mnemonic="cpx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe1]={.mnemonic="sbc",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe2]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xe3]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xe4]={.mnemonic="cpx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe5]={.mnemonic="sbc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe6]={.mnemonic="inc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe7]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xe8]={.mnemonic="inx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe9]={.mnemonic="sbc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xea]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xeb]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xec]={.mnemonic="cpx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xed]={.mnemonic="sbc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xee]={.mnemonic="inc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xef]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf0]={.mnemonic="beq",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xf1]={.mnemonic="sbc",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf2]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf3]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf4]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf5]={.mnemonic="sbc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf6]={.mnemonic="inc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf7]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf8]={.mnemonic="sed",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf9]={.mnemonic="sbc",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfa]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xfb]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xfc]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xfd]={.mnemonic="sbc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfe]={.mnemonic="inc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xff]={.mnemonic="???",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
};

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static const M6502Fns g_nmos6502_fns[256]={
    [0x00]={&Cycle0_Interrupt,NULL,},
    [0x01]={&Cycle0_R_INX,&ORA,},
    [0x02]={&Cycle0_HLT,NULL,},
    [0x03]={&Cycle0_RMW_INX,&SLO,},
    [0x04]={&Cycle0_R_ZPG,&NOP,},
    [0x05]={&Cycle0_R_ZPG,&ORA,},
    [0x06]={&Cycle0_RMW_ZPG,&ASL,},
    [0x07]={&Cycle0_RMW_ZPG,&SLO,},
    [0x08]={&Cycle0_Push,&PHP,},
    [0x09]={&Cycle0_R_IMM,&ORA,},
    [0x0a]={&Cycle0_IMP,&ASLA,},
    [0x0b]={&Cycle0_R_IMM,&ANC,},
    [0x0c]={&Cycle0_R_ABS,&NOP,},
    [0x0d]={&Cycle0_R_ABS,&ORA,},
    [0x0e]={&Cycle0_RMW_ABS,&ASL,},
    [0x0f]={&Cycle0_RMW_ABS,&SLO,},
    [0x10]={&Cycle0_Branch,&BPL,},
    [0x11]={&Cycle0_R_INY,&ORA,},
    [0x12]={&Cycle0_HLT,NULL,},
    [0x13]={&Cycle0_RMW_INY,&SLO,},
    [0x14]={&Cycle0_R_ZPY,&NOP,},
    [0x15]={&Cycle0_R_ZPX,&ORA,},
    [0x16]={&Cycle0_RMW_ZPX,&ASL,},
    [0x17]={&Cycle0_RMW_ZPX,&SLO,},
    [0x18]={&Cycle0_IMP,&CLC,},
    [0x19]={&Cycle0_R_ABY,&ORA,},
    [0x1a]={&Cycle0_IMP,&NOP,},
    [0x1b]={&Cycle0_RMW_ABY,&SLO,},
    [0x1c]={&Cycle0_R_ABX,&NOP,},
    [0x1d]={&Cycle0_R_ABX,&ORA,},
    [0x1e]={&Cycle0_RMW_ABX,&ASL,},
    [0x1f]={&Cycle0_RMW_ABX,&SLO,},
    [0x20]={&Cycle0_JSR,NULL,},
    [0x21]={&Cycle0_R_INX,&AND,},
    [0x22]={&Cycle0_HLT,NULL,},
    [0x23]={&Cycle0_RMW_INX,&RLA,},
    [0x24]={&Cycle0_R_ZPG,&BIT,},
    [0x25]={&Cycle0_R_ZPG,&AND,},
    [0x26]={&Cycle0_RMW_ZPG,&ROL,},
    [0x27]={&Cycle0_RMW_ZPG,&RLA,},
    [0x28]={&Cycle0_Pop,&PLP,},
    [0x29]={&Cycle0_R_IMM,&AND,},
    [0x2a]={&Cycle0_IMP,&ROLA,},
    [0x2b]={&Cycle0_R_IMM,&ANC,},
    [0x2c]={&Cycle0_R_ABS,&BIT,},
    [0x2d]={&Cycle0_R_ABS,&AND,},
    [0x2e]={&Cycle0_RMW_ABS,&ROL,},
    [0x2f]={&Cycle0_RMW_ABS,&RLA,},
    [0x30]={&Cycle0_Branch,&BMI,},
    [0x31]={&Cycle0_R_INY,&AND,},
    [0x32]={&Cycle0_HLT,NULL,},
    [0x33]={&Cycle0_RMW_INY,&RLA,},
    [0x34]={&Cycle0_R_ZPY,&NOP,},
    [0x35]={&Cycle0_R_ZPX,&AND,},
    [0x36]={&Cycle0_RMW_ZPX,&ROL,},
    [0x37]={&Cycle0_RMW_ZPX,&RLA,},
    [0x38]={&Cycle0_IMP,&SEC,},
    [0x39]={&Cycle0_R_ABY,&AND,},
    [0x3a]={&Cycle0_IMP,&NOP,},
    [0x3b]={&Cycle0_RMW_ABY,&RLA,},
    [0x3c]={&Cycle0_R_ABX,&NOP,},
    [0x3d]={&Cycle0_R_ABX,&AND,},
    [0x3e]={&Cycle0_RMW_ABX,&ROL,},
    [0x3f]={&Cycle0_RMW_ABX,&RLA,},
    [0x40]={&Cycle0_RTI,NULL,},
    [0x41]={&Cycle0_R_INX,&EOR,},
    [0x42]={&Cycle0_HLT,NULL,},
    [0x43]={&Cycle0_RMW_INX,&SRE,},
    [0x44]={&Cycle0_R_ZPG,&NOP,},
    [0x45]={&Cycle0_R_ZPG,&EOR,},
    [0x46]={&Cycle0_RMW_ZPG,&LSR,},
    [0x47]={&Cycle0_RMW_ZPG,&SRE,},
    [0x48]={&Cycle0_Push,&PHA,},
    [0x49]={&Cycle0_R_IMM,&EOR,},
    [0x4a]={&Cycle0_IMP,&LSRA,},
    [0x4b]={&Cycle0_R_IMM,&ASR,},
    [0x4c]={&Cycle0_JMP_ABS,NULL,},
    [0x4d]={&Cycle0_R_ABS,&EOR,},
    [0x4e]={&Cycle0_RMW_ABS,&LSR,},
    [0x4f]={&Cycle0_RMW_ABS,&SRE,},
    [0x50]={&Cycle0_Branch,&BVC,},
    [0x51]={&Cycle0_R_INY,&EOR,},
    [0x52]={&Cycle0_HLT,NULL,},
    [0x53]={&Cycle0_RMW_INY,&SRE,},
    [0x54]={&Cycle0_R_ZPY,&NOP,},
    [0x55]={&Cycle0_R_ZPX,&EOR,},
    [0x56]={&Cycle0_RMW_ZPX,&LSR,},
    [0x57]={&Cycle0_RMW_ZPX,&SRE,},
    [0x58]={&Cycle0_IMP,&CLI,},
    [0x59]={&Cycle0_R_ABY,&EOR,},
    [0x5a]={&Cycle0_IMP,&NOP,},
    [0x5b]={&Cycle0_RMW_ABY,&SRE,},
    [0x5c]={&Cycle0_R_ABX,&NOP,},
    [0x5d]={&Cycle0_R_ABX,&EOR,},
    [0x5e]={&Cycle0_RMW_ABX,&LSR,},
    [0x5f]={&Cycle0_RMW_ABX,&SRE,},
    [0x60]={&Cycle0_RTS,NULL,},
    [0x61]={&Cycle0_R_INX,&ADC,},
    [0x62]={&Cycle0_HLT,NULL,},
    [0x63]={&Cycle0_RMW_INX,&RRA,},
    [0x64]={&Cycle0_R_ZPG,&NOP,},
    [0x65]={&Cycle0_R_ZPG,&ADC,},
    [0x66]={&Cycle0_RMW_ZPG,&ROR,},
    [0x67]={&Cycle0_RMW_ZPG,&RRA,},
    [0x68]={&Cycle0_Pop,&PLA,},
    [0x69]={&Cycle0_R_IMM,&ADC,},
    [0x6a]={&Cycle0_IMP,&RORA,},
    [0x6b]={&Cycle0_R_IMM,&ARR,},
    [0x6c]={&Cycle0_JMP_IND,NULL,},
    [0x6d]={&Cycle0_R_ABS,&ADC,},
    [0x6e]={&Cycle0_RMW_ABS,&ROR,},
    [0x6f]={&Cycle0_RMW_ABS,&RRA,},
    [0x70]={&Cycle0_Branch,&BVS,},
    [0x71]={&Cycle0_R_INY,&ADC,},
    [0x72]={&Cycle0_HLT,NULL,},
    [0x73]={&Cycle0_RMW_INY,&RRA,},
    [0x74]={&Cycle0_R_ZPY,&NOP,},
    [0x75]={&Cycle0_R_ZPX,&ADC,},
    [0x76]={&Cycle0_RMW_ZPX,&ROR,},
    [0x77]={&Cycle0_RMW_ZPX,&RRA,},
    [0x78]={&Cycle0_IMP,&SEI,},
    [0x79]={&Cycle0_R_ABY,&ADC,},
    [0x7a]={&Cycle0_IMP,&NOP,},
    [0x7b]={&Cycle0_RMW_ABY,&RRA,},
    [0x7c]={&Cycle0_R_ABX,&NOP,},
    [0x7d]={&Cycle0_R_ABX,&ADC,},
    [0x7e]={&Cycle0_RMW_ABX,&ROR,},
    [0x7f]={&Cycle0_RMW_ABX,&RRA,},
    [0x80]={&Cycle0_R_IMM,&NOP,},
    [0x81]={&Cycle0_W_INX,&STA,},
    [0x82]={&Cycle0_R_IMM,&NOP,},
    [0x83]={&Cycle0_W_INX,&SAX,},
    [0x84]={&Cycle0_W_ZPG,&STY,},
    [0x85]={&Cycle0_W_ZPG,&STA,},
    [0x86]={&Cycle0_W_ZPG,&STX,},
    [0x87]={&Cycle0_W_ZPG,&SAX,},
    [0x88]={&Cycle0_IMP,&DEY,},
    [0x89]={&Cycle0_R_IMM,&NOP,},
    [0x8a]={&Cycle0_IMP,&TXA,},
    [0x8b]={&Cycle0_R_IMM,&ANE,},
    [0x8c]={&Cycle0_W_ABS,&STY,},
    [0x8d]={&Cycle0_W_ABS,&STA,},
    [0x8e]={&Cycle0_W_ABS,&STX,},
    [0x8f]={&Cycle0_W_ABS,&SAX,},
    [0x90]={&Cycle0_Branch,&BCC,},
    [0x91]={&Cycle0_W_INY,&STA,},
    [0x92]={&Cycle0_HLT,NULL,},
    [0x93]={&Cycle0_W_INY_BROKEN_NMOS,&SHA,},
    [0x94]={&Cycle0_W_ZPX,&STY,},
    [0x95]={&Cycle0_W_ZPX,&STA,},
    [0x96]={&Cycle0_W_ZPY,&STX,},
    [0x97]={&Cycle0_W_ZPY,&SAX,},
    [0x98]={&Cycle0_IMP,&TYA,},
    [0x99]={&Cycle0_W_ABY,&STA,},
    [0x9a]={&Cycle0_IMP,&TXS,},
    [0x9b]={&Cycle0_W_ABY_BROKEN_NMOS,&SHS,},
    [0x9c]={&Cycle0_W_ABX_BROKEN_NMOS,&SHY,},
    [0x9d]={&Cycle0_W_ABX,&STA,},
    [0x9e]={&Cycle0_W_ABY_BROKEN_NMOS,&SHX,},
    [0x9f]={&Cycle0_W_ABY_BROKEN_NMOS,&SHA,},
    [0xa0]={&Cycle0_R_IMM,&LDY,},
    [0xa1]={&Cycle0_R_INX,&LDA,},
    [0xa2]={&Cycle0_R_IMM,&LDX,},
    [0xa3]={&Cycle0_R_INX,&LAX,},
    [0xa4]={&Cycle0_R_ZPG,&LDY,},
    [0xa5]={&Cycle0_R_ZPG,&LDA,},
    [0xa6]={&Cycle0_R_ZPG,&LDX,},
    [0xa7]={&Cycle0_R_ZPG,&LAX,},
    [0xa8]={&Cycle0_IMP,&TAY,},
    [0xa9]={&Cycle0_R_IMM,&LDA,},
    [0xaa]={&Cycle0_IMP,&TAX,},
    [0xab]={&Cycle0_R_IMM,&LXA,},
    [0xac]={&Cycle0_R_ABS,&LDY,},
    [0xad]={&Cycle0_R_ABS,&LDA,},
    [0xae]={&Cycle0_R_ABS,&LDX,},
    [0xaf]={&Cycle0_R_ABS,&LAX,},
    [0xb0]={&Cycle0_Branch,&BCS,},
    [0xb1]={&Cycle0_R_INY,&LDA,},
    [0xb2]={&Cycle0_HLT,NULL,},
    [0xb3]={&Cycle0_R_INY,&LAX,},
    [0xb4]={&Cycle0_R_ZPX,&LDY,},
    [0xb5]={&Cycle0_R_ZPX,&LDA,},
    [0xb6]={&Cycle0_R_ZPY,&LDX,},
    [0xb7]={&Cycle0_R_ZPY,&LAX,},
    [0xb8]={&Cycle0_IMP,&CLV,},
    [0xb9]={&Cycle0_R_ABY,&LDA,},
    [0xba]={&Cycle0_IMP,&TSX,},
    [0xbb]={&Cycle0_R_ABY,&LDS,},
    [0xbc]={&Cycle0_R_ABX,&LDY,},
    [0xbd]={&Cycle0_R_ABX,&LDA,},
    [0xbe]={&Cycle0_R_ABY,&LDX,},
    [0xbf]={&Cycle0_R_ABY,&LAX,},
    [0xc0]={&Cycle0_R_IMM,&CPY,},
    [0xc1]={&Cycle0_R_INX,&CMP,},
    [0xc2]={&Cycle0_R_IMM,&NOP,},
    [0xc3]={&Cycle0_RMW_INX,&DCP,},
    [0xc4]={&Cycle0_R_ZPG,&CPY,},
    [0xc5]={&Cycle0_R_ZPG,&CMP,},
    [0xc6]={&Cycle0_RMW_ZPG,&DEC,},
    [0xc7]={&Cycle0_RMW_ZPG,&DCP,},
    [0xc8]={&Cycle0_IMP,&INY,},
    [0xc9]={&Cycle0_R_IMM,&CMP,},
    [0xca]={&Cycle0_IMP,&DEX,},
    [0xcb]={&Cycle0_R_IMM,&SBX,},
    [0xcc]={&Cycle0_R_ABS,&CPY,},
    [0xcd]={&Cycle0_R_ABS,&CMP,},
    [0xce]={&Cycle0_RMW_ABS,&DEC,},
    [0xcf]={&Cycle0_RMW_ABS,&DCP,},
    [0xd0]={&Cycle0_Branch,&BNE,},
    [0xd1]={&Cycle0_R_INY,&CMP,},
    [0xd2]={&Cycle0_HLT,NULL,},
    [0xd3]={&Cycle0_RMW_INY,&DCP,},
    [0xd4]={&Cycle0_R_ZPY,&NOP,},
    [0xd5]={&Cycle0_R_ZPX,&CMP,},
    [0xd6]={&Cycle0_RMW_ZPX,&DEC,},
    [0xd7]={&Cycle0_RMW_ZPX,&DCP,},
    [0xd8]={&Cycle0_IMP,&CLD,},
    [0xd9]={&Cycle0_R_ABY,&CMP,},
    [0xda]={&Cycle0_IMP,&NOP,},
    [0xdb]={&Cycle0_RMW_ABY,&DCP,},
    [0xdc]={&Cycle0_R_ABX,&NOP,},
    [0xdd]={&Cycle0_R_ABX,&CMP,},
    [0xde]={&Cycle0_RMW_ABX,&DEC,},
    [0xdf]={&Cycle0_RMW_ABX,&DCP,},
    [0xe0]={&Cycle0_R_IMM,&CPX,},
    [0xe1]={&Cycle0_R_INX,&SBC,},
    [0xe2]={&Cycle0_R_IMM,&NOP,},
    [0xe3]={&Cycle0_RMW_INX,&ISB,},
    [0xe4]={&Cycle0_R_ZPG,&CPX,},
    [0xe5]={&Cycle0_R_ZPG,&SBC,},
    [0xe6]={&Cycle0_RMW_ZPG,&INC,},
    [0xe7]={&Cycle0_RMW_ZPG,&ISB,},
    [0xe8]={&Cycle0_IMP,&INX,},
    [0xe9]={&Cycle0_R_IMM,&SBC,},
    [0xea]={&Cycle0_IMP,&NOP,},
    [0xeb]={&Cycle0_R_IMM,&SBC,},
    [0xec]={&Cycle0_R_ABS,&CPX,},
    [0xed]={&Cycle0_R_ABS,&SBC,},
    [0xee]={&Cycle0_RMW_ABS,&INC,},
    [0xef]={&Cycle0_RMW_ABS,&ISB,},
    [0xf0]={&Cycle0_Branch,&BEQ,},
    [0xf1]={&Cycle0_R_INY,&SBC,},
    [0xf2]={&Cycle0_HLT,NULL,},
    [0xf3]={&Cycle0_RMW_INY,&ISB,},
    [0xf4]={&Cycle0_R_ZPY,&NOP,},
    [0xf5]={&Cycle0_R_ZPX,&SBC,},
    [0xf6]={&Cycle0_RMW_ZPX,&INC,},
    [0xf7]={&Cycle0_RMW_ZPX,&ISB,},
    [0xf8]={&Cycle0_IMP,&SED,},
    [0xf9]={&Cycle0_R_ABY,&SBC,},
    [0xfa]={&Cycle0_IMP,&NOP,},
    [0xfb]={&Cycle0_RMW_ABY,&ISB,},
    [0xfc]={&Cycle0_R_ABX,&NOP,},
    [0xfd]={&Cycle0_R_ABX,&SBC,},
    [0xfe]={&Cycle0_RMW_ABX,&INC,},
    [0xff]={&Cycle0_RMW_ABX,&ISB,},
};

static const M6502DisassemblyInfo g_nmos6502_disassembly_info[256]={
    [0x00]={.mnemonic="brk",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x01]={.mnemonic="ora",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x02]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x03]={.mnemonic="slo",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x04]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x05]={.mnemonic="ora",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x06]={.mnemonic="asl",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x07]={.mnemonic="slo",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x08]={.mnemonic="php",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x09]={.mnemonic="ora",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0a]={.mnemonic="asl",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0b]={.mnemonic="anc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x0c]={.mnemonic="nop",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x0d]={.mnemonic="ora",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0e]={.mnemonic="asl",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0f]={.mnemonic="slo",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x10]={.mnemonic="bpl",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x11]={.mnemonic="ora",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x12]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x13]={.mnemonic="slo",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x14]={.mnemonic="nop",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x15]={.mnemonic="ora",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x16]={.mnemonic="asl",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x17]={.mnemonic="slo",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x18]={.mnemonic="clc",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x19]={.mnemonic="ora",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1a]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x1b]={.mnemonic="slo",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x1c]={.mnemonic="nop",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x1d]={.mnemonic="ora",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1e]={.mnemonic="asl",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1f]={.mnemonic="slo",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x20]={.mnemonic="jsr",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=1},
    [0x21]={.mnemonic="and",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x22]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x23]={.mnemonic="rla",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x24]={.mnemonic="bit",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x25]={.mnemonic="and",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x26]={.mnemonic="rol",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x27]={.mnemonic="rla",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x28]={.mnemonic="plp",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x29]={.mnemonic="and",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2a]={.mnemonic="rol",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2b]={.mnemonic="anc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x2c]={.mnemonic="bit",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2d]={.mnemonic="and",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2e]={.mnemonic="rol",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2f]={.mnemonic="rla",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x30]={.mnemonic="bmi",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x31]={.mnemonic="and",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x32]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x33]={.mnemonic="rla",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x34]={.mnemonic="nop",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x35]={.mnemonic="and",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x36]={.mnemonic="rol",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x37]={.mnemonic="rla",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x38]={.mnemonic="sec",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x39]={.mnemonic="and",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3a]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x3b]={.mnemonic="rla",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x3c]={.mnemonic="nop",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x3d]={.mnemonic="and",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3e]={.mnemonic="rol",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3f]={.mnemonic="rla",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x40]={.mnemonic="rti",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x41]={.mnemonic="eor",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x42]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x43]={.mnemonic="sre",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x44]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x45]={.mnemonic="eor",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x46]={.mnemonic="lsr",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x47]={.mnemonic="sre",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x48]={.mnemonic="pha",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x49]={.mnemonic="eor",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4a]={.mnemonic="lsr",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4b]={.mnemonic="asr",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x4c]={.mnemonic="jmp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x4d]={.mnemonic="eor",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4e]={.mnemonic="lsr",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4f]={.mnemonic="sre",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x50]={.mnemonic="bvc",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x51]={.mnemonic="eor",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x52]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x53]={.mnemonic="sre",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x54]={.mnemonic="nop",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x55]={.mnemonic="eor",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x56]={.mnemonic="lsr",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x57]={.mnemonic="sre",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x58]={.mnemonic="cli",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x59]={.mnemonic="eor",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5a]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x5b]={.mnemonic="sre",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x5c]={.mnemonic="nop",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x5d]={.mnemonic="eor",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5e]={.mnemonic="lsr",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5f]={.mnemonic="sre",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x60]={.mnemonic="rts",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x61]={.mnemonic="adc",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x62]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x63]={.mnemonic="rra",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x64]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x65]={.mnemonic="adc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x66]={.mnemonic="ror",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x67]={.mnemonic="rra",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x68]={.mnemonic="pla",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x69]={.mnemonic="adc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6a]={.mnemonic="ror",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6b]={.mnemonic="arr",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x6c]={.mnemonic="jmp",.mode=M6502AddrMode_IND,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x6d]={.mnemonic="adc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6e]={.mnemonic="ror",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6f]={.mnemonic="rra",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x70]={.mnemonic="bvs",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x71]={.mnemonic="adc",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x72]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x73]={.mnemonic="rra",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x74]={.mnemonic="nop",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x75]={.mnemonic="adc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x76]={.mnemonic="ror",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x77]={.mnemonic="rra",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x78]={.mnemonic="sei",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x79]={.mnemonic="adc",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7a]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x7b]={.mnemonic="rra",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x7c]={.mnemonic="nop",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x7d]={.mnemonic="adc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7e]={.mnemonic="ror",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7f]={.mnemonic="rra",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x80]={.mnemonic="nop",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x81]={.mnemonic="sta",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x82]={.mnemonic="nop",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x83]={.mnemonic="sax",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x84]={.mnemonic="sty",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x85]={.mnemonic="sta",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x86]={.mnemonic="stx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x87]={.mnemonic="sax",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x88]={.mnemonic="dey",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x89]={.mnemonic="nop",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x8a]={.mnemonic="txa",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8b]={.mnemonic="ane",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x8c]={.mnemonic="sty",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8d]={.mnemonic="sta",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8e]={.mnemonic="stx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8f]={.mnemonic="sax",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x90]={.mnemonic="bcc",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x91]={.mnemonic="sta",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x92]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0x93]={.mnemonic="sha",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x94]={.mnemonic="sty",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x95]={.mnemonic="sta",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x96]={.mnemonic="stx",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x97]={.mnemonic="sax",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0x98]={.mnemonic="tya",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x99]={.mnemonic="sta",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9a]={.mnemonic="txs",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9b]={.mnemonic="shs",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x9c]={.mnemonic="shy",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x9d]={.mnemonic="sta",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9e]={.mnemonic="shx",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0x9f]={.mnemonic="sha",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xa0]={.mnemonic="ldy",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa1]={.mnemonic="lda",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa2]={.mnemonic="ldx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa3]={.mnemonic="lax",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xa4]={.mnemonic="ldy",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa5]={.mnemonic="lda",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa6]={.mnemonic="ldx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa7]={.mnemonic="lax",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xa8]={.mnemonic="tay",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa9]={.mnemonic="lda",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xaa]={.mnemonic="tax",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xab]={.mnemonic="lxa",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xac]={.mnemonic="ldy",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xad]={.mnemonic="lda",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xae]={.mnemonic="ldx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xaf]={.mnemonic="lax",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xb0]={.mnemonic="bcs",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xb1]={.mnemonic="lda",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb2]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xb3]={.mnemonic="lax",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xb4]={.mnemonic="ldy",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb5]={.mnemonic="lda",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb6]={.mnemonic="ldx",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb7]={.mnemonic="lax",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xb8]={.mnemonic="clv",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb9]={.mnemonic="lda",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xba]={.mnemonic="tsx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbb]={.mnemonic="lds",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xbc]={.mnemonic="ldy",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbd]={.mnemonic="lda",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbe]={.mnemonic="ldx",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbf]={.mnemonic="lax",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xc0]={.mnemonic="cpy",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc1]={.mnemonic="cmp",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc2]={.mnemonic="nop",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xc3]={.mnemonic="dcp",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xc4]={.mnemonic="cpy",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc5]={.mnemonic="cmp",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc6]={.mnemonic="dec",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc7]={.mnemonic="dcp",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xc8]={.mnemonic="iny",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc9]={.mnemonic="cmp",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xca]={.mnemonic="dex",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcb]={.mnemonic="sbx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xcc]={.mnemonic="cpy",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcd]={.mnemonic="cmp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xce]={.mnemonic="dec",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcf]={.mnemonic="dcp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd0]={.mnemonic="bne",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xd1]={.mnemonic="cmp",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd2]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd3]={.mnemonic="dcp",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd4]={.mnemonic="nop",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd5]={.mnemonic="cmp",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd6]={.mnemonic="dec",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd7]={.mnemonic="dcp",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xd8]={.mnemonic="cld",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd9]={.mnemonic="cmp",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xda]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xdb]={.mnemonic="dcp",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xdc]={.mnemonic="nop",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xdd]={.mnemonic="cmp",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xde]={.mnemonic="dec",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdf]={.mnemonic="dcp",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xe0]={.mnemonic="cpx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe1]={.mnemonic="sbc",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe2]={.mnemonic="nop",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xe3]={.mnemonic="isb",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xe4]={.mnemonic="cpx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe5]={.mnemonic="sbc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe6]={.mnemonic="inc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe7]={.mnemonic="isb",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xe8]={.mnemonic="inx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe9]={.mnemonic="sbc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xea]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xeb]={.mnemonic="sbc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xec]={.mnemonic="cpx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xed]={.mnemonic="sbc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xee]={.mnemonic="inc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xef]={.mnemonic="isb",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf0]={.mnemonic="beq",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xf1]={.mnemonic="sbc",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf2]={.mnemonic="hlt",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf3]={.mnemonic="isb",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf4]={.mnemonic="nop",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf5]={.mnemonic="sbc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf6]={.mnemonic="inc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf7]={.mnemonic="isb",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=1,.always_step_in=0,.branch=0},
    [0xf8]={.mnemonic="sed",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf9]={.mnemonic="sbc",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfa]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=1,.always_step_in=0,.branch=0},
    [0xfb]={.mnemonic="isb",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xfc]={.mnemonic="nop",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
    [0xfd]={.mnemonic="sbc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfe]={.mnemonic="inc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xff]={.mnemonic="isb",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=1,.always_step_in=0,.branch=0},
};

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static const M6502Fns g_cmos6502_fns[256]={
    [0x00]={&Cycle0_BRK_CMOS,NULL,},
    [0x01]={&Cycle0_R_INX,&ORA,},
    [0x02]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x03]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x04]={&Cycle0_RMW_ZPG_CMOS,&TSB,},
    [0x05]={&Cycle0_R_ZPG,&ORA,},
    [0x06]={&Cycle0_RMW_ZPG_CMOS,&ASL,},
    [0x07]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x08]={&Cycle0_Push,&PHP,},
    [0x09]={&Cycle0_R_IMM,&ORA,},
    [0x0a]={&Cycle0_IMP,&ASLA,},
    [0x0b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x0c]={&Cycle0_RMW_ABS_CMOS,&TSB,},
    [0x0d]={&Cycle0_R_ABS,&ORA,},
    [0x0e]={&Cycle0_RMW_ABS_CMOS,&ASL,},
    [0x0f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x10]={&Cycle0_Branch,&BPL,},
    [0x11]={&Cycle0_R_INY,&ORA,},
    [0x12]={&Cycle0_R_INZ,&ORA,},
    [0x13]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x14]={&Cycle0_RMW_ZPG_CMOS,&TRB,},
    [0x15]={&Cycle0_R_ZPX,&ORA,},
    [0x16]={&Cycle0_RMW_ZPX_CMOS,&ASL,},
    [0x17]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x18]={&Cycle0_IMP,&CLC,},
    [0x19]={&Cycle0_R_ABY_CMOS,&ORA,},
    [0x1a]={&Cycle0_IMP,&INCA,},
    [0x1b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x1c]={&Cycle0_RMW_ABS_CMOS,&TRB,},
    [0x1d]={&Cycle0_R_ABX_CMOS,&ORA,},
    [0x1e]={&Cycle0_RMW_ABX2_CMOS,&ASL,},
    [0x1f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x20]={&Cycle0_JSR,NULL,},
    [0x21]={&Cycle0_R_INX,&AND,},
    [0x22]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x23]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x24]={&Cycle0_R_ZPG,&BIT,},
    [0x25]={&Cycle0_R_ZPG,&AND,},
    [0x26]={&Cycle0_RMW_ZPG_CMOS,&ROL,},
    [0x27]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x28]={&Cycle0_Pop,&PLP,},
    [0x29]={&Cycle0_R_IMM,&AND,},
    [0x2a]={&Cycle0_IMP,&ROLA,},
    [0x2b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x2c]={&Cycle0_R_ABS,&BIT,},
    [0x2d]={&Cycle0_R_ABS,&AND,},
    [0x2e]={&Cycle0_RMW_ABS_CMOS,&ROL,},
    [0x2f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x30]={&Cycle0_Branch,&BMI,},
    [0x31]={&Cycle0_R_INY,&AND,},
    [0x32]={&Cycle0_R_INZ,&AND,},
    [0x33]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x34]={&Cycle0_R_ZPX,&BIT,},
    [0x35]={&Cycle0_R_ZPX,&AND,},
    [0x36]={&Cycle0_RMW_ZPX_CMOS,&ROL,},
    [0x37]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x38]={&Cycle0_IMP,&SEC,},
    [0x39]={&Cycle0_R_ABY_CMOS,&AND,},
    [0x3a]={&Cycle0_IMP,&DECA,},
    [0x3b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x3c]={&Cycle0_R_ABX_CMOS,&BIT,},
    [0x3d]={&Cycle0_R_ABX_CMOS,&AND,},
    [0x3e]={&Cycle0_RMW_ABX2_CMOS,&ROL,},
    [0x3f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x40]={&Cycle0_RTI,NULL,},
    [0x41]={&Cycle0_R_INX,&EOR,},
    [0x42]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x43]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x44]={&Cycle0_R_NOP23_CMOS,&NOP,},
    [0x45]={&Cycle0_R_ZPG,&EOR,},
    [0x46]={&Cycle0_RMW_ZPG_CMOS,&LSR,},
    [0x47]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x48]={&Cycle0_Push,&PHA,},
    [0x49]={&Cycle0_R_IMM,&EOR,},
    [0x4a]={&Cycle0_IMP,&LSRA,},
    [0x4b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x4c]={&Cycle0_JMP_ABS,NULL,},
    [0x4d]={&Cycle0_R_ABS,&EOR,},
    [0x4e]={&Cycle0_RMW_ABS_CMOS,&LSR,},
    [0x4f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x50]={&Cycle0_Branch,&BVC,},
    [0x51]={&Cycle0_R_INY,&EOR,},
    [0x52]={&Cycle0_R_INZ,&EOR,},
    [0x53]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x54]={&Cycle0_R_NOP24_CMOS,&NOP,},
    [0x55]={&Cycle0_R_ZPX,&EOR,},
    [0x56]={&Cycle0_RMW_ZPX_CMOS,&LSR,},
    [0x57]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x58]={&Cycle0_IMP,&CLI,},
    [0x59]={&Cycle0_R_ABY_CMOS,&EOR,},
    [0x5a]={&Cycle0_Push,&PHY,},
    [0x5b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x5c]={&Cycle0_R_NOP38_CMOS,&NOP,},
    [0x5d]={&Cycle0_R_ABX_CMOS,&EOR,},
    [0x5e]={&Cycle0_RMW_ABX2_CMOS,&LSR,},
    [0x5f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x60]={&Cycle0_RTS,NULL,},
    [0x61]={&Cycle0_R_INX_BCD_CMOS,&ADC_CMOS,},
    [0x62]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x63]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x64]={&Cycle0_W_ZPG,&STZ,},
    [0x65]={&Cycle0_R_ZPG_BCD_CMOS,&ADC_CMOS,},
    [0x66]={&Cycle0_RMW_ZPG_CMOS,&ROR,},
    [0x67]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x68]={&Cycle0_Pop,&PLA,},
    [0x69]={&Cycle0_R_IMM_BCD_CMOS,&ADC_CMOS,},
    [0x6a]={&Cycle0_IMP,&RORA,},
    [0x6b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x6c]={&Cycle0_JMP_IND_CMOS,NULL,},
    [0x6d]={&Cycle0_R_ABS_BCD_CMOS,&ADC_CMOS,},
    [0x6e]={&Cycle0_RMW_ABS_CMOS,&ROR,},
    [0x6f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x70]={&Cycle0_Branch,&BVS,},
    [0x71]={&Cycle0_R_INY_BCD_CMOS,&ADC_CMOS,},
    [0x72]={&Cycle0_R_INZ_BCD_CMOS,&ADC_CMOS,},
    [0x73]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x74]={&Cycle0_W_ZPX,&STZ,},
    [0x75]={&Cycle0_R_ZPX_BCD_CMOS,&ADC_CMOS,},
    [0x76]={&Cycle0_RMW_ZPX_CMOS,&ROR,},
    [0x77]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x78]={&Cycle0_IMP,&SEI,},
    [0x79]={&Cycle0_R_ABY_BCD_CMOS,&ADC_CMOS,},
    [0x7a]={&Cycle0_Pop,&PLY,},
    [0x7b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x7c]={&Cycle0_JMP_INDX,NULL,},
    [0x7d]={&Cycle0_R_ABX_BCD_CMOS,&ADC_CMOS,},
    [0x7e]={&Cycle0_RMW_ABX2_CMOS,&ROR,},
    [0x7f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x80]={&Cycle0_Branch,&BRA,},
    [0x81]={&Cycle0_W_INX,&STA,},
    [0x82]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x83]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x84]={&Cycle0_W_ZPG,&STY,},
    [0x85]={&Cycle0_W_ZPG,&STA,},
    [0x86]={&Cycle0_W_ZPG,&STX,},
    [0x87]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x88]={&Cycle0_IMP,&DEY,},
    [0x89]={&Cycle0_R_IMM,&BIT_CMOS,},
    [0x8a]={&Cycle0_IMP,&TXA,},
    [0x8b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x8c]={&Cycle0_W_ABS,&STY,},
    [0x8d]={&Cycle0_W_ABS,&STA,},
    [0x8e]={&Cycle0_W_ABS,&STX,},
    [0x8f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x90]={&Cycle0_Branch,&BCC,},
    [0x91]={&Cycle0_W_INY,&STA,},
    [0x92]={&Cycle0_W_INZ,&STA,},
    [0x93]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x94]={&Cycle0_W_ZPX,&STY,},
    [0x95]={&Cycle0_W_ZPX,&STA,},
    [0x96]={&Cycle0_W_ZPY,&STX,},
    [0x97]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x98]={&Cycle0_IMP,&TYA,},
    [0x99]={&Cycle0_W_ABY_CMOS,&STA,},
    [0x9a]={&Cycle0_IMP,&TXS,},
    [0x9b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x9c]={&Cycle0_W_ABS,&STZ,},
    [0x9d]={&Cycle0_W_ABX_CMOS,&STA,},
    [0x9e]={&Cycle0_W_ABX_CMOS,&STZ,},
    [0x9f]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xa0]={&Cycle0_R_IMM,&LDY,},
    [0xa1]={&Cycle0_R_INX,&LDA,},
    [0xa2]={&Cycle0_R_IMM,&LDX,},
    [0xa3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xa4]={&Cycle0_R_ZPG,&LDY,},
    [0xa5]={&Cycle0_R_ZPG,&LDA,},
    [0xa6]={&Cycle0_R_ZPG,&LDX,},
    [0xa7]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xa8]={&Cycle0_IMP,&TAY,},
    [0xa9]={&Cycle0_R_IMM,&LDA,},
    [0xaa]={&Cycle0_IMP,&TAX,},
    [0xab]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xac]={&Cycle0_R_ABS,&LDY,},
    [0xad]={&Cycle0_R_ABS,&LDA,},
    [0xae]={&Cycle0_R_ABS,&LDX,},
    [0xaf]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xb0]={&Cycle0_Branch,&BCS,},
    [0xb1]={&Cycle0_R_INY,&LDA,},
    [0xb2]={&Cycle0_R_INZ,&LDA,},
    [0xb3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xb4]={&Cycle0_R_ZPX,&LDY,},
    [0xb5]={&Cycle0_R_ZPX,&LDA,},
    [0xb6]={&Cycle0_R_ZPY,&LDX,},
    [0xb7]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xb8]={&Cycle0_IMP,&CLV,},
    [0xb9]={&Cycle0_R_ABY_CMOS,&LDA,},
    [0xba]={&Cycle0_IMP,&TSX,},
    [0xbb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xbc]={&Cycle0_R_ABX_CMOS,&LDY,},
    [0xbd]={&Cycle0_R_ABX_CMOS,&LDA,},
    [0xbe]={&Cycle0_R_ABY_CMOS,&LDX,},
    [0xbf]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xc0]={&Cycle0_R_IMM,&CPY,},
    [0xc1]={&Cycle0_R_INX,&CMP,},
    [0xc2]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0xc3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xc4]={&Cycle0_R_ZPG,&CPY,},
    [0xc5]={&Cycle0_R_ZPG,&CMP,},
    [0xc6]={&Cycle0_RMW_ZPG_CMOS,&DEC,},
    [0xc7]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xc8]={&Cycle0_IMP,&INY,},
    [0xc9]={&Cycle0_R_IMM,&CMP,},
    [0xca]={&Cycle0_IMP,&DEX,},
    [0xcb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xcc]={&Cycle0_R_ABS,&CPY,},
    [0xcd]={&Cycle0_R_ABS,&CMP,},
    [0xce]={&Cycle0_RMW_ABS_CMOS,&DEC,},
    [0xcf]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xd0]={&Cycle0_Branch,&BNE,},
    [0xd1]={&Cycle0_R_INY,&CMP,},
    [0xd2]={&Cycle0_R_INZ,&CMP,},
    [0xd3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xd4]={&Cycle0_R_NOP24_CMOS,&NOP,},
    [0xd5]={&Cycle0_R_ZPX,&CMP,},
    [0xd6]={&Cycle0_RMW_ZPX_CMOS,&DEC,},
    [0xd7]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xd8]={&Cycle0_IMP,&CLD,},
    [0xd9]={&Cycle0_R_ABY_CMOS,&CMP,},
    [0xda]={&Cycle0_Push,&PHX,},
    [0xdb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xdc]={&Cycle0_R_NOP34_CMOS,&NOP,},
    [0xdd]={&Cycle0_R_ABX_CMOS,&CMP,},
    [0xde]={&Cycle0_RMW_ABX_CMOS,&DEC,},
    [0xdf]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xe0]={&Cycle0_R_IMM,&CPX,},
    [0xe1]={&Cycle0_R_INX_BCD_CMOS,&SBC_CMOS,},
    [0xe2]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0xe3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xe4]={&Cycle0_R_ZPG,&CPX,},
    [0xe5]={&Cycle0_R_ZPG_BCD_CMOS,&SBC_CMOS,},
    [0xe6]={&Cycle0_RMW_ZPG_CMOS,&INC,},
    [0xe7]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xe8]={&Cycle0_IMP,&INX,},
    [0xe9]={&Cycle0_R_IMM_BCD_CMOS,&SBC_CMOS,},
    [0xea]={&Cycle0_IMP,&NOP,},
    [0xeb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xec]={&Cycle0_R_ABS,&CPX,},
    [0xed]={&Cycle0_R_ABS_BCD_CMOS,&SBC_CMOS,},
    [0xee]={&Cycle0_RMW_ABS_CMOS,&INC,},
    [0xef]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xf0]={&Cycle0_Branch,&BEQ,},
    [0xf1]={&Cycle0_R_INY_BCD_CMOS,&SBC_CMOS,},
    [0xf2]={&Cycle0_R_INZ_BCD_CMOS,&SBC_CMOS,},
    [0xf3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xf4]={&Cycle0_R_NOP24_CMOS,&NOP,},
    [0xf5]={&Cycle0_R_ZPX_BCD_CMOS,&SBC_CMOS,},
    [0xf6]={&Cycle0_RMW_ZPX_CMOS,&INC,},
    [0xf7]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xf8]={&Cycle0_IMP,&SED,},
    [0xf9]={&Cycle0_R_ABY_BCD_CMOS,&SBC_CMOS,},
    [0xfa]={&Cycle0_Pop,&PLX,},
    [0xfb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xfc]={&Cycle0_R_NOP34_CMOS,&NOP,},
    [0xfd]={&Cycle0_R_ABX_BCD_CMOS,&SBC_CMOS,},
    [0xfe]={&Cycle0_RMW_ABX_CMOS,&INC,},
    [0xff]={&Cycle0_R_NOP11_CMOS,&NOP,},
};

static const M6502DisassemblyInfo g_cmos6502_disassembly_info[256]={
    [0x00]={.mnemonic="brk",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x01]={.mnemonic="ora",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x02]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x03]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x04]={.mnemonic="tsb",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x05]={.mnemonic="ora",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x06]={.mnemonic="asl",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x07]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x08]={.mnemonic="php",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x09]={.mnemonic="ora",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0a]={.mnemonic="asl",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0c]={.mnemonic="tsb",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0d]={.mnemonic="ora",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0e]={.mnemonic="asl",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x10]={.mnemonic="bpl",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x11]={.mnemonic="ora",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x12]={.mnemonic="ora",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x13]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x14]={.mnemonic="trb",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x15]={.mnemonic="ora",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x16]={.mnemonic="asl",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x17]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x18]={.mnemonic="clc",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x19]={.mnemonic="ora",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1a]={.mnemonic="inc",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1c]={.mnemonic="trb",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1d]={.mnemonic="ora",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1e]={.mnemonic="asl",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x20]={.mnemonic="jsr",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=1},
    [0x21]={.mnemonic="and",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x22]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x23]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x24]={.mnemonic="bit",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x25]={.mnemonic="and",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x26]={.mnemonic="rol",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x27]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x28]={.mnemonic="plp",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x29]={.mnemonic="and",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2a]={.mnemonic="rol",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2c]={.mnemonic="bit",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2d]={.mnemonic="and",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2e]={.mnemonic="rol",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x30]={.mnemonic="bmi",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x31]={.mnemonic="and",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x32]={.mnemonic="and",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x33]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x34]={.mnemonic="bit",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x35]={.mnemonic="and",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x36]={.mnemonic="rol",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x37]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x38]={.mnemonic="sec",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x39]={.mnemonic="and",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3a]={.mnemonic="dec",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3c]={.mnemonic="bit",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3d]={.mnemonic="and",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3e]={.mnemonic="rol",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x40]={.mnemonic="rti",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x41]={.mnemonic="eor",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x42]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x43]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x44]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x45]={.mnemonic="eor",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x46]={.mnemonic="lsr",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x47]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x48]={.mnemonic="pha",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x49]={.mnemonic="eor",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4a]={.mnemonic="lsr",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4c]={.mnemonic="jmp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x4d]={.mnemonic="eor",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4e]={.mnemonic="lsr",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x50]={.mnemonic="bvc",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x51]={.mnemonic="eor",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x52]={.mnemonic="eor",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x53]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x54]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x55]={.mnemonic="eor",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x56]={.mnemonic="lsr",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x57]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x58]={.mnemonic="cli",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x59]={.mnemonic="eor",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5a]={.mnemonic="phy",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5c]={.mnemonic="nop",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5d]={.mnemonic="eor",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5e]={.mnemonic="lsr",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x60]={.mnemonic="rts",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x61]={.mnemonic="adc",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x62]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x63]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x64]={.mnemonic="stz",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x65]={.mnemonic="adc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x66]={.mnemonic="ror",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x67]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x68]={.mnemonic="pla",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x69]={.mnemonic="adc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6a]={.mnemonic="ror",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6c]={.mnemonic="jmp",.mode=M6502AddrMode_IND,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x6d]={.mnemonic="adc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6e]={.mnemonic="ror",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x70]={.mnemonic="bvs",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x71]={.mnemonic="adc",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x72]={.mnemonic="adc",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x73]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x74]={.mnemonic="stz",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x75]={.mnemonic="adc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x76]={.mnemonic="ror",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x77]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x78]={.mnemonic="sei",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x79]={.mnemonic="adc",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7a]={.mnemonic="ply",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7c]={.mnemonic="jmp",.mode=M6502AddrMode_INDX,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x7d]={.mnemonic="adc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7e]={.mnemonic="ror",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x80]={.mnemonic="bra",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x81]={.mnemonic="sta",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x82]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x83]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x84]={.mnemonic="sty",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x85]={.mnemonic="sta",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x86]={.mnemonic="stx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x87]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x88]={.mnemonic="dey",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x89]={.mnemonic="bit",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8a]={.mnemonic="txa",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8c]={.mnemonic="sty",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8d]={.mnemonic="sta",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8e]={.mnemonic="stx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x90]={.mnemonic="bcc",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x91]={.mnemonic="sta",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x92]={.mnemonic="sta",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x93]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x94]={.mnemonic="sty",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x95]={.mnemonic="sta",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x96]={.mnemonic="stx",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x97]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x98]={.mnemonic="tya",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x99]={.mnemonic="sta",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9a]={.mnemonic="txs",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9c]={.mnemonic="stz",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9d]={.mnemonic="sta",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9e]={.mnemonic="stz",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9f]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa0]={.mnemonic="ldy",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa1]={.mnemonic="lda",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa2]={.mnemonic="ldx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa4]={.mnemonic="ldy",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa5]={.mnemonic="lda",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa6]={.mnemonic="ldx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa7]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa8]={.mnemonic="tay",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa9]={.mnemonic="lda",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xaa]={.mnemonic="tax",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xab]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xac]={.mnemonic="ldy",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xad]={.mnemonic="lda",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xae]={.mnemonic="ldx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xaf]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb0]={.mnemonic="bcs",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xb1]={.mnemonic="lda",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb2]={.mnemonic="lda",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb4]={.mnemonic="ldy",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb5]={.mnemonic="lda",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb6]={.mnemonic="ldx",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb7]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb8]={.mnemonic="clv",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb9]={.mnemonic="lda",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xba]={.mnemonic="tsx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbc]={.mnemonic="ldy",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbd]={.mnemonic="lda",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbe]={.mnemonic="ldx",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbf]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc0]={.mnemonic="cpy",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc1]={.mnemonic="cmp",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc2]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc4]={.mnemonic="cpy",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc5]={.mnemonic="cmp",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc6]={.mnemonic="dec",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc7]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc8]={.mnemonic="iny",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc9]={.mnemonic="cmp",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xca]={.mnemonic="dex",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcc]={.mnemonic="cpy",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcd]={.mnemonic="cmp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xce]={.mnemonic="dec",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcf]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd0]={.mnemonic="bne",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xd1]={.mnemonic="cmp",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd2]={.mnemonic="cmp",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd4]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd5]={.mnemonic="cmp",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd6]={.mnemonic="dec",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd7]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd8]={.mnemonic="cld",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd9]={.mnemonic="cmp",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xda]={.mnemonic="phx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdc]={.mnemonic="nop",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdd]={.mnemonic="cmp",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xde]={.mnemonic="dec",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdf]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe0]={.mnemonic="cpx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe1]={.mnemonic="sbc",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe2]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe4]={.mnemonic="cpx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe5]={.mnemonic="sbc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe6]={.mnemonic="inc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe7]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe8]={.mnemonic="inx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe9]={.mnemonic="sbc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xea]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xeb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xec]={.mnemonic="cpx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xed]={.mnemonic="sbc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xee]={.mnemonic="inc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xef]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf0]={.mnemonic="beq",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xf1]={.mnemonic="sbc",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf2]={.mnemonic="sbc",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf4]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf5]={.mnemonic="sbc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf6]={.mnemonic="inc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf7]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf8]={.mnemonic="sed",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf9]={.mnemonic="sbc",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfa]={.mnemonic="plx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfc]={.mnemonic="nop",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfd]={.mnemonic="sbc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfe]={.mnemonic="inc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xff]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
};

//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////

static const M6502Fns g_rockwell65c02_fns[256]={
    [0x00]={&Cycle0_BRK_CMOS,NULL,},
    [0x01]={&Cycle0_R_INX,&ORA,},
    [0x02]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x03]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x04]={&Cycle0_RMW_ZPG_CMOS,&TSB,},
    [0x05]={&Cycle0_R_ZPG,&ORA,},
    [0x06]={&Cycle0_RMW_ZPG_CMOS,&ASL,},
    [0x07]={&Cycle0_RMW_ZPG,&RMB,},
    [0x08]={&Cycle0_Push,&PHP,},
    [0x09]={&Cycle0_R_IMM,&ORA,},
    [0x0a]={&Cycle0_IMP,&ASLA,},
    [0x0b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x0c]={&Cycle0_RMW_ABS_CMOS,&TSB,},
    [0x0d]={&Cycle0_R_ABS,&ORA,},
    [0x0e]={&Cycle0_RMW_ABS_CMOS,&ASL,},
    [0x0f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBR,},
    [0x10]={&Cycle0_Branch,&BPL,},
    [0x11]={&Cycle0_R_INY,&ORA,},
    [0x12]={&Cycle0_R_INZ,&ORA,},
    [0x13]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x14]={&Cycle0_RMW_ZPG_CMOS,&TRB,},
    [0x15]={&Cycle0_R_ZPX,&ORA,},
    [0x16]={&Cycle0_RMW_ZPX_CMOS,&ASL,},
    [0x17]={&Cycle0_RMW_ZPG,&RMB,},
    [0x18]={&Cycle0_IMP,&CLC,},
    [0x19]={&Cycle0_R_ABY_CMOS,&ORA,},
    [0x1a]={&Cycle0_IMP,&INCA,},
    [0x1b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x1c]={&Cycle0_RMW_ABS_CMOS,&TRB,},
    [0x1d]={&Cycle0_R_ABX_CMOS,&ORA,},
    [0x1e]={&Cycle0_RMW_ABX2_CMOS,&ASL,},
    [0x1f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBR,},
    [0x20]={&Cycle0_JSR,NULL,},
    [0x21]={&Cycle0_R_INX,&AND,},
    [0x22]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x23]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x24]={&Cycle0_R_ZPG,&BIT,},
    [0x25]={&Cycle0_R_ZPG,&AND,},
    [0x26]={&Cycle0_RMW_ZPG_CMOS,&ROL,},
    [0x27]={&Cycle0_RMW_ZPG,&RMB,},
    [0x28]={&Cycle0_Pop,&PLP,},
    [0x29]={&Cycle0_R_IMM,&AND,},
    [0x2a]={&Cycle0_IMP,&ROLA,},
    [0x2b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x2c]={&Cycle0_R_ABS,&BIT,},
    [0x2d]={&Cycle0_R_ABS,&AND,},
    [0x2e]={&Cycle0_RMW_ABS_CMOS,&ROL,},
    [0x2f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBR,},
    [0x30]={&Cycle0_Branch,&BMI,},
    [0x31]={&Cycle0_R_INY,&AND,},
    [0x32]={&Cycle0_R_INZ,&AND,},
    [0x33]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x34]={&Cycle0_R_ZPX,&BIT,},
    [0x35]={&Cycle0_R_ZPX,&AND,},
    [0x36]={&Cycle0_RMW_ZPX_CMOS,&ROL,},
    [0x37]={&Cycle0_RMW_ZPG,&RMB,},
    [0x38]={&Cycle0_IMP,&SEC,},
    [0x39]={&Cycle0_R_ABY_CMOS,&AND,},
    [0x3a]={&Cycle0_IMP,&DECA,},
    [0x3b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x3c]={&Cycle0_R_ABX_CMOS,&BIT,},
    [0x3d]={&Cycle0_R_ABX_CMOS,&AND,},
    [0x3e]={&Cycle0_RMW_ABX2_CMOS,&ROL,},
    [0x3f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBR,},
    [0x40]={&Cycle0_RTI,NULL,},
    [0x41]={&Cycle0_R_INX,&EOR,},
    [0x42]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x43]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x44]={&Cycle0_R_NOP23_CMOS,&NOP,},
    [0x45]={&Cycle0_R_ZPG,&EOR,},
    [0x46]={&Cycle0_RMW_ZPG_CMOS,&LSR,},
    [0x47]={&Cycle0_RMW_ZPG,&RMB,},
    [0x48]={&Cycle0_Push,&PHA,},
    [0x49]={&Cycle0_R_IMM,&EOR,},
    [0x4a]={&Cycle0_IMP,&LSRA,},
    [0x4b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x4c]={&Cycle0_JMP_ABS,NULL,},
    [0x4d]={&Cycle0_R_ABS,&EOR,},
    [0x4e]={&Cycle0_RMW_ABS_CMOS,&LSR,},
    [0x4f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBR,},
    [0x50]={&Cycle0_Branch,&BVC,},
    [0x51]={&Cycle0_R_INY,&EOR,},
    [0x52]={&Cycle0_R_INZ,&EOR,},
    [0x53]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x54]={&Cycle0_R_NOP24_CMOS,&NOP,},
    [0x55]={&Cycle0_R_ZPX,&EOR,},
    [0x56]={&Cycle0_RMW_ZPX_CMOS,&LSR,},
    [0x57]={&Cycle0_RMW_ZPG,&RMB,},
    [0x58]={&Cycle0_IMP,&CLI,},
    [0x59]={&Cycle0_R_ABY_CMOS,&EOR,},
    [0x5a]={&Cycle0_Push,&PHY,},
    [0x5b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x5c]={&Cycle0_R_NOP38_CMOS,&NOP,},
    [0x5d]={&Cycle0_R_ABX_CMOS,&EOR,},
    [0x5e]={&Cycle0_RMW_ABX2_CMOS,&LSR,},
    [0x5f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBR,},
    [0x60]={&Cycle0_RTS,NULL,},
    [0x61]={&Cycle0_R_INX_BCD_CMOS,&ADC_CMOS,},
    [0x62]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x63]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x64]={&Cycle0_W_ZPG,&STZ,},
    [0x65]={&Cycle0_R_ZPG_BCD_CMOS,&ADC_CMOS,},
    [0x66]={&Cycle0_RMW_ZPG_CMOS,&ROR,},
    [0x67]={&Cycle0_RMW_ZPG,&RMB,},
    [0x68]={&Cycle0_Pop,&PLA,},
    [0x69]={&Cycle0_R_IMM_BCD_CMOS,&ADC_CMOS,},
    [0x6a]={&Cycle0_IMP,&RORA,},
    [0x6b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x6c]={&Cycle0_JMP_IND_CMOS,NULL,},
    [0x6d]={&Cycle0_R_ABS_BCD_CMOS,&ADC_CMOS,},
    [0x6e]={&Cycle0_RMW_ABS_CMOS,&ROR,},
    [0x6f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBR,},
    [0x70]={&Cycle0_Branch,&BVS,},
    [0x71]={&Cycle0_R_INY_BCD_CMOS,&ADC_CMOS,},
    [0x72]={&Cycle0_R_INZ_BCD_CMOS,&ADC_CMOS,},
    [0x73]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x74]={&Cycle0_W_ZPX,&STZ,},
    [0x75]={&Cycle0_R_ZPX_BCD_CMOS,&ADC_CMOS,},
    [0x76]={&Cycle0_RMW_ZPX_CMOS,&ROR,},
    [0x77]={&Cycle0_RMW_ZPG,&RMB,},
    [0x78]={&Cycle0_IMP,&SEI,},
    [0x79]={&Cycle0_R_ABY_BCD_CMOS,&ADC_CMOS,},
    [0x7a]={&Cycle0_Pop,&PLY,},
    [0x7b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x7c]={&Cycle0_JMP_INDX,NULL,},
    [0x7d]={&Cycle0_R_ABX_BCD_CMOS,&ADC_CMOS,},
    [0x7e]={&Cycle0_RMW_ABX2_CMOS,&ROR,},
    [0x7f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBR,},
    [0x80]={&Cycle0_Branch,&BRA,},
    [0x81]={&Cycle0_W_INX,&STA,},
    [0x82]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0x83]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x84]={&Cycle0_W_ZPG,&STY,},
    [0x85]={&Cycle0_W_ZPG,&STA,},
    [0x86]={&Cycle0_W_ZPG,&STX,},
    [0x87]={&Cycle0_RMW_ZPG,&SMB,},
    [0x88]={&Cycle0_IMP,&DEY,},
    [0x89]={&Cycle0_R_IMM,&BIT_CMOS,},
    [0x8a]={&Cycle0_IMP,&TXA,},
    [0x8b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x8c]={&Cycle0_W_ABS,&STY,},
    [0x8d]={&Cycle0_W_ABS,&STA,},
    [0x8e]={&Cycle0_W_ABS,&STX,},
    [0x8f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBS,},
    [0x90]={&Cycle0_Branch,&BCC,},
    [0x91]={&Cycle0_W_INY,&STA,},
    [0x92]={&Cycle0_W_INZ,&STA,},
    [0x93]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x94]={&Cycle0_W_ZPX,&STY,},
    [0x95]={&Cycle0_W_ZPX,&STA,},
    [0x96]={&Cycle0_W_ZPY,&STX,},
    [0x97]={&Cycle0_RMW_ZPG,&SMB,},
    [0x98]={&Cycle0_IMP,&TYA,},
    [0x99]={&Cycle0_W_ABY_CMOS,&STA,},
    [0x9a]={&Cycle0_IMP,&TXS,},
    [0x9b]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0x9c]={&Cycle0_W_ABS,&STZ,},
    [0x9d]={&Cycle0_W_ABX_CMOS,&STA,},
    [0x9e]={&Cycle0_W_ABX_CMOS,&STZ,},
    [0x9f]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBS,},
    [0xa0]={&Cycle0_R_IMM,&LDY,},
    [0xa1]={&Cycle0_R_INX,&LDA,},
    [0xa2]={&Cycle0_R_IMM,&LDX,},
    [0xa3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xa4]={&Cycle0_R_ZPG,&LDY,},
    [0xa5]={&Cycle0_R_ZPG,&LDA,},
    [0xa6]={&Cycle0_R_ZPG,&LDX,},
    [0xa7]={&Cycle0_RMW_ZPG,&SMB,},
    [0xa8]={&Cycle0_IMP,&TAY,},
    [0xa9]={&Cycle0_R_IMM,&LDA,},
    [0xaa]={&Cycle0_IMP,&TAX,},
    [0xab]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xac]={&Cycle0_R_ABS,&LDY,},
    [0xad]={&Cycle0_R_ABS,&LDA,},
    [0xae]={&Cycle0_R_ABS,&LDX,},
    [0xaf]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBS,},
    [0xb0]={&Cycle0_Branch,&BCS,},
    [0xb1]={&Cycle0_R_INY,&LDA,},
    [0xb2]={&Cycle0_R_INZ,&LDA,},
    [0xb3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xb4]={&Cycle0_R_ZPX,&LDY,},
    [0xb5]={&Cycle0_R_ZPX,&LDA,},
    [0xb6]={&Cycle0_R_ZPY,&LDX,},
    [0xb7]={&Cycle0_RMW_ZPG,&SMB,},
    [0xb8]={&Cycle0_IMP,&CLV,},
    [0xb9]={&Cycle0_R_ABY_CMOS,&LDA,},
    [0xba]={&Cycle0_IMP,&TSX,},
    [0xbb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xbc]={&Cycle0_R_ABX_CMOS,&LDY,},
    [0xbd]={&Cycle0_R_ABX_CMOS,&LDA,},
    [0xbe]={&Cycle0_R_ABY_CMOS,&LDX,},
    [0xbf]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBS,},
    [0xc0]={&Cycle0_R_IMM,&CPY,},
    [0xc1]={&Cycle0_R_INX,&CMP,},
    [0xc2]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0xc3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xc4]={&Cycle0_R_ZPG,&CPY,},
    [0xc5]={&Cycle0_R_ZPG,&CMP,},
    [0xc6]={&Cycle0_RMW_ZPG_CMOS,&DEC,},
    [0xc7]={&Cycle0_RMW_ZPG,&SMB,},
    [0xc8]={&Cycle0_IMP,&INY,},
    [0xc9]={&Cycle0_R_IMM,&CMP,},
    [0xca]={&Cycle0_IMP,&DEX,},
    [0xcb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xcc]={&Cycle0_R_ABS,&CPY,},
    [0xcd]={&Cycle0_R_ABS,&CMP,},
    [0xce]={&Cycle0_RMW_ABS_CMOS,&DEC,},
    [0xcf]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBS,},
    [0xd0]={&Cycle0_Branch,&BNE,},
    [0xd1]={&Cycle0_R_INY,&CMP,},
    [0xd2]={&Cycle0_R_INZ,&CMP,},
    [0xd3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xd4]={&Cycle0_R_NOP24_CMOS,&NOP,},
    [0xd5]={&Cycle0_R_ZPX,&CMP,},
    [0xd6]={&Cycle0_RMW_ZPX_CMOS,&DEC,},
    [0xd7]={&Cycle0_RMW_ZPG,&SMB,},
    [0xd8]={&Cycle0_IMP,&CLD,},
    [0xd9]={&Cycle0_R_ABY_CMOS,&CMP,},
    [0xda]={&Cycle0_Push,&PHX,},
    [0xdb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xdc]={&Cycle0_R_NOP34_CMOS,&NOP,},
    [0xdd]={&Cycle0_R_ABX_CMOS,&CMP,},
    [0xde]={&Cycle0_RMW_ABX_CMOS,&DEC,},
    [0xdf]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBS,},
    [0xe0]={&Cycle0_R_IMM,&CPX,},
    [0xe1]={&Cycle0_R_INX_BCD_CMOS,&SBC_CMOS,},
    [0xe2]={&Cycle0_R_NOP22_CMOS,&NOP,},
    [0xe3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xe4]={&Cycle0_R_ZPG,&CPX,},
    [0xe5]={&Cycle0_R_ZPG_BCD_CMOS,&SBC_CMOS,},
    [0xe6]={&Cycle0_RMW_ZPG_CMOS,&INC,},
    [0xe7]={&Cycle0_RMW_ZPG,&SMB,},
    [0xe8]={&Cycle0_IMP,&INX,},
    [0xe9]={&Cycle0_R_IMM_BCD_CMOS,&SBC_CMOS,},
    [0xea]={&Cycle0_IMP,&NOP,},
    [0xeb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xec]={&Cycle0_R_ABS,&CPX,},
    [0xed]={&Cycle0_R_ABS_BCD_CMOS,&SBC_CMOS,},
    [0xee]={&Cycle0_RMW_ABS_CMOS,&INC,},
    [0xef]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBS,},
    [0xf0]={&Cycle0_Branch,&BEQ,},
    [0xf1]={&Cycle0_R_INY_BCD_CMOS,&SBC_CMOS,},
    [0xf2]={&Cycle0_R_INZ_BCD_CMOS,&SBC_CMOS,},
    [0xf3]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xf4]={&Cycle0_R_NOP24_CMOS,&NOP,},
    [0xf5]={&Cycle0_R_ZPX_BCD_CMOS,&SBC_CMOS,},
    [0xf6]={&Cycle0_RMW_ZPX_CMOS,&INC,},
    [0xf7]={&Cycle0_RMW_ZPG,&SMB,},
    [0xf8]={&Cycle0_IMP,&SED,},
    [0xf9]={&Cycle0_R_ABY_BCD_CMOS,&SBC_CMOS,},
    [0xfa]={&Cycle0_Pop,&PLX,},
    [0xfb]={&Cycle0_R_NOP11_CMOS,&NOP,},
    [0xfc]={&Cycle0_R_NOP34_CMOS,&NOP,},
    [0xfd]={&Cycle0_R_ABX_BCD_CMOS,&SBC_CMOS,},
    [0xfe]={&Cycle0_RMW_ABX_CMOS,&INC,},
    [0xff]={&Cycle0_Branch_ZPG_REL_ROCKWELL,&BBS,},
};

static const M6502DisassemblyInfo g_rockwell65c02_disassembly_info[256]={
    [0x00]={.mnemonic="brk",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x01]={.mnemonic="ora",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x02]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x03]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x04]={.mnemonic="tsb",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x05]={.mnemonic="ora",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x06]={.mnemonic="asl",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x07]={.mnemonic="rmb0",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x08]={.mnemonic="php",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x09]={.mnemonic="ora",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0a]={.mnemonic="asl",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0c]={.mnemonic="tsb",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0d]={.mnemonic="ora",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0e]={.mnemonic="asl",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x0f]={.mnemonic="bbr0",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x10]={.mnemonic="bpl",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x11]={.mnemonic="ora",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x12]={.mnemonic="ora",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x13]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x14]={.mnemonic="trb",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x15]={.mnemonic="ora",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x16]={.mnemonic="asl",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x17]={.mnemonic="rmb1",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x18]={.mnemonic="clc",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x19]={.mnemonic="ora",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1a]={.mnemonic="inc",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1c]={.mnemonic="trb",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1d]={.mnemonic="ora",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1e]={.mnemonic="asl",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x1f]={.mnemonic="bbr1",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x20]={.mnemonic="jsr",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=1},
    [0x21]={.mnemonic="and",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x22]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x23]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x24]={.mnemonic="bit",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x25]={.mnemonic="and",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x26]={.mnemonic="rol",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x27]={.mnemonic="rmb2",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x28]={.mnemonic="plp",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x29]={.mnemonic="and",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2a]={.mnemonic="rol",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2c]={.mnemonic="bit",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2d]={.mnemonic="and",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2e]={.mnemonic="rol",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x2f]={.mnemonic="bbr2",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x30]={.mnemonic="bmi",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x31]={.mnemonic="and",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x32]={.mnemonic="and",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x33]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x34]={.mnemonic="bit",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x35]={.mnemonic="and",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x36]={.mnemonic="rol",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x37]={.mnemonic="rmb3",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x38]={.mnemonic="sec",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x39]={.mnemonic="and",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3a]={.mnemonic="dec",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3c]={.mnemonic="bit",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3d]={.mnemonic="and",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3e]={.mnemonic="rol",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x3f]={.mnemonic="bbr3",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x40]={.mnemonic="rti",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x41]={.mnemonic="eor",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x42]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x43]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x44]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x45]={.mnemonic="eor",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x46]={.mnemonic="lsr",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x47]={.mnemonic="rmb4",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x48]={.mnemonic="pha",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x49]={.mnemonic="eor",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4a]={.mnemonic="lsr",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4c]={.mnemonic="jmp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x4d]={.mnemonic="eor",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4e]={.mnemonic="lsr",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x4f]={.mnemonic="bbr4",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x50]={.mnemonic="bvc",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x51]={.mnemonic="eor",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x52]={.mnemonic="eor",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x53]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x54]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x55]={.mnemonic="eor",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x56]={.mnemonic="lsr",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x57]={.mnemonic="rmb5",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x58]={.mnemonic="cli",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x59]={.mnemonic="eor",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5a]={.mnemonic="phy",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5c]={.mnemonic="nop",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5d]={.mnemonic="eor",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5e]={.mnemonic="lsr",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x5f]={.mnemonic="bbr5",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x60]={.mnemonic="rts",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=1,.branch=0},
    [0x61]={.mnemonic="adc",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x62]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x63]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x64]={.mnemonic="stz",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x65]={.mnemonic="adc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x66]={.mnemonic="ror",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x67]={.mnemonic="rmb6",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x68]={.mnemonic="pla",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x69]={.mnemonic="adc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6a]={.mnemonic="ror",.mode=M6502AddrMode_ACC,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6c]={.mnemonic="jmp",.mode=M6502AddrMode_IND,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x6d]={.mnemonic="adc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6e]={.mnemonic="ror",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x6f]={.mnemonic="bbr6",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x70]={.mnemonic="bvs",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x71]={.mnemonic="adc",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x72]={.mnemonic="adc",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x73]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x74]={.mnemonic="stz",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x75]={.mnemonic="adc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x76]={.mnemonic="ror",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x77]={.mnemonic="rmb7",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x78]={.mnemonic="sei",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x79]={.mnemonic="adc",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7a]={.mnemonic="ply",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7c]={.mnemonic="jmp",.mode=M6502AddrMode_INDX,.num_bytes=3,.undocumented=0,.always_step_in=1,.branch=1},
    [0x7d]={.mnemonic="adc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7e]={.mnemonic="ror",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x7f]={.mnemonic="bbr7",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x80]={.mnemonic="bra",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x81]={.mnemonic="sta",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x82]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x83]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x84]={.mnemonic="sty",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x85]={.mnemonic="sta",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x86]={.mnemonic="stx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x87]={.mnemonic="smb0",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x88]={.mnemonic="dey",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x89]={.mnemonic="bit",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8a]={.mnemonic="txa",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8c]={.mnemonic="sty",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8d]={.mnemonic="sta",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8e]={.mnemonic="stx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x8f]={.mnemonic="bbs0",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x90]={.mnemonic="bcc",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0x91]={.mnemonic="sta",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x92]={.mnemonic="sta",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x93]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x94]={.mnemonic="sty",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x95]={.mnemonic="sta",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x96]={.mnemonic="stx",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x97]={.mnemonic="smb1",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0x98]={.mnemonic="tya",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x99]={.mnemonic="sta",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9a]={.mnemonic="txs",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9b]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9c]={.mnemonic="stz",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9d]={.mnemonic="sta",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9e]={.mnemonic="stz",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0x9f]={.mnemonic="bbs1",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa0]={.mnemonic="ldy",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa1]={.mnemonic="lda",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa2]={.mnemonic="ldx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa4]={.mnemonic="ldy",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa5]={.mnemonic="lda",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa6]={.mnemonic="ldx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa7]={.mnemonic="smb2",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa8]={.mnemonic="tay",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xa9]={.mnemonic="lda",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xaa]={.mnemonic="tax",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xab]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xac]={.mnemonic="ldy",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xad]={.mnemonic="lda",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xae]={.mnemonic="ldx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xaf]={.mnemonic="bbs2",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb0]={.mnemonic="bcs",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xb1]={.mnemonic="lda",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb2]={.mnemonic="lda",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb4]={.mnemonic="ldy",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb5]={.mnemonic="lda",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb6]={.mnemonic="ldx",.mode=M6502AddrMode_ZPY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb7]={.mnemonic="smb3",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb8]={.mnemonic="clv",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xb9]={.mnemonic="lda",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xba]={.mnemonic="tsx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbc]={.mnemonic="ldy",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbd]={.mnemonic="lda",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbe]={.mnemonic="ldx",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xbf]={.mnemonic="bbs3",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc0]={.mnemonic="cpy",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc1]={.mnemonic="cmp",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc2]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc4]={.mnemonic="cpy",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc5]={.mnemonic="cmp",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc6]={.mnemonic="dec",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc7]={.mnemonic="smb4",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc8]={.mnemonic="iny",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xc9]={.mnemonic="cmp",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xca]={.mnemonic="dex",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcc]={.mnemonic="cpy",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcd]={.mnemonic="cmp",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xce]={.mnemonic="dec",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xcf]={.mnemonic="bbs4",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd0]={.mnemonic="bne",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xd1]={.mnemonic="cmp",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd2]={.mnemonic="cmp",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd4]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd5]={.mnemonic="cmp",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd6]={.mnemonic="dec",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd7]={.mnemonic="smb5",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd8]={.mnemonic="cld",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xd9]={.mnemonic="cmp",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xda]={.mnemonic="phx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdc]={.mnemonic="nop",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdd]={.mnemonic="cmp",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xde]={.mnemonic="dec",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xdf]={.mnemonic="bbs5",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe0]={.mnemonic="cpx",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe1]={.mnemonic="sbc",.mode=M6502AddrMode_INX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe2]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe4]={.mnemonic="cpx",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe5]={.mnemonic="sbc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe6]={.mnemonic="inc",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe7]={.mnemonic="smb6",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe8]={.mnemonic="inx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xe9]={.mnemonic="sbc",.mode=M6502AddrMode_IMM,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xea]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xeb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xec]={.mnemonic="cpx",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xed]={.mnemonic="sbc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xee]={.mnemonic="inc",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xef]={.mnemonic="bbs6",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf0]={.mnemonic="beq",.mode=M6502AddrMode_REL,.num_bytes=2,.undocumented=0,.always_step_in=1,.branch=1},
    [0xf1]={.mnemonic="sbc",.mode=M6502AddrMode_INY,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf2]={.mnemonic="sbc",.mode=M6502AddrMode_INZ,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf3]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf4]={.mnemonic="nop",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf5]={.mnemonic="sbc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf6]={.mnemonic="inc",.mode=M6502AddrMode_ZPX,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf7]={.mnemonic="smb7",.mode=M6502AddrMode_ZPG,.num_bytes=2,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf8]={.mnemonic="sed",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xf9]={.mnemonic="sbc",.mode=M6502AddrMode_ABY,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfa]={.mnemonic="plx",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfb]={.mnemonic="nop",.mode=M6502AddrMode_IMP,.num_bytes=1,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfc]={.mnemonic="nop",.mode=M6502AddrMode_ABS,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfd]={.mnemonic="sbc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xfe]={.mnemonic="inc",.mode=M6502AddrMode_ABX,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
    [0xff]={.mnemonic="bbs7",.mode=M6502AddrMode_ZPG_REL_ROCKWELL,.num_bytes=3,.undocumented=0,.always_step_in=0,.branch=0},
};

static const NamedFn g_named_tfns[]={
    {"Cycle0_All",&Cycle0_All},//c/6502.c (996)
    {"Cycle0_BRK_CMOS",&Cycle0_BRK_CMOS},
    {"Cycle0_Branch",&Cycle0_Branch},
    {"Cycle0_Branch_ZPG_REL_ROCKWELL",&Cycle0_Branch_ZPG_REL_ROCKWELL},
    {"Cycle0_HLT",&Cycle0_HLT},
    {"Cycle0_IMP",&Cycle0_IMP},
    {"Cycle0_Interrupt",&Cycle0_Interrupt},
    {"Cycle0_JMP_ABS",&Cycle0_JMP_ABS},
    {"Cycle0_JMP_IND",&Cycle0_JMP_IND},
    {"Cycle0_JMP_INDX",&Cycle0_JMP_INDX},
    {"Cycle0_JMP_IND_CMOS",&Cycle0_JMP_IND_CMOS},
    {"Cycle0_JSR",&Cycle0_JSR},
    {"Cycle0_Pop",&Cycle0_Pop},
    {"Cycle0_Push",&Cycle0_Push},
    {"Cycle0_RMW_ABS",&Cycle0_RMW_ABS},
    {"Cycle0_RMW_ABS_CMOS",&Cycle0_RMW_ABS_CMOS},
    {"Cycle0_RMW_ABX",&Cycle0_RMW_ABX},
    {"Cycle0_RMW_ABX2_CMOS",&Cycle0_RMW_ABX2_CMOS},
    {"Cycle0_RMW_ABX_CMOS",&Cycle0_RMW_ABX_CMOS},
    {"Cycle0_RMW_ABY",&Cycle0_RMW_ABY},
    {"Cycle0_RMW_INX",&Cycle0_RMW_INX},
    {"Cycle0_RMW_INY",&Cycle0_RMW_INY},
    {"Cycle0_RMW_ZPG",&Cycle0_RMW_ZPG},
    {"Cycle0_RMW_ZPG_CMOS",&Cycle0_RMW_ZPG_CMOS},
    {"Cycle0_RMW_ZPX",&Cycle0_RMW_ZPX},
    {"Cycle0_RMW_ZPX_CMOS",&Cycle0_RMW_ZPX_CMOS},
    {"Cycle0_RTI",&Cycle0_RTI},
    {"Cycle0_RTS",&Cycle0_RTS},
    {"Cycle0_R_ABS",&Cycle0_R_ABS},
    {"Cycle0_R_ABS_BCD_CMOS",&Cycle0_R_ABS_BCD_CMOS},
    {"Cycle0_R_ABX",&Cycle0_R_ABX},
    {"Cycle0_R_ABX_BCD_CMOS",&Cycle0_R_ABX_BCD_CMOS},
    {"Cycle0_R_ABX_CMOS",&Cycle0_R_ABX_CMOS},
    {"Cycle0_R_ABY",&Cycle0_R_ABY},
    {"Cycle0_R_ABY_BCD_CMOS",&Cycle0_R_ABY_BCD_CMOS},
    {"Cycle0_R_ABY_CMOS",&Cycle0_R_ABY_CMOS},
    {"Cycle0_R_IMM",&Cycle0_R_IMM},
    {"Cycle0_R_IMM_BCD_CMOS",&Cycle0_R_IMM_BCD_CMOS},
    {"Cycle0_R_INX",&Cycle0_R_INX},
    {"Cycle0_R_INX_BCD_CMOS",&Cycle0_R_INX_BCD_CMOS},
    {"Cycle0_R_INY",&Cycle0_R_INY},
    {"Cycle0_R_INY_BCD_CMOS",&Cycle0_R_INY_BCD_CMOS},
    {"Cycle0_R_INZ",&Cycle0_R_INZ},
    {"Cycle0_R_INZ_BCD_CMOS",&Cycle0_R_INZ_BCD_CMOS},
    {"Cycle0_R_NOP11_CMOS",&Cycle0_R_NOP11_CMOS},
    {"Cycle0_R_NOP22_CMOS",&Cycle0_R_NOP22_CMOS},
    {"Cycle0_R_NOP23_CMOS",&Cycle0_R_NOP23_CMOS},
    {"Cycle0_R_NOP24_CMOS",&Cycle0_R_NOP24_CMOS},
    {"Cycle0_R_NOP34_CMOS",&Cycle0_R_NOP34_CMOS},
    {"Cycle0_R_NOP38_CMOS",&Cycle0_R_NOP38_CMOS},
    {"Cycle0_R_ZPG",&Cycle0_R_ZPG},
    {"Cycle0_R_ZPG_BCD_CMOS",&Cycle0_R_ZPG_BCD_CMOS},
    {"Cycle0_R_ZPX",&Cycle0_R_ZPX},
    {"Cycle0_R_ZPX_BCD_CMOS",&Cycle0_R_ZPX_BCD_CMOS},
    {"Cycle0_R_ZPY",&Cycle0_R_ZPY},
    {"Cycle0_R_ZPY_BCD_CMOS",&Cycle0_R_ZPY_BCD_CMOS},
    {"Cycle0_Reset",&Cycle0_Reset},//c/6502.c (2633)
    {"Cycle0_W_ABS",&Cycle0_W_ABS},
    {"Cycle0_W_ABX",&Cycle0_W_ABX},
    {"Cycle0_W_ABX_BROKEN_NMOS",&Cycle0_W_ABX_BROKEN_NMOS},
    {"Cycle0_W_ABX_CMOS",&Cycle0_W_ABX_CMOS},
    {"Cycle0_W_ABY",&Cycle0_W_ABY},
    {"Cycle0_W_ABY_BROKEN_NMOS",&Cycle0_W_ABY_BROKEN_NMOS},
    {"Cycle0_W_ABY_CMOS",&Cycle0_W_ABY_CMOS},
    {"Cycle0_W_INX",&Cycle0_W_INX},
    {"Cycle0_W_INY",&Cycle0_W_INY},
    {"Cycle0_W_INY_BROKEN_NMOS",&Cycle0_W_INY_BROKEN_NMOS},
    {"Cycle0_W_INZ",&Cycle0_W_INZ},
    {"Cycle0_W_ZPG",&Cycle0_W_ZPG},
    {"Cycle0_W_ZPX",&Cycle0_W_ZPX},
    {"Cycle0_W_ZPY",&Cycle0_W_ZPY},
    {"Cycle1_BRK_CMOS",&Cycle1_BRK_CMOS},//c/6502.c (1767)
    {"Cycle1_Branch",&Cycle1_Branch},//c/6502.c (1030, 1123)
    {"Cycle1_Branch_ZPG_REL_ROCKWELL",&Cycle1_Branch_ZPG_REL_ROCKWELL},//c/6502.c (1102)
    {"Cycle1_HLT",&Cycle1_HLT},//c/6502.c (1510, 1519, 2640)
    {"Cycle1_IMP",&Cycle1_IMP},
    {"Cycle1_Interrupt",&Cycle1_Interrupt},//c/6502.c (1539)
    {"Cycle1_InterruptCMOS",&Cycle1_InterruptCMOS},//c/6502.c (1671)
    {"Cycle1_JMP_ABS",&Cycle1_JMP_ABS},
    {"Cycle1_JMP_IND",&Cycle1_JMP_IND},
    {"Cycle1_JMP_INDX",&Cycle1_JMP_INDX},
    {"Cycle1_JMP_IND_CMOS",&Cycle1_JMP_IND_CMOS},
    {"Cycle1_JSR",&Cycle1_JSR},
    {"Cycle1_Pop",&Cycle1_Pop},
    {"Cycle1_Push",&Cycle1_Push},
    {"Cycle1_RMW_ABS",&Cycle1_RMW_ABS},
    {"Cycle1_RMW_ABS_CMOS",&Cycle1_RMW_ABS_CMOS},
    {"Cycle1_RMW_ABX",&Cycle1_RMW_ABX},
    {"Cycle1_RMW_ABX2_CMOS",&Cycle1_RMW_ABX2_CMOS},//c/6502.c (1328)
    {"Cycle1_RMW_ABX_CMOS",&Cycle1_RMW_ABX_CMOS},//c/6502.c (1262)
    {"Cycle1_RMW_ABY",&Cycle1_RMW_ABY},
    {"Cycle1_RMW_INX",&Cycle1_RMW_INX},
    {"Cycle1_RMW_INY",&Cycle1_RMW_INY},
    {"Cycle1_RMW_ZPG",&Cycle1_RMW_ZPG},
    {"Cycle1_RMW_ZPG_CMOS",&Cycle1_RMW_ZPG_CMOS},
    {"Cycle1_RMW_ZPX",&Cycle1_RMW_ZPX},
    {"Cycle1_RMW_ZPX_CMOS",&Cycle1_RMW_ZPX_CMOS},
    {"Cycle1_RTI",&Cycle1_RTI},
    {"Cycle1_RTS",&Cycle1_RTS},
    {"Cycle1_R_ABS",&Cycle1_R_ABS},
    {"Cycle1_R_ABS_BCD_CMOS",&Cycle1_R_ABS_BCD_CMOS},
    {"Cycle1_R_ABX",&Cycle1_R_ABX},
    {"Cycle1_R_ABX_BCD_CMOS",&Cycle1_R_ABX_BCD_CMOS},//c/6502.c (1859)
    {"Cycle1_R_ABX_CMOS",&Cycle1_R_ABX_CMOS},//c/6502.c (1139)
    {"Cycle1_R_ABY",&Cycle1_R_ABY},
    {"Cycle1_R_ABY_BCD_CMOS",&Cycle1_R_ABY_BCD_CMOS},//c/6502.c (2003)
    {"Cycle1_R_ABY_CMOS",&Cycle1_R_ABY_CMOS},//c/6502.c (1200)
    {"Cycle1_R_IMM",&Cycle1_R_IMM},
    {"Cycle1_R_IMM_BCD_CMOS",&Cycle1_R_IMM_BCD_CMOS},
    {"Cycle1_R_INX",&Cycle1_R_INX},
    {"Cycle1_R_INX_BCD_CMOS",&Cycle1_R_INX_BCD_CMOS},
    {"Cycle1_R_INY",&Cycle1_R_INY},
    {"Cycle1_R_INY_BCD_CMOS",&Cycle1_R_INY_BCD_CMOS},//c/6502.c (2150)
    {"Cycle1_R_INZ",&Cycle1_R_INZ},
    {"Cycle1_R_INZ_BCD_CMOS",&Cycle1_R_INZ_BCD_CMOS},
    {"Cycle1_R_NOP22_CMOS",&Cycle1_R_NOP22_CMOS},
    {"Cycle1_R_NOP23_CMOS",&Cycle1_R_NOP23_CMOS},
    {"Cycle1_R_NOP24_CMOS",&Cycle1_R_NOP24_CMOS},
    {"Cycle1_R_NOP34_CMOS",&Cycle1_R_NOP34_CMOS},
    {"Cycle1_R_NOP38_CMOS",&Cycle1_R_NOP38_CMOS},
    {"Cycle1_R_ZPG",&Cycle1_R_ZPG},
    {"Cycle1_R_ZPG_BCD_CMOS",&Cycle1_R_ZPG_BCD_CMOS},
    {"Cycle1_R_ZPX",&Cycle1_R_ZPX},
    {"Cycle1_R_ZPX_BCD_CMOS",&Cycle1_R_ZPX_BCD_CMOS},
    {"Cycle1_R_ZPY",&Cycle1_R_ZPY},
    {"Cycle1_R_ZPY_BCD_CMOS",&Cycle1_R_ZPY_BCD_CMOS},
    {"Cycle1_Reset",&Cycle1_Reset},
    {"Cycle1_W_ABS",&Cycle1_W_ABS},
    {"Cycle1_W_ABX",&Cycle1_W_ABX},
    {"Cycle1_W_ABX_BROKEN_NMOS",&Cycle1_W_ABX_BROKEN_NMOS},//c/6502.c (2351)
    {"Cycle1_W_ABX_CMOS",&Cycle1_W_ABX_CMOS},//c/6502.c (1413)
    {"Cycle1_W_ABY",&Cycle1_W_ABY},
    {"Cycle1_W_ABY_BROKEN_NMOS",&Cycle1_W_ABY_BROKEN_NMOS},//c/6502.c (2405)
    {"Cycle1_W_ABY_CMOS",&Cycle1_W_ABY_CMOS},//c/6502.c (1461)
    {"Cycle1_W_INX",&Cycle1_W_INX},
    {"Cycle1_W_INY",&Cycle1_W_INY},
    {"Cycle1_W_INY_BROKEN_NMOS",&Cycle1_W_INY_BROKEN_NMOS},//c/6502.c (2290)
    {"Cycle1_W_INZ",&Cycle1_W_INZ},
    {"Cycle1_W_ZPG",&Cycle1_W_ZPG},
    {"Cycle1_W_ZPX",&Cycle1_W_ZPX},
    {"Cycle1_W_ZPY",&Cycle1_W_ZPY},
    {"Cycle2_BRK_CMOS",&Cycle2_BRK_CMOS},//c/6502.c (1779)
    {"Cycle2_Branch",&Cycle2_Branch},//c/6502.c (1056)
    {"Cycle2_Branch_ZPG_REL_ROCKWELL",&Cycle2_Branch_ZPG_REL_ROCKWELL},//c/6502.c (1109)
    {"Cycle2_Interrupt",&Cycle2_Interrupt},//c/6502.c (1556)
    {"Cycle2_InterruptCMOS",&Cycle2_InterruptCMOS},//c/6502.c (1683)
    {"Cycle2_JMP_ABS",&Cycle2_JMP_ABS},
    {"Cycle2_JMP_IND",&Cycle2_JMP_IND},
    {"Cycle2_JMP_INDX",&Cycle2_JMP_INDX},
    {"Cycle2_JMP_IND_CMOS",&Cycle2_JMP_IND_CMOS},
    {"Cycle2_JSR",&Cycle2_JSR},
    {"Cycle2_Pop",&Cycle2_Pop},
    {"Cycle2_Push",&Cycle2_Push},
    {"Cycle2_RMW_ABS",&Cycle2_RMW_ABS},
    {"Cycle2_RMW_ABS_CMOS",&Cycle2_RMW_ABS_CMOS},
    {"Cycle2_RMW_ABX",&Cycle2_RMW_ABX},
    {"Cycle2_RMW_ABX2_CMOS",&Cycle2_RMW_ABX2_CMOS},//c/6502.c (1336)
    {"Cycle2_RMW_ABX_CMOS",&Cycle2_RMW_ABX_CMOS},//c/6502.c (1270)
    {"Cycle2_RMW_ABY",&Cycle2_RMW_ABY},
    {"Cycle2_RMW_INX",&Cycle2_RMW_INX},
    {"Cycle2_RMW_INY",&Cycle2_RMW_INY},
    {"Cycle2_RMW_ZPG",&Cycle2_RMW_ZPG},
    {"Cycle2_RMW_ZPG_CMOS",&Cycle2_RMW_ZPG_CMOS},
    {"Cycle2_RMW_ZPX",&Cycle2_RMW_ZPX},
    {"Cycle2_RMW_ZPX_CMOS",&Cycle2_RMW_ZPX_CMOS},
    {"Cycle2_RTI",&Cycle2_RTI},
    {"Cycle2_RTS",&Cycle2_RTS},
    {"Cycle2_R_ABS",&Cycle2_R_ABS},
    {"Cycle2_R_ABS_BCD_CMOS",&Cycle2_R_ABS_BCD_CMOS},
    {"Cycle2_R_ABX",&Cycle2_R_ABX},
    {"Cycle2_R_ABX_BCD_CMOS_D0",&Cycle2_R_ABX_BCD_CMOS_D0},//c/6502.c (1869)
    {"Cycle2_R_ABX_BCD_CMOS_D1",&Cycle2_R_ABX_BCD_CMOS_D1},//c/6502.c (1867)
    {"Cycle2_R_ABX_CMOS",&Cycle2_R_ABX_CMOS},//c/6502.c (1146)
    {"Cycle2_R_ABY",&Cycle2_R_ABY},
    {"Cycle2_R_ABY_BCD_CMOS_D0",&Cycle2_R_ABY_BCD_CMOS_D0},//c/6502.c (2013)
    {"Cycle2_R_ABY_BCD_CMOS_D1",&Cycle2_R_ABY_BCD_CMOS_D1},//c/6502.c (2011)
    {"Cycle2_R_ABY_CMOS",&Cycle2_R_ABY_CMOS},//c/6502.c (1207)
    {"Cycle2_R_IMM_BCD_CMOS",&Cycle2_R_IMM_BCD_CMOS},
    {"Cycle2_R_INX",&Cycle2_R_INX},
    {"Cycle2_R_INX_BCD_CMOS",&Cycle2_R_INX_BCD_CMOS},
    {"Cycle2_R_INY",&Cycle2_R_INY},
    {"Cycle2_R_INY_BCD_CMOS",&Cycle2_R_INY_BCD_CMOS},//c/6502.c (2157)
    {"Cycle2_R_INZ",&Cycle2_R_INZ},
    {"Cycle2_R_INZ_BCD_CMOS",&Cycle2_R_INZ_BCD_CMOS},
    {"Cycle2_R_NOP23_CMOS",&Cycle2_R_NOP23_CMOS},
    {"Cycle2_R_NOP24_CMOS",&Cycle2_R_NOP24_CMOS},
    {"Cycle2_R_NOP34_CMOS",&Cycle2_R_NOP34_CMOS},
    {"Cycle2_R_NOP38_CMOS",&Cycle2_R_NOP38_CMOS},
    {"Cycle2_R_ZPG",&Cycle2_R_ZPG},
    {"Cycle2_R_ZPG_BCD_CMOS",&Cycle2_R_ZPG_BCD_CMOS},
    {"Cycle2_R_ZPX",&Cycle2_R_ZPX},
    {"Cycle2_R_ZPX_BCD_CMOS",&Cycle2_R_ZPX_BCD_CMOS},
    {"Cycle2_R_ZPY",&Cycle2_R_ZPY},
    {"Cycle2_R_ZPY_BCD_CMOS",&Cycle2_R_ZPY_BCD_CMOS},
    {"Cycle2_Reset",&Cycle2_Reset},
    {"Cycle2_W_ABS",&Cycle2_W_ABS},
    {"Cycle2_W_ABX",&Cycle2_W_ABX},
    {"Cycle2_W_ABX_BROKEN_NMOS",&Cycle2_W_ABX_BROKEN_NMOS},//c/6502.c (2357)
    {"Cycle2_W_ABX_CMOS",&Cycle2_W_ABX_CMOS},//c/6502.c (1420)
    {"Cycle2_W_ABY",&Cycle2_W_ABY},
    {"Cycle2_W_ABY_BROKEN_NMOS",&Cycle2_W_ABY_BROKEN_NMOS},//c/6502.c (2411)
    {"Cycle2_W_ABY_CMOS",&Cycle2_W_ABY_CMOS},//c/6502.c (1468)
    {"Cycle2_W_INX",&Cycle2_W_INX},
    {"Cycle2_W_INY",&Cycle2_W_INY},
    {"Cycle2_W_INY_BROKEN_NMOS",&Cycle2_W_INY_BROKEN_NMOS},//c/6502.c (2297)
    {"Cycle2_W_INZ",&Cycle2_W_INZ},
    {"Cycle2_W_ZPG",&Cycle2_W_ZPG},
    {"Cycle2_W_ZPX",&Cycle2_W_ZPX},
    {"Cycle2_W_ZPY",&Cycle2_W_ZPY},
    {"Cycle3_BRK_CMOS",&Cycle3_BRK_CMOS},//c/6502.c (1790)
    {"Cycle3_Branch",&Cycle3_Branch},//c/6502.c (1080)
    {"Cycle3_Branch_ZPG_REL_ROCKWELL",&Cycle3_Branch_ZPG_REL_ROCKWELL},//c/6502.c (1116)
    {"Cycle3_Interrupt",&Cycle3_Interrupt},//c/6502.c (1567)
    {"Cycle3_InterruptCMOS",&Cycle3_InterruptCMOS},//c/6502.c (1694)
    {"Cycle3_JMP_IND",&Cycle3_JMP_IND},
    {"Cycle3_JMP_INDX",&Cycle3_JMP_INDX},
    {"Cycle3_JMP_IND_CMOS",&Cycle3_JMP_IND_CMOS},
    {"Cycle3_JSR",&Cycle3_JSR},
    {"Cycle3_Pop",&Cycle3_Pop},
    {"Cycle3_RMW_ABS",&Cycle3_RMW_ABS},
    {"Cycle3_RMW_ABS_CMOS",&Cycle3_RMW_ABS_CMOS},
    {"Cycle3_RMW_ABX",&Cycle3_RMW_ABX},
    {"Cycle3_RMW_ABX2_CMOS_AC0",&Cycle3_RMW_ABX2_CMOS_AC0},//c/6502.c (1346)
    {"Cycle3_RMW_ABX2_CMOS_AC1",&Cycle3_RMW_ABX2_CMOS_AC1},//c/6502.c (1348)
    {"Cycle3_RMW_ABX_CMOS",&Cycle3_RMW_ABX_CMOS},//c/6502.c (1282)
    {"Cycle3_RMW_ABY",&Cycle3_RMW_ABY},
    {"Cycle3_RMW_INX",&Cycle3_RMW_INX},
    {"Cycle3_RMW_INY",&Cycle3_RMW_INY},
    {"Cycle3_RMW_ZPG",&Cycle3_RMW_ZPG},
    {"Cycle3_RMW_ZPG_CMOS",&Cycle3_RMW_ZPG_CMOS},
    {"Cycle3_RMW_ZPX",&Cycle3_RMW_ZPX},
    {"Cycle3_RMW_ZPX_CMOS",&Cycle3_RMW_ZPX_CMOS},
    {"Cycle3_RTI",&Cycle3_RTI},
    {"Cycle3_RTS",&Cycle3_RTS},
    {"Cycle3_R_ABS",&Cycle3_R_ABS},
    {"Cycle3_R_ABS_BCD_CMOS",&Cycle3_R_ABS_BCD_CMOS},
    {"Cycle3_R_ABX",&Cycle3_R_ABX},
    {"Cycle3_R_ABX_BCD_CMOS_D0_AC0",&Cycle3_R_ABX_BCD_CMOS_D0_AC0},//c/6502.c (1887)
    {"Cycle3_R_ABX_BCD_CMOS_D0_AC1",&Cycle3_R_ABX_BCD_CMOS_D0_AC1},//c/6502.c (1881)
    {"Cycle3_R_ABX_BCD_CMOS_D1_AC0",&Cycle3_R_ABX_BCD_CMOS_D1_AC0},//c/6502.c (1932)
    {"Cycle3_R_ABX_BCD_CMOS_D1_AC1",&Cycle3_R_ABX_BCD_CMOS_D1_AC1},//c/6502.c (1927)
    {"Cycle3_R_ABX_CMOS_AC0",&Cycle3_R_ABX_CMOS_AC0},//c/6502.c (1158)
    {"Cycle3_R_ABX_CMOS_AC1",&Cycle3_R_ABX_CMOS_AC1},//c/6502.c (1154)
    {"Cycle3_R_ABY",&Cycle3_R_ABY},
    {"Cycle3_R_ABY_BCD_CMOS_D0_AC0",&Cycle3_R_ABY_BCD_CMOS_D0_AC0},//c/6502.c (2031)
    {"Cycle3_R_ABY_BCD_CMOS_D0_AC1",&Cycle3_R_ABY_BCD_CMOS_D0_AC1},//c/6502.c (2025)
    {"Cycle3_R_ABY_BCD_CMOS_D1_AC0",&Cycle3_R_ABY_BCD_CMOS_D1_AC0},//c/6502.c (2076)
    {"Cycle3_R_ABY_BCD_CMOS_D1_AC1",&Cycle3_R_ABY_BCD_CMOS_D1_AC1},//c/6502.c (2071)
    {"Cycle3_R_ABY_CMOS_AC0",&Cycle3_R_ABY_CMOS_AC0},//c/6502.c (1219)
    {"Cycle3_R_ABY_CMOS_AC1",&Cycle3_R_ABY_CMOS_AC1},//c/6502.c (1215)
    {"Cycle3_R_INX",&Cycle3_R_INX},
    {"Cycle3_R_INX_BCD_CMOS",&Cycle3_R_INX_BCD_CMOS},
    {"Cycle3_R_INY",&Cycle3_R_INY},
    {"Cycle3_R_INY_BCD_CMOS_D0",&Cycle3_R_INY_BCD_CMOS_D0},//c/6502.c (2167)
    {"Cycle3_R_INY_BCD_CMOS_D1",&Cycle3_R_INY_BCD_CMOS_D1},//c/6502.c (2165)
    {"Cycle3_R_INZ",&Cycle3_R_INZ},
    {"Cycle3_R_INZ_BCD_CMOS",&Cycle3_R_INZ_BCD_CMOS},
    {"Cycle3_R_NOP24_CMOS",&Cycle3_R_NOP24_CMOS},
    {"Cycle3_R_NOP34_CMOS",&Cycle3_R_NOP34_CMOS},
    {"Cycle3_R_NOP38_CMOS",&Cycle3_R_NOP38_CMOS},
    {"Cycle3_R_ZPG_BCD_CMOS",&Cycle3_R_ZPG_BCD_CMOS},
    {"Cycle3_R_ZPX",&Cycle3_R_ZPX},
    {"Cycle3_R_ZPX_BCD_CMOS",&Cycle3_R_ZPX_BCD_CMOS},
    {"Cycle3_R_ZPY",&Cycle3_R_ZPY},
    {"Cycle3_R_ZPY_BCD_CMOS",&Cycle3_R_ZPY_BCD_CMOS},
    {"Cycle3_Reset",&Cycle3_Reset},
    {"Cycle3_W_ABS",&Cycle3_W_ABS},
    {"Cycle3_W_ABX",&Cycle3_W_ABX},
    {"Cycle3_W_ABX_BROKEN_NMOS",&Cycle3_W_ABX_BROKEN_NMOS},//c/6502.c (2365)
    {"Cycle3_W_ABX_CMOS",&Cycle3_W_ABX_CMOS},//c/6502.c (1430)
    {"Cycle3_W_ABY",&Cycle3_W_ABY},
    {"Cycle3_W_ABY_BROKEN_NMOS",&Cycle3_W_ABY_BROKEN_NMOS},//c/6502.c (2419)
    {"Cycle3_W_ABY_CMOS",&Cycle3_W_ABY_CMOS},//c/6502.c (1478)
    {"Cycle3_W_INX",&Cycle3_W_INX},
    {"Cycle3_W_INY",&Cycle3_W_INY},
    {"Cycle3_W_INY_BROKEN_NMOS",&Cycle3_W_INY_BROKEN_NMOS},//c/6502.c (2303)
    {"Cycle3_W_INZ",&Cycle3_W_INZ},
    {"Cycle3_W_ZPX",&Cycle3_W_ZPX},
    {"Cycle3_W_ZPY",&Cycle3_W_ZPY},
    {"Cycle4_BRK_CMOS",&Cycle4_BRK_CMOS},//c/6502.c (1807)
    {"Cycle4_Interrupt",&Cycle4_Interrupt},//c/6502.c (1578)
    {"Cycle4_InterruptCMOS",&Cycle4_InterruptCMOS},//c/6502.c (1710)
    {"Cycle4_JMP_IND",&Cycle4_JMP_IND},
    {"Cycle4_JMP_INDX",&Cycle4_JMP_INDX},
    {"Cycle4_JMP_IND_CMOS",&Cycle4_JMP_IND_CMOS},
    {"Cycle4_JSR",&Cycle4_JSR},
    {"Cycle4_RMW_ABS",&Cycle4_RMW_ABS},
    {"Cycle4_RMW_ABS_CMOS",&Cycle4_RMW_ABS_CMOS},
    {"Cycle4_RMW_ABX",&Cycle4_RMW_ABX},
    {"Cycle4_RMW_ABX2_CMOS_AC0",&Cycle4_RMW_ABX2_CMOS_AC0},//c/6502.c (1354)
    {"Cycle4_RMW_ABX2_CMOS_AC1",&Cycle4_RMW_ABX2_CMOS_AC1},//c/6502.c (1376)
    {"Cycle4_RMW_ABX_CMOS",&Cycle4_RMW_ABX_CMOS},//c/6502.c (1288)
    {"Cycle4_RMW_ABY",&Cycle4_RMW_ABY},
    {"Cycle4_RMW_INX",&Cycle4_RMW_INX},
    {"Cycle4_RMW_INY",&Cycle4_RMW_INY},
    {"Cycle4_RMW_ZPG",&Cycle4_RMW_ZPG},
    {"Cycle4_RMW_ZPG_CMOS",&Cycle4_RMW_ZPG_CMOS},
    {"Cycle4_RMW_ZPX",&Cycle4_RMW_ZPX},
    {"Cycle4_RMW_ZPX_CMOS",&Cycle4_RMW_ZPX_CMOS},
    {"Cycle4_RTI",&Cycle4_RTI},
    {"Cycle4_RTS",&Cycle4_RTS},
    {"Cycle4_R_ABS_BCD_CMOS",&Cycle4_R_ABS_BCD_CMOS},
    {"Cycle4_R_ABX",&Cycle4_R_ABX},
    {"Cycle4_R_ABX_BCD_CMOS_D0_AC1",&Cycle4_R_ABX_BCD_CMOS_D0_AC1},//c/6502.c (1895)
    {"Cycle4_R_ABX_BCD_CMOS_D1_AC0",&Cycle4_R_ABX_BCD_CMOS_D1_AC0},//c/6502.c (1952)
    {"Cycle4_R_ABX_BCD_CMOS_D1_AC1",&Cycle4_R_ABX_BCD_CMOS_D1_AC1},//c/6502.c (1941)
    {"Cycle4_R_ABX_CMOS_AC1",&Cycle4_R_ABX_CMOS_AC1},//c/6502.c (1175)
    {"Cycle4_R_ABY",&Cycle4_R_ABY},
    {"Cycle4_R_ABY_BCD_CMOS_D0_AC1",&Cycle4_R_ABY_BCD_CMOS_D0_AC1},//c/6502.c (2039)
    {"Cycle4_R_ABY_BCD_CMOS_D1_AC0",&Cycle4_R_ABY_BCD_CMOS_D1_AC0},//c/6502.c (2097)
    {"Cycle4_R_ABY_BCD_CMOS_D1_AC1",&Cycle4_R_ABY_BCD_CMOS_D1_AC1},//c/6502.c (2085)
    {"Cycle4_R_ABY_CMOS_AC1",&Cycle4_R_ABY_CMOS_AC1},//c/6502.c (1236)
    {"Cycle4_R_INX",&Cycle4_R_INX},
    {"Cycle4_R_INX_BCD_CMOS",&Cycle4_R_INX_BCD_CMOS},
    {"Cycle4_R_INY",&Cycle4_R_INY},
    {"Cycle4_R_INY_BCD_CMOS_D0_AC0",&Cycle4_R_INY_BCD_CMOS_D0_AC0},//c/6502.c (2182)
    {"Cycle4_R_INY_BCD_CMOS_D0_AC1",&Cycle4_R_INY_BCD_CMOS_D0_AC1},//c/6502.c (2177)
    {"Cycle4_R_INY_BCD_CMOS_D1_AC0",&Cycle4_R_INY_BCD_CMOS_D1_AC0},//c/6502.c (2223)
    {"Cycle4_R_INY_BCD_CMOS_D1_AC1",&Cycle4_R_INY_BCD_CMOS_D1_AC1},//c/6502.c (2219)
    {"Cycle4_R_INZ",&Cycle4_R_INZ},
    {"Cycle4_R_INZ_BCD_CMOS",&Cycle4_R_INZ_BCD_CMOS},
    {"Cycle4_R_NOP38_CMOS",&Cycle4_R_NOP38_CMOS},
    {"Cycle4_R_ZPX_BCD_CMOS",&Cycle4_R_ZPX_BCD_CMOS},
    {"Cycle4_R_ZPY_BCD_CMOS",&Cycle4_R_ZPY_BCD_CMOS},
    {"Cycle4_Reset",&Cycle4_Reset},
    {"Cycle4_W_ABX",&Cycle4_W_ABX},
    {"Cycle4_W_ABX_BROKEN_NMOS",&Cycle4_W_ABX_BROKEN_NMOS},//c/6502.c (2383)
    {"Cycle4_W_ABX_CMOS",&Cycle4_W_ABX_CMOS},//c/6502.c (1441)
    {"Cycle4_W_ABY",&Cycle4_W_ABY},
    {"Cycle4_W_ABY_BROKEN_NMOS",&Cycle4_W_ABY_BROKEN_NMOS},//c/6502.c (2437)
    {"Cycle4_W_ABY_CMOS",&Cycle4_W_ABY_CMOS},//c/6502.c (1489)
    {"Cycle4_W_INX",&Cycle4_W_INX},
    {"Cycle4_W_INY",&Cycle4_W_INY},
    {"Cycle4_W_INY_BROKEN_NMOS",&Cycle4_W_INY_BROKEN_NMOS},//c/6502.c (2311)
    {"Cycle4_W_INZ",&Cycle4_W_INZ},
    {"Cycle5_BRK_CMOS",&Cycle5_BRK_CMOS},//c/6502.c (1819)
    {"Cycle5_Interrupt",&Cycle5_Interrupt},//c/6502.c (1606)
    {"Cycle5_InterruptCMOS",&Cycle5_InterruptCMOS},//c/6502.c (1728)
    {"Cycle5_JMP_INDX",&Cycle5_JMP_INDX},
    {"Cycle5_JMP_IND_CMOS",&Cycle5_JMP_IND_CMOS},
    {"Cycle5_JSR",&Cycle5_JSR},
    {"Cycle5_RMW_ABS",&Cycle5_RMW_ABS},
    {"Cycle5_RMW_ABS_CMOS",&Cycle5_RMW_ABS_CMOS},
    {"Cycle5_RMW_ABX",&Cycle5_RMW_ABX},
    {"Cycle5_RMW_ABX2_CMOS_AC0",&Cycle5_RMW_ABX2_CMOS_AC0},//c/6502.c (1367)
    {"Cycle5_RMW_ABX2_CMOS_AC1",&Cycle5_RMW_ABX2_CMOS_AC1},//c/6502.c (1382)
    {"Cycle5_RMW_ABX_CMOS",&Cycle5_RMW_ABX_CMOS},//c/6502.c (1293)
    {"Cycle5_RMW_ABY",&Cycle5_RMW_ABY},
    {"Cycle5_RMW_INX",&Cycle5_RMW_INX},
    {"Cycle5_RMW_INY",&Cycle5_RMW_INY},
    {"Cycle5_RMW_ZPX",&Cycle5_RMW_ZPX},
    {"Cycle5_RMW_ZPX_CMOS",&Cycle5_RMW_ZPX_CMOS},
    {"Cycle5_RTI",&Cycle5_RTI},
    {"Cycle5_RTS",&Cycle5_RTS},
    {"Cycle5_R_ABX_BCD_CMOS_D1_AC1",&Cycle5_R_ABX_BCD_CMOS_D1_AC1},//c/6502.c (1972)
    {"Cycle5_R_ABY_BCD_CMOS_D1_AC1",&Cycle5_R_ABY_BCD_CMOS_D1_AC1},//c/6502.c (2118)
    {"Cycle5_R_INX",&Cycle5_R_INX},
    {"Cycle5_R_INX_BCD_CMOS",&Cycle5_R_INX_BCD_CMOS},
    {"Cycle5_R_INY",&Cycle5_R_INY},
    {"Cycle5_R_INY_BCD_CMOS_D0_AC1",&Cycle5_R_INY_BCD_CMOS_D0_AC1},//c/6502.c (2200)
    {"Cycle5_R_INY_BCD_CMOS_D1_AC0",&Cycle5_R_INY_BCD_CMOS_D1_AC0},//c/6502.c (2235)
    {"Cycle5_R_INY_BCD_CMOS_D1_AC1",&Cycle5_R_INY_BCD_CMOS_D1_AC1},//c/6502.c (2250)
    {"Cycle5_R_INZ_BCD_CMOS",&Cycle5_R_INZ_BCD_CMOS},
    {"Cycle5_R_NOP38_CMOS",&Cycle5_R_NOP38_CMOS},
    {"Cycle5_Reset",&Cycle5_Reset},
    {"Cycle5_W_INX",&Cycle5_W_INX},
    {"Cycle5_W_INY",&Cycle5_W_INY},
    {"Cycle5_W_INY_BROKEN_NMOS",&Cycle5_W_INY_BROKEN_NMOS},//c/6502.c (2329)
    {"Cycle6_BRK_CMOS",&Cycle6_BRK_CMOS},//c/6502.c (1829)
    {"Cycle6_Interrupt",&Cycle6_Interrupt},//c/6502.c (1620)
    {"Cycle6_InterruptCMOS",&Cycle6_InterruptCMOS},//c/6502.c (1739)
    {"Cycle6_RMW_ABX",&Cycle6_RMW_ABX},
    {"Cycle6_RMW_ABX2_CMOS_AC1",&Cycle6_RMW_ABX2_CMOS_AC1},//c/6502.c (1393)
    {"Cycle6_RMW_ABX_CMOS",&Cycle6_RMW_ABX_CMOS},//c/6502.c (1301)
    {"Cycle6_RMW_ABY",&Cycle6_RMW_ABY},
    {"Cycle6_RMW_INX",&Cycle6_RMW_INX},
    {"Cycle6_RMW_INY",&Cycle6_RMW_INY},
    {"Cycle6_R_INX_BCD_CMOS",&Cycle6_R_INX_BCD_CMOS},
    {"Cycle6_R_INY_BCD_CMOS_D1_AC1",&Cycle6_R_INY_BCD_CMOS_D1_AC1},//c/6502.c (2261)
    {"Cycle6_R_NOP38_CMOS",&Cycle6_R_NOP38_CMOS},
    {"Cycle6_Reset",&Cycle6_Reset},
    {"Cycle7_RMW_INX",&Cycle7_RMW_INX},
    {"Cycle7_RMW_INY",&Cycle7_RMW_INY},
    {"Cycle7_R_NOP38_CMOS",&Cycle7_R_NOP38_CMOS},
    {NULL,NULL},
};

static const NamedFn g_named_ifns[]={
    {"ADC",&ADC},
    {"ADC_CMOS",&ADC_CMOS},
    {"ANC",&ANC},
    {"AND",&AND},
    {"ANE",&ANE},
    {"ARR",&ARR},
    {"ASL",&ASL},
    {"ASLA",&ASLA},
    {"ASR",&ASR},
    {"BBR",&BBR},
    {"BBS",&BBS},
    {"BCC",&BCC},
    {"BCS",&BCS},
    {"BEQ",&BEQ},
    {"BIT",&BIT},
    {"BIT_CMOS",&BIT_CMOS},
    {"BMI",&BMI},
    {"BNE",&BNE},
    {"BPL",&BPL},
    {"BRA",&BRA},
    {"BVC",&BVC},
    {"BVS",&BVS},
    {"CLC",&CLC},
    {"CLD",&CLD},
    {"CLI",&CLI},
    {"CLV",&CLV},
    {"CMP",&CMP},
    {"CPX",&CPX},
    {"CPY",&CPY},
    {"DCP",&DCP},
    {"DEC",&DEC},
    {"DECA",&DECA},
    {"DEX",&DEX},
    {"DEY",&DEY},
    {"EOR",&EOR},
    {"ILL",&ILL},
    {"INC",&INC},
    {"INCA",&INCA},
    {"INX",&INX},
    {"INY",&INY},
    {"ISB",&ISB},
    {"LAX",&LAX},
    {"LDA",&LDA},
    {"LDS",&LDS},
    {"LDX",&LDX},
    {"LDY",&LDY},
    {"LSR",&LSR},
    {"LSRA",&LSRA},
    {"LXA",&LXA},
    {"NOP",&NOP},
    {"ORA",&ORA},
    {"PHA",&PHA},
    {"PHP",&PHP},
    {"PHX",&PHX},
    {"PHY",&PHY},
    {"PLA",&PLA},
    {"PLP",&PLP},
    {"PLX",&PLX},
    {"PLY",&PLY},
    {"RLA",&RLA},
    {"RMB",&RMB},
    {"ROL",&ROL},
    {"ROLA",&ROLA},
    {"ROR",&ROR},
    {"RORA",&RORA},
    {"RRA",&RRA},
    {"SAX",&SAX},
    {"SBC",&SBC},
    {"SBC_CMOS",&SBC_CMOS},
    {"SBX",&SBX},
    {"SEC",&SEC},
    {"SED",&SED},
    {"SEI",&SEI},
    {"SHA",&SHA},
    {"SHS",&SHS},
    {"SHX",&SHX},
    {"SHY",&SHY},
    {"SLO",&SLO},
    {"SMB",&SMB},
    {"SRE",&SRE},
    {"STA",&STA},
    {"STX",&STX},
    {"STY",&STY},
    {"STZ",&STZ},
    {"TAX",&TAX},
    {"TAY",&TAY},
    {"TRB",&TRB},
    {"TSB",&TSB},
    {"TSX",&TSX},
    {"TXA",&TXA},
    {"TXS",&TXS},
    {"TYA",&TYA},
    {NULL,NULL},
};

