cocci_test_suite() {
	struct nv17_tv_encoder *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 794 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 790 */;
	struct dcb_output *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 790 */;
	int cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 789 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 785 */;
	const struct drm_encoder_slave_funcs cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 778 */;
	const struct drm_encoder_helper_funcs cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 769 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 692 */;
	uint64_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 689 */;
	struct drm_property *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 688 */;
	struct drm_mode_config *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 639 */;
	const struct drm_encoder_helper_funcs *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 578 */;
	struct nouveau_encoder *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 577 */;
	struct nouveau_crtc *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 576 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 572 */;
	void cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 572 */;
	struct nv04_crtc_reg *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 464 */;
	char *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 42 */;
	uint32_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 405 */;
	uint8_t *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 403 */;
	struct nv17_tv_norm_params *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 367 */;
	struct nv17_tv_state *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 366 */;
	struct nvkm_gpio *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 365 */;
	const int cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 327 */;
	const struct {
		int hdisplay;
		int vdisplay;
	} cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 236 */[];
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 234 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 204 */;
	enum drm_connector_status cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 143 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 133 */;
	struct nouveau_drm *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 132 */;
	uint32_t *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 130 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 130 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv17.c 129 */;
}
