// Seed: 1267105295
module module_0 (
    input id_0,
    output logic id_1,
    output id_2
);
  type_4(
      1'b0
  );
endmodule
`timescale 1ps / 1 ps
