<stg><name>max_pool_1</name>


<trans_list>

<trans id="4297" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5491" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5492" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5489" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5490" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_25), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_24), !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_23), !map !20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_22), !map !26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_21), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_20), !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_19), !map !44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_18), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_17), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_16), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_15), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_14), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_13), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_12), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_11), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_10), !map !98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_9), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_8), !map !110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_7), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_6), !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_5), !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_4), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_3), !map !140

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_2), !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_1), !map !152

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_0), !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_25), !map !164

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_24), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_23), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_22), !map !179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_21), !map !184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_20), !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_19), !map !194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_18), !map !199

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_17), !map !204

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_16), !map !209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_15), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_14), !map !219

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_13), !map !224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_12), !map !229

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_11), !map !234

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_10), !map !239

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_9), !map !244

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_8), !map !249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_7), !map !254

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_6), !map !259

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_5), !map !264

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_4), !map !269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_3), !map !274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_2), !map !279

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_1), !map !284

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_0), !map !289

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_25), !map !294

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_24), !map !299

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_23), !map !304

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_22), !map !309

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_21), !map !314

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_20), !map !319

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_19), !map !324

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_18), !map !329

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_17), !map !334

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_16), !map !339

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_15), !map !344

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_14), !map !349

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_13), !map !354

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_12), !map !359

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_11), !map !364

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_10), !map !369

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_9), !map !374

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_8), !map !379

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_7), !map !384

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_6), !map !389

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_5), !map !394

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_4), !map !399

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_3), !map !404

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_2), !map !409

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_1), !map !414

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_0), !map !419

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_25), !map !424

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_24), !map !429

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_23), !map !434

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_22), !map !439

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_21), !map !444

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_20), !map !449

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:84  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_19), !map !454

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:85  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_18), !map !459

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:86  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_17), !map !464

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:87  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_16), !map !469

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:88  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_15), !map !474

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:89  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_14), !map !479

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:90  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_13), !map !484

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:91  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_12), !map !489

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:92  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_11), !map !494

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:93  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_10), !map !499

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:94  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_9), !map !504

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:95  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_8), !map !509

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:96  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_7), !map !514

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:97  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_6), !map !519

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_5), !map !524

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:99  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_4), !map !529

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:100  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_3), !map !534

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:101  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_2), !map !539

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:102  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_1), !map !544

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:103  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_0), !map !549

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:104  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_25), !map !554

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:105  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_24), !map !559

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:106  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_23), !map !564

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:107  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_22), !map !569

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:108  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_21), !map !574

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:109  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_20), !map !579

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:110  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_19), !map !584

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:111  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_18), !map !589

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:112  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_17), !map !594

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:113  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_16), !map !599

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:114  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_15), !map !604

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:115  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_14), !map !609

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:116  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_13), !map !614

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:117  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_12), !map !619

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:118  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_11), !map !624

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:119  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_10), !map !629

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:120  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_9), !map !634

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:121  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_8), !map !639

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:122  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_7), !map !644

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:123  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_6), !map !649

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:124  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_5), !map !654

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:125  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_4), !map !659

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:126  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_3), !map !664

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:127  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_2), !map !669

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:128  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_1), !map !674

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:129  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_0), !map !679

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:130  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_25), !map !684

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:131  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_24), !map !689

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:132  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_23), !map !694

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:133  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_22), !map !699

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:134  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_21), !map !704

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:135  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_20), !map !709

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:136  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_19), !map !714

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:137  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_18), !map !719

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:138  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_17), !map !724

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:139  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_16), !map !729

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:140  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_15), !map !734

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:141  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_14), !map !739

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:142  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_13), !map !744

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:143  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_12), !map !749

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:144  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_11), !map !754

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:145  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_10), !map !759

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:146  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_9), !map !764

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:147  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_8), !map !769

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:148  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_7), !map !774

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:149  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_6), !map !779

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:150  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_5), !map !784

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:151  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_4), !map !789

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:152  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_3), !map !794

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:153  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_2), !map !799

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:154  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_1), !map !804

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:155  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_0), !map !809

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:156  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_25), !map !814

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:157  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_24), !map !819

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:158  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_23), !map !824

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:159  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_22), !map !829

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:160  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_21), !map !834

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:161  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_20), !map !839

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:162  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_19), !map !844

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:163  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_18), !map !849

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:164  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_17), !map !854

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:165  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_16), !map !859

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:166  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_15), !map !864

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:167  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_14), !map !869

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:168  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_13), !map !874

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:169  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_12), !map !879

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:170  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_11), !map !884

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:171  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_10), !map !889

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:172  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_9), !map !894

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:173  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_8), !map !899

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:174  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_7), !map !904

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:175  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_6), !map !909

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:176  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_5), !map !914

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:177  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_4), !map !919

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:178  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_3), !map !924

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:179  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_2), !map !929

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:180  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_1), !map !934

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:181  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_0), !map !939

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:182  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_25), !map !944

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:183  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_24), !map !949

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:184  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_23), !map !954

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:185  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_22), !map !959

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:186  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_21), !map !964

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:187  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_20), !map !969

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:188  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_19), !map !974

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:189  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_18), !map !979

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:190  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_17), !map !984

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:191  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_16), !map !989

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:192  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_15), !map !994

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:193  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_14), !map !999

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:194  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_13), !map !1004

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:195  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_12), !map !1009

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:196  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_11), !map !1014

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:197  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_10), !map !1019

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:198  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_9), !map !1024

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:199  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_8), !map !1029

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:200  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_7), !map !1034

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:201  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_6), !map !1039

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:202  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_5), !map !1044

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:203  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_4), !map !1049

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:204  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_3), !map !1054

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:205  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_2), !map !1059

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:206  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_1), !map !1064

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:207  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_0), !map !1069

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:208  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_25), !map !1074

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:209  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_24), !map !1079

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:210  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_23), !map !1084

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:211  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_22), !map !1089

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:212  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_21), !map !1094

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:213  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_20), !map !1099

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:214  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_19), !map !1104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:215  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_18), !map !1109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:216  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_17), !map !1114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:217  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_16), !map !1119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:218  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_15), !map !1124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:219  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_14), !map !1129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:220  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_13), !map !1134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:221  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_12), !map !1139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:222  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_11), !map !1144

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:223  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_10), !map !1149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:224  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_9), !map !1154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:225  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_8), !map !1159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:226  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_7), !map !1164

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:227  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_6), !map !1169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:228  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_5), !map !1174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:229  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_4), !map !1179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:230  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_3), !map !1184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:231  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_2), !map !1189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:232  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_1), !map !1194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:233  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_0), !map !1199

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:234  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_25), !map !1204

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:235  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_24), !map !1209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:236  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_23), !map !1214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:237  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_22), !map !1219

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:238  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_21), !map !1224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:239  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_20), !map !1229

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:240  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_19), !map !1234

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:241  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_18), !map !1239

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:242  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_17), !map !1244

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:243  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_16), !map !1249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:244  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_15), !map !1254

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:245  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_14), !map !1259

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:246  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_13), !map !1264

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:247  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_12), !map !1269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:248  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_11), !map !1274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:249  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_10), !map !1279

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:250  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_9), !map !1284

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:251  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_8), !map !1289

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:252  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_7), !map !1294

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:253  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_6), !map !1299

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:254  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_5), !map !1304

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:255  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_4), !map !1309

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:256  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_3), !map !1314

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:257  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_2), !map !1319

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:258  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_1), !map !1324

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:259  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_0), !map !1329

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:260  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_25), !map !1334

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:261  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_24), !map !1339

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:262  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_23), !map !1344

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:263  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_22), !map !1349

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:264  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_21), !map !1354

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:265  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_20), !map !1359

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:266  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_19), !map !1364

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:267  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_18), !map !1369

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:268  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_17), !map !1374

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:269  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_16), !map !1379

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:270  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_15), !map !1384

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:271  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_14), !map !1389

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:272  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_13), !map !1394

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:273  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_12), !map !1399

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:274  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_11), !map !1404

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:275  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_10), !map !1409

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:276  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_9), !map !1414

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:277  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_8), !map !1419

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:278  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_7), !map !1424

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:279  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_6), !map !1429

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:280  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_5), !map !1434

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:281  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_4), !map !1439

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:282  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_3), !map !1444

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:283  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_2), !map !1449

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:284  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_1), !map !1454

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:285  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_0), !map !1459

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:286  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_25), !map !1464

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:287  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_24), !map !1469

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:288  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_23), !map !1474

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:289  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_22), !map !1479

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:290  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_21), !map !1484

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:291  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_20), !map !1489

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:292  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_19), !map !1494

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:293  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_18), !map !1499

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:294  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_17), !map !1504

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:295  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_16), !map !1509

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:296  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_15), !map !1514

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:297  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_14), !map !1519

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:298  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_13), !map !1524

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:299  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_12), !map !1529

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:300  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_11), !map !1534

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:301  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_10), !map !1539

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:302  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_9), !map !1544

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:303  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_8), !map !1549

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:304  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_7), !map !1554

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:305  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_6), !map !1559

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:306  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_5), !map !1564

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:307  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_4), !map !1569

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:308  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_3), !map !1574

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:309  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_2), !map !1579

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:310  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_1), !map !1584

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:311  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_0), !map !1589

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:312  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_25), !map !1594

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:313  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_24), !map !1599

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:314  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_23), !map !1604

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:315  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_22), !map !1609

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:316  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_21), !map !1614

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:317  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_20), !map !1619

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:318  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_19), !map !1624

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:319  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_18), !map !1629

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:320  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_17), !map !1634

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:321  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_16), !map !1639

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:322  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_15), !map !1644

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:323  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_14), !map !1649

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:324  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_13), !map !1654

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:325  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_12), !map !1659

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:326  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_11), !map !1664

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:327  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_10), !map !1669

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:328  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_9), !map !1674

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:329  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_8), !map !1679

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:330  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_7), !map !1684

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:331  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_6), !map !1689

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:332  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_5), !map !1694

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:333  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_4), !map !1699

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:334  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_3), !map !1704

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:335  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_2), !map !1709

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:336  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_1), !map !1714

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:337  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_0), !map !1719

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:338  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_25), !map !1724

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:339  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_24), !map !1729

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:340  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_23), !map !1734

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:341  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_22), !map !1739

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:342  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_21), !map !1744

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:343  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_20), !map !1749

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:344  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_19), !map !1754

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:345  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_18), !map !1759

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:346  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_17), !map !1764

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:347  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_16), !map !1769

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:348  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_15), !map !1774

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:349  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_14), !map !1779

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:350  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_13), !map !1784

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:351  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_12), !map !1789

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:352  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_11), !map !1794

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:353  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_10), !map !1799

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:354  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_9), !map !1804

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:355  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_8), !map !1809

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:356  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_7), !map !1814

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:357  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_6), !map !1819

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:358  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_5), !map !1824

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:359  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_4), !map !1829

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:360  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_3), !map !1834

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:361  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_2), !map !1839

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:362  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_1), !map !1844

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:363  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_0), !map !1849

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:364  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_25), !map !1854

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:365  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_24), !map !1859

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:366  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_23), !map !1864

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:367  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_22), !map !1869

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:368  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_21), !map !1874

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:369  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_20), !map !1879

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:370  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_19), !map !1884

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:371  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_18), !map !1889

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:372  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_17), !map !1894

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:373  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_16), !map !1899

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:374  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_15), !map !1904

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:375  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_14), !map !1909

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:376  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_13), !map !1914

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:377  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_12), !map !1919

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:378  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_11), !map !1924

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:379  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_10), !map !1929

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:380  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_9), !map !1934

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:381  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_8), !map !1939

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:382  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_7), !map !1944

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:383  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_6), !map !1949

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:384  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_5), !map !1954

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:385  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_4), !map !1959

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:386  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_3), !map !1964

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:387  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_2), !map !1969

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:388  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_1), !map !1974

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:389  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_0), !map !1979

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:390  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_25), !map !1984

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:391  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_24), !map !1989

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:392  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_23), !map !1994

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:393  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_22), !map !1999

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:394  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_21), !map !2004

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:395  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_20), !map !2009

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:396  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_19), !map !2014

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:397  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_18), !map !2019

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:398  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_17), !map !2024

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:399  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_16), !map !2029

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:400  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_15), !map !2034

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:401  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_14), !map !2039

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:402  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_13), !map !2044

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:403  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_12), !map !2049

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:404  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_11), !map !2054

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:405  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_10), !map !2059

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:406  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_9), !map !2064

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:407  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_8), !map !2069

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:408  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_7), !map !2074

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:409  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_6), !map !2079

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:410  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_5), !map !2084

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:411  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_4), !map !2089

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:412  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_3), !map !2094

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:413  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_2), !map !2099

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:414  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_1), !map !2104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:415  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_0), !map !2109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:416  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_25), !map !2114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:417  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_24), !map !2119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:418  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_23), !map !2124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:419  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_22), !map !2129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:420  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_21), !map !2134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:421  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_20), !map !2139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:422  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_19), !map !2144

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:423  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_18), !map !2149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:424  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_17), !map !2154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:425  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_16), !map !2159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:426  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_15), !map !2164

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:427  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_14), !map !2169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:428  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_13), !map !2174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:429  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_12), !map !2179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:430  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_11), !map !2184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:431  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_10), !map !2189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:432  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_9), !map !2194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:433  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_8), !map !2199

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:434  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_7), !map !2204

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:435  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_6), !map !2209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:436  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_5), !map !2214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:437  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_4), !map !2219

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:438  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_3), !map !2224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:439  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_2), !map !2229

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:440  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_1), !map !2234

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:441  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_0), !map !2239

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:442  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_25), !map !2244

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:443  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_24), !map !2249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:444  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_23), !map !2254

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:445  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_22), !map !2259

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:446  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_21), !map !2264

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:447  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_20), !map !2269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:448  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_19), !map !2274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:449  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_18), !map !2279

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:450  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_17), !map !2284

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:451  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_16), !map !2289

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:452  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_15), !map !2294

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:453  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_14), !map !2299

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:454  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_13), !map !2304

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:455  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_12), !map !2309

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:456  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_11), !map !2314

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:457  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_10), !map !2319

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:458  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_9), !map !2324

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:459  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_8), !map !2329

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:460  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_7), !map !2334

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:461  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_6), !map !2339

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:462  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_5), !map !2344

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:463  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_4), !map !2349

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:464  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_3), !map !2354

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:465  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_2), !map !2359

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:466  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_1), !map !2364

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:467  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_0), !map !2369

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:468  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_25), !map !2374

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:469  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_24), !map !2379

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:470  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_23), !map !2384

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:471  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_22), !map !2389

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:472  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_21), !map !2394

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:473  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_20), !map !2399

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:474  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_19), !map !2404

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:475  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_18), !map !2409

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:476  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_17), !map !2414

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:477  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_16), !map !2419

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:478  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_15), !map !2424

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:479  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_14), !map !2429

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:480  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_13), !map !2434

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:481  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_12), !map !2439

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:482  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_11), !map !2444

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:483  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_10), !map !2449

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:484  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_9), !map !2454

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:485  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_8), !map !2459

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:486  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_7), !map !2464

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:487  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_6), !map !2469

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:488  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_5), !map !2474

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:489  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_4), !map !2479

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:490  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_3), !map !2484

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:491  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_2), !map !2489

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:492  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_1), !map !2494

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:493  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_0), !map !2499

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:494  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_25), !map !2504

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:495  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_24), !map !2509

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:496  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_23), !map !2514

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:497  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_22), !map !2519

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:498  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_21), !map !2524

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:499  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_20), !map !2529

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:500  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_19), !map !2534

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:501  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_18), !map !2539

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:502  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_17), !map !2544

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:503  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_16), !map !2549

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:504  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_15), !map !2554

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:505  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_14), !map !2559

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:506  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_13), !map !2564

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:507  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_12), !map !2569

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:508  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_11), !map !2574

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:509  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_10), !map !2579

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:510  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_9), !map !2584

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:511  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_8), !map !2589

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:512  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_7), !map !2594

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:513  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_6), !map !2599

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:514  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_5), !map !2604

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:515  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_4), !map !2609

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:516  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_3), !map !2614

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:517  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_2), !map !2619

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:518  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_1), !map !2624

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:519  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_0), !map !2629

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:520  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_25), !map !2634

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:521  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_24), !map !2639

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:522  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_23), !map !2644

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:523  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_22), !map !2649

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:524  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_21), !map !2654

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:525  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_20), !map !2659

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:526  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_19), !map !2664

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:527  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_18), !map !2669

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:528  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_17), !map !2674

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:529  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_16), !map !2679

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:530  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_15), !map !2684

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:531  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_14), !map !2689

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:532  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_13), !map !2694

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:533  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_12), !map !2699

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:534  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_11), !map !2704

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:535  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_10), !map !2709

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:536  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_9), !map !2714

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:537  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_8), !map !2719

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:538  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_7), !map !2724

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:539  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_6), !map !2729

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:540  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_5), !map !2734

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:541  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_4), !map !2739

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:542  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_3), !map !2744

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:543  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_2), !map !2749

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:544  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_1), !map !2754

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:545  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_0), !map !2759

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:546  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_25), !map !2764

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:547  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_24), !map !2769

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:548  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_23), !map !2774

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:549  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_22), !map !2779

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:550  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_21), !map !2784

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:551  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_20), !map !2789

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:552  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_19), !map !2794

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:553  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_18), !map !2799

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:554  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_17), !map !2804

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:555  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_16), !map !2809

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:556  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_15), !map !2814

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:557  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_14), !map !2819

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:558  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_13), !map !2824

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:559  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_12), !map !2829

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:560  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_11), !map !2834

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:561  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_10), !map !2839

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:562  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_9), !map !2844

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:563  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_8), !map !2849

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:564  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_7), !map !2854

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:565  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_6), !map !2859

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:566  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_5), !map !2864

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:567  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_4), !map !2869

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:568  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_3), !map !2874

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:569  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_2), !map !2879

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:570  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_1), !map !2884

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:571  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_0), !map !2889

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:572  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_25), !map !2894

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:573  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_24), !map !2899

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:574  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_23), !map !2904

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:575  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_22), !map !2909

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:576  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_21), !map !2914

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:577  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_20), !map !2919

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:578  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_19), !map !2924

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:579  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_18), !map !2929

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:580  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_17), !map !2934

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:581  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_16), !map !2939

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:582  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_15), !map !2944

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:583  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_14), !map !2949

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:584  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_13), !map !2954

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:585  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_12), !map !2959

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:586  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_11), !map !2964

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:587  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_10), !map !2969

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:588  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_9), !map !2974

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:589  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_8), !map !2979

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:590  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_7), !map !2984

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:591  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_6), !map !2989

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:592  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_5), !map !2994

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:593  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_4), !map !2999

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:594  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_3), !map !3004

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:595  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_2), !map !3009

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:596  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_1), !map !3014

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:597  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_0), !map !3019

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:598  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_25), !map !3024

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:599  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_24), !map !3029

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:600  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_23), !map !3034

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:601  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_22), !map !3039

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:602  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_21), !map !3044

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:603  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_20), !map !3049

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:604  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_19), !map !3054

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:605  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_18), !map !3059

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:606  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_17), !map !3064

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:607  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_16), !map !3069

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:608  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_15), !map !3074

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:609  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_14), !map !3079

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:610  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_13), !map !3084

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:611  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_12), !map !3089

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:612  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_11), !map !3094

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:613  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_10), !map !3099

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:614  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_9), !map !3104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:615  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_8), !map !3109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:616  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_7), !map !3114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:617  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_6), !map !3119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:618  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_5), !map !3124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:619  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_4), !map !3129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:620  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_3), !map !3134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:621  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_2), !map !3139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:622  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_1), !map !3144

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:623  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_0), !map !3149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:624  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_25), !map !3154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:625  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_24), !map !3159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:626  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_23), !map !3164

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:627  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_22), !map !3169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:628  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_21), !map !3174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:629  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_20), !map !3179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:630  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_19), !map !3184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:631  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_18), !map !3189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:632  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_17), !map !3194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:633  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_16), !map !3199

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:634  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_15), !map !3204

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:635  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_14), !map !3209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:636  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_13), !map !3214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:637  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_12), !map !3219

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:638  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_11), !map !3224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:639  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_10), !map !3229

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:640  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_9), !map !3234

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:641  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_8), !map !3239

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:642  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_7), !map !3244

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:643  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_6), !map !3249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:644  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_5), !map !3254

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:645  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_4), !map !3259

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:646  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_3), !map !3264

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:647  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_2), !map !3269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:648  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_1), !map !3274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:649  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_0), !map !3279

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:650  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_25), !map !3284

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:651  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_24), !map !3289

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:652  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_23), !map !3294

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:653  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_22), !map !3299

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:654  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_21), !map !3304

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:655  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_20), !map !3309

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:656  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_19), !map !3314

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:657  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_18), !map !3319

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:658  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_17), !map !3324

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:659  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_16), !map !3329

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:660  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_15), !map !3334

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:661  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_14), !map !3339

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:662  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_13), !map !3344

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:663  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_12), !map !3349

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:664  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_11), !map !3354

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:665  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_10), !map !3359

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:666  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_9), !map !3364

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:667  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_8), !map !3369

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:668  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_7), !map !3374

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:669  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_6), !map !3379

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:670  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_5), !map !3384

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:671  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_4), !map !3389

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:672  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_3), !map !3394

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:673  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_2), !map !3399

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:674  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_1), !map !3404

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:675  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_0), !map !3409

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:676  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_12), !map !3414

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:677  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_11), !map !3420

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:678  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_10), !map !3425

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:679  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_9), !map !3430

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:680  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_8), !map !3435

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:681  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_7), !map !3440

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:682  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_6), !map !3445

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:683  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_5), !map !3450

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:684  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_4), !map !3455

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:685  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_3), !map !3460

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:686  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_2), !map !3465

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:687  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_1), !map !3470

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:688  call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_0), !map !3475

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:689  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
:690  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="697" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %f_0 = phi i6 [ 0, %0 ], [ %select_ln28_53, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln10 = icmp eq i9 %indvar_flatten, -96

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln10 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10, label %2, label %Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Row_Loop_begin:0  %f = add i6 %f_0, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop_begin:3  %icmp_ln13 = icmp eq i4 %r_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Row_Loop_begin:4  %select_ln28_52 = select i1 %icmp_ln13, i4 0, i4 %r_0

]]></Node>
<StgValue><ssdm name="select_ln28_52"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
Row_Loop_begin:5  %select_ln28_53 = select i1 %icmp_ln13, i6 %f, i6 %f_0

]]></Node>
<StgValue><ssdm name="select_ln28_53"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="6">
<![CDATA[
Row_Loop_begin:6  %zext_ln28 = zext i6 %select_ln28_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop_begin:9  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
Row_Loop_begin:28  switch i4 %select_ln28_52, label %branch1350 [
    i4 0, label %branch1326
    i4 1, label %branch1328
    i4 2, label %branch1330
    i4 3, label %branch1332
    i4 4, label %branch1334
    i4 5, label %branch1336
    i4 6, label %branch1338
    i4 7, label %branch1340
    i4 -8, label %branch1342
    i4 -7, label %branch1344
    i4 -6, label %branch1346
    i4 -5, label %branch1348
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1348:0  %conv_1_out_22_0_ad = getelementptr [32 x float]* %conv_1_out_22_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_0_ad"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="5">
<![CDATA[
branch1348:1  %conv_1_out_22_0_lo = load float* %conv_1_out_22_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_0_lo"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1346:0  %conv_1_out_20_0_ad = getelementptr [32 x float]* %conv_1_out_20_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_0_ad"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="5">
<![CDATA[
branch1346:1  %conv_1_out_20_0_lo = load float* %conv_1_out_20_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_0_lo"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1344:0  %conv_1_out_18_0_ad = getelementptr [32 x float]* %conv_1_out_18_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_0_ad"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="5">
<![CDATA[
branch1344:1  %conv_1_out_18_0_lo = load float* %conv_1_out_18_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_0_lo"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1342:0  %conv_1_out_16_0_ad = getelementptr [32 x float]* %conv_1_out_16_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_0_ad"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="5">
<![CDATA[
branch1342:1  %conv_1_out_16_0_lo = load float* %conv_1_out_16_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_0_lo"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1340:0  %conv_1_out_14_0_ad = getelementptr [32 x float]* %conv_1_out_14_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_0_ad"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="5">
<![CDATA[
branch1340:1  %conv_1_out_14_0_lo = load float* %conv_1_out_14_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_0_lo"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1338:0  %conv_1_out_12_0_ad = getelementptr [32 x float]* %conv_1_out_12_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_0_ad"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="5">
<![CDATA[
branch1338:1  %conv_1_out_12_0_lo = load float* %conv_1_out_12_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_0_lo"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1336:0  %conv_1_out_10_0_ad = getelementptr [32 x float]* %conv_1_out_10_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_0_ad"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="5">
<![CDATA[
branch1336:1  %conv_1_out_10_0_lo = load float* %conv_1_out_10_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_0_lo"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1334:0  %conv_1_out_8_0_add = getelementptr [32 x float]* %conv_1_out_8_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_0_add"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="5">
<![CDATA[
branch1334:1  %conv_1_out_8_0_loa = load float* %conv_1_out_8_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_0_loa"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1332:0  %conv_1_out_6_0_add = getelementptr [32 x float]* %conv_1_out_6_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_0_add"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="5">
<![CDATA[
branch1332:1  %conv_1_out_6_0_loa = load float* %conv_1_out_6_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_0_loa"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1330:0  %conv_1_out_4_0_add = getelementptr [32 x float]* %conv_1_out_4_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_0_add"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="5">
<![CDATA[
branch1330:1  %conv_1_out_4_0_loa = load float* %conv_1_out_4_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_0_loa"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1328:0  %conv_1_out_2_0_add = getelementptr [32 x float]* %conv_1_out_2_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="5">
<![CDATA[
branch1328:1  %conv_1_out_2_0_loa = load float* %conv_1_out_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1326:0  %conv_1_out_0_0_add = getelementptr [32 x float]* %conv_1_out_0_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="5">
<![CDATA[
branch1326:1  %conv_1_out_0_0_loa = load float* %conv_1_out_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1350:0  %conv_1_out_24_0_ad = getelementptr [32 x float]* %conv_1_out_24_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_0_ad"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="5">
<![CDATA[
branch1350:1  %conv_1_out_24_0_lo = load float* %conv_1_out_24_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_0_lo"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1322:0  %conv_1_out_22_1_ad = getelementptr [32 x float]* %conv_1_out_22_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_1_ad"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="5">
<![CDATA[
branch1322:1  %conv_1_out_22_1_lo = load float* %conv_1_out_22_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_1_lo"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1320:0  %conv_1_out_20_1_ad = getelementptr [32 x float]* %conv_1_out_20_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_1_ad"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="5">
<![CDATA[
branch1320:1  %conv_1_out_20_1_lo = load float* %conv_1_out_20_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_1_lo"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1318:0  %conv_1_out_18_1_ad = getelementptr [32 x float]* %conv_1_out_18_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_1_ad"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="5">
<![CDATA[
branch1318:1  %conv_1_out_18_1_lo = load float* %conv_1_out_18_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_1_lo"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1316:0  %conv_1_out_16_1_ad = getelementptr [32 x float]* %conv_1_out_16_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_1_ad"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="5">
<![CDATA[
branch1316:1  %conv_1_out_16_1_lo = load float* %conv_1_out_16_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_1_lo"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1314:0  %conv_1_out_14_1_ad = getelementptr [32 x float]* %conv_1_out_14_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_1_ad"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="5">
<![CDATA[
branch1314:1  %conv_1_out_14_1_lo = load float* %conv_1_out_14_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_1_lo"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1312:0  %conv_1_out_12_1_ad = getelementptr [32 x float]* %conv_1_out_12_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_1_ad"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="5">
<![CDATA[
branch1312:1  %conv_1_out_12_1_lo = load float* %conv_1_out_12_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_1_lo"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1310:0  %conv_1_out_10_1_ad = getelementptr [32 x float]* %conv_1_out_10_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_1_ad"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="5">
<![CDATA[
branch1310:1  %conv_1_out_10_1_lo = load float* %conv_1_out_10_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_1_lo"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1308:0  %conv_1_out_8_1_add = getelementptr [32 x float]* %conv_1_out_8_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_1_add"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="5">
<![CDATA[
branch1308:1  %conv_1_out_8_1_loa = load float* %conv_1_out_8_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_1_loa"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1306:0  %conv_1_out_6_1_add = getelementptr [32 x float]* %conv_1_out_6_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_1_add"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="5">
<![CDATA[
branch1306:1  %conv_1_out_6_1_loa = load float* %conv_1_out_6_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_1_loa"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1304:0  %conv_1_out_4_1_add = getelementptr [32 x float]* %conv_1_out_4_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_1_add"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="5">
<![CDATA[
branch1304:1  %conv_1_out_4_1_loa = load float* %conv_1_out_4_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_1_loa"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1302:0  %conv_1_out_2_1_add = getelementptr [32 x float]* %conv_1_out_2_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="5">
<![CDATA[
branch1302:1  %conv_1_out_2_1_loa = load float* %conv_1_out_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1300:0  %conv_1_out_0_1_add = getelementptr [32 x float]* %conv_1_out_0_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="5">
<![CDATA[
branch1300:1  %conv_1_out_0_1_loa = load float* %conv_1_out_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1324:0  %conv_1_out_24_1_ad = getelementptr [32 x float]* %conv_1_out_24_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_1_ad"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="5">
<![CDATA[
branch1324:1  %conv_1_out_24_1_lo = load float* %conv_1_out_24_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_1_lo"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1297:0  %conv_1_out_23_0_ad = getelementptr [32 x float]* %conv_1_out_23_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_0_ad"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="5">
<![CDATA[
branch1297:1  %conv_1_out_23_0_lo = load float* %conv_1_out_23_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_0_lo"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1295:0  %conv_1_out_21_0_ad = getelementptr [32 x float]* %conv_1_out_21_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_0_ad"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="5">
<![CDATA[
branch1295:1  %conv_1_out_21_0_lo = load float* %conv_1_out_21_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_0_lo"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1293:0  %conv_1_out_19_0_ad = getelementptr [32 x float]* %conv_1_out_19_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_0_ad"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="5">
<![CDATA[
branch1293:1  %conv_1_out_19_0_lo = load float* %conv_1_out_19_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_0_lo"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1291:0  %conv_1_out_17_0_ad = getelementptr [32 x float]* %conv_1_out_17_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_0_ad"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="5">
<![CDATA[
branch1291:1  %conv_1_out_17_0_lo = load float* %conv_1_out_17_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_0_lo"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1289:0  %conv_1_out_15_0_ad = getelementptr [32 x float]* %conv_1_out_15_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_0_ad"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="5">
<![CDATA[
branch1289:1  %conv_1_out_15_0_lo = load float* %conv_1_out_15_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_0_lo"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1287:0  %conv_1_out_13_0_ad = getelementptr [32 x float]* %conv_1_out_13_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_0_ad"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="5">
<![CDATA[
branch1287:1  %conv_1_out_13_0_lo = load float* %conv_1_out_13_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_0_lo"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1285:0  %conv_1_out_11_0_ad = getelementptr [32 x float]* %conv_1_out_11_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_0_ad"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="5">
<![CDATA[
branch1285:1  %conv_1_out_11_0_lo = load float* %conv_1_out_11_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_0_lo"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1283:0  %conv_1_out_9_0_add = getelementptr [32 x float]* %conv_1_out_9_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_0_add"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="5">
<![CDATA[
branch1283:1  %conv_1_out_9_0_loa = load float* %conv_1_out_9_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_0_loa"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1281:0  %conv_1_out_7_0_add = getelementptr [32 x float]* %conv_1_out_7_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_0_add"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="5">
<![CDATA[
branch1281:1  %conv_1_out_7_0_loa = load float* %conv_1_out_7_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_0_loa"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1279:0  %conv_1_out_5_0_add = getelementptr [32 x float]* %conv_1_out_5_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_0_add"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="5">
<![CDATA[
branch1279:1  %conv_1_out_5_0_loa = load float* %conv_1_out_5_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_0_loa"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1277:0  %conv_1_out_3_0_add = getelementptr [32 x float]* %conv_1_out_3_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_0_add"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="5">
<![CDATA[
branch1277:1  %conv_1_out_3_0_loa = load float* %conv_1_out_3_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_0_loa"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1275:0  %conv_1_out_1_0_add = getelementptr [32 x float]* %conv_1_out_1_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="5">
<![CDATA[
branch1275:1  %conv_1_out_1_0_loa = load float* %conv_1_out_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1299:0  %conv_1_out_25_0_ad = getelementptr [32 x float]* %conv_1_out_25_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_0_ad"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="5">
<![CDATA[
branch1299:1  %conv_1_out_25_0_lo = load float* %conv_1_out_25_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_0_lo"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1271:0  %conv_1_out_23_1_ad = getelementptr [32 x float]* %conv_1_out_23_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_1_ad"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="5">
<![CDATA[
branch1271:1  %conv_1_out_23_1_lo = load float* %conv_1_out_23_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_1_lo"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1269:0  %conv_1_out_21_1_ad = getelementptr [32 x float]* %conv_1_out_21_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_1_ad"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="5">
<![CDATA[
branch1269:1  %conv_1_out_21_1_lo = load float* %conv_1_out_21_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_1_lo"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1267:0  %conv_1_out_19_1_ad = getelementptr [32 x float]* %conv_1_out_19_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_1_ad"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="5">
<![CDATA[
branch1267:1  %conv_1_out_19_1_lo = load float* %conv_1_out_19_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_1_lo"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1265:0  %conv_1_out_17_1_ad = getelementptr [32 x float]* %conv_1_out_17_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_1_ad"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="5">
<![CDATA[
branch1265:1  %conv_1_out_17_1_lo = load float* %conv_1_out_17_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_1_lo"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1263:0  %conv_1_out_15_1_ad = getelementptr [32 x float]* %conv_1_out_15_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_1_ad"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="5">
<![CDATA[
branch1263:1  %conv_1_out_15_1_lo = load float* %conv_1_out_15_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_1_lo"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1261:0  %conv_1_out_13_1_ad = getelementptr [32 x float]* %conv_1_out_13_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_1_ad"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="5">
<![CDATA[
branch1261:1  %conv_1_out_13_1_lo = load float* %conv_1_out_13_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_1_lo"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1259:0  %conv_1_out_11_1_ad = getelementptr [32 x float]* %conv_1_out_11_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_1_ad"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="5">
<![CDATA[
branch1259:1  %conv_1_out_11_1_lo = load float* %conv_1_out_11_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_1_lo"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1257:0  %conv_1_out_9_1_add = getelementptr [32 x float]* %conv_1_out_9_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_1_add"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="5">
<![CDATA[
branch1257:1  %conv_1_out_9_1_loa = load float* %conv_1_out_9_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_1_loa"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1255:0  %conv_1_out_7_1_add = getelementptr [32 x float]* %conv_1_out_7_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_1_add"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="5">
<![CDATA[
branch1255:1  %conv_1_out_7_1_loa = load float* %conv_1_out_7_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_1_loa"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1253:0  %conv_1_out_5_1_add = getelementptr [32 x float]* %conv_1_out_5_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_1_add"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="5">
<![CDATA[
branch1253:1  %conv_1_out_5_1_loa = load float* %conv_1_out_5_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_1_loa"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1251:0  %conv_1_out_3_1_add = getelementptr [32 x float]* %conv_1_out_3_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_1_add"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="5">
<![CDATA[
branch1251:1  %conv_1_out_3_1_loa = load float* %conv_1_out_3_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_1_loa"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1249:0  %conv_1_out_1_1_add = getelementptr [32 x float]* %conv_1_out_1_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="5">
<![CDATA[
branch1249:1  %conv_1_out_1_1_loa = load float* %conv_1_out_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1273:0  %conv_1_out_25_1_ad = getelementptr [32 x float]* %conv_1_out_25_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_1_ad"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="5">
<![CDATA[
branch1273:1  %conv_1_out_25_1_lo = load float* %conv_1_out_25_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_1_lo"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1244:0  %conv_1_out_22_2_ad = getelementptr [32 x float]* %conv_1_out_22_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_2_ad"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="5">
<![CDATA[
branch1244:1  %conv_1_out_22_2_lo = load float* %conv_1_out_22_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_2_lo"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1242:0  %conv_1_out_20_2_ad = getelementptr [32 x float]* %conv_1_out_20_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_2_ad"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="5">
<![CDATA[
branch1242:1  %conv_1_out_20_2_lo = load float* %conv_1_out_20_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_2_lo"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1240:0  %conv_1_out_18_2_ad = getelementptr [32 x float]* %conv_1_out_18_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_2_ad"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="5">
<![CDATA[
branch1240:1  %conv_1_out_18_2_lo = load float* %conv_1_out_18_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_2_lo"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1238:0  %conv_1_out_16_2_ad = getelementptr [32 x float]* %conv_1_out_16_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_2_ad"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="5">
<![CDATA[
branch1238:1  %conv_1_out_16_2_lo = load float* %conv_1_out_16_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_2_lo"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1236:0  %conv_1_out_14_2_ad = getelementptr [32 x float]* %conv_1_out_14_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_2_ad"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="5">
<![CDATA[
branch1236:1  %conv_1_out_14_2_lo = load float* %conv_1_out_14_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_2_lo"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1234:0  %conv_1_out_12_2_ad = getelementptr [32 x float]* %conv_1_out_12_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_2_ad"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="5">
<![CDATA[
branch1234:1  %conv_1_out_12_2_lo = load float* %conv_1_out_12_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_2_lo"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1232:0  %conv_1_out_10_2_ad = getelementptr [32 x float]* %conv_1_out_10_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_2_ad"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="5">
<![CDATA[
branch1232:1  %conv_1_out_10_2_lo = load float* %conv_1_out_10_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_2_lo"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1230:0  %conv_1_out_8_2_add = getelementptr [32 x float]* %conv_1_out_8_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_2_add"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="5">
<![CDATA[
branch1230:1  %conv_1_out_8_2_loa = load float* %conv_1_out_8_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_2_loa"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1228:0  %conv_1_out_6_2_add = getelementptr [32 x float]* %conv_1_out_6_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_2_add"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="5">
<![CDATA[
branch1228:1  %conv_1_out_6_2_loa = load float* %conv_1_out_6_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_2_loa"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1226:0  %conv_1_out_4_2_add = getelementptr [32 x float]* %conv_1_out_4_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_2_add"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="5">
<![CDATA[
branch1226:1  %conv_1_out_4_2_loa = load float* %conv_1_out_4_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_2_loa"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1224:0  %conv_1_out_2_2_add = getelementptr [32 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="5">
<![CDATA[
branch1224:1  %conv_1_out_2_2_loa = load float* %conv_1_out_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1222:0  %conv_1_out_0_2_add = getelementptr [32 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="5">
<![CDATA[
branch1222:1  %conv_1_out_0_2_loa = load float* %conv_1_out_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1246:0  %conv_1_out_24_2_ad = getelementptr [32 x float]* %conv_1_out_24_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_2_ad"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="5">
<![CDATA[
branch1246:1  %conv_1_out_24_2_lo = load float* %conv_1_out_24_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_2_lo"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1218:0  %conv_1_out_22_3_ad = getelementptr [32 x float]* %conv_1_out_22_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_3_ad"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="5">
<![CDATA[
branch1218:1  %conv_1_out_22_3_lo = load float* %conv_1_out_22_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_3_lo"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1216:0  %conv_1_out_20_3_ad = getelementptr [32 x float]* %conv_1_out_20_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_3_ad"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="5">
<![CDATA[
branch1216:1  %conv_1_out_20_3_lo = load float* %conv_1_out_20_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_3_lo"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1214:0  %conv_1_out_18_3_ad = getelementptr [32 x float]* %conv_1_out_18_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_3_ad"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="5">
<![CDATA[
branch1214:1  %conv_1_out_18_3_lo = load float* %conv_1_out_18_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_3_lo"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1212:0  %conv_1_out_16_3_ad = getelementptr [32 x float]* %conv_1_out_16_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_3_ad"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="5">
<![CDATA[
branch1212:1  %conv_1_out_16_3_lo = load float* %conv_1_out_16_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_3_lo"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1210:0  %conv_1_out_14_3_ad = getelementptr [32 x float]* %conv_1_out_14_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_3_ad"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="5">
<![CDATA[
branch1210:1  %conv_1_out_14_3_lo = load float* %conv_1_out_14_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_3_lo"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1208:0  %conv_1_out_12_3_ad = getelementptr [32 x float]* %conv_1_out_12_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_3_ad"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="5">
<![CDATA[
branch1208:1  %conv_1_out_12_3_lo = load float* %conv_1_out_12_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_3_lo"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1206:0  %conv_1_out_10_3_ad = getelementptr [32 x float]* %conv_1_out_10_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_3_ad"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="5">
<![CDATA[
branch1206:1  %conv_1_out_10_3_lo = load float* %conv_1_out_10_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_3_lo"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1204:0  %conv_1_out_8_3_add = getelementptr [32 x float]* %conv_1_out_8_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_3_add"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="5">
<![CDATA[
branch1204:1  %conv_1_out_8_3_loa = load float* %conv_1_out_8_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_3_loa"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1202:0  %conv_1_out_6_3_add = getelementptr [32 x float]* %conv_1_out_6_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_3_add"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="5">
<![CDATA[
branch1202:1  %conv_1_out_6_3_loa = load float* %conv_1_out_6_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_3_loa"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1200:0  %conv_1_out_4_3_add = getelementptr [32 x float]* %conv_1_out_4_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_3_add"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="5">
<![CDATA[
branch1200:1  %conv_1_out_4_3_loa = load float* %conv_1_out_4_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_3_loa"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1198:0  %conv_1_out_2_3_add = getelementptr [32 x float]* %conv_1_out_2_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_3_add"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="5">
<![CDATA[
branch1198:1  %conv_1_out_2_3_loa = load float* %conv_1_out_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_3_loa"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1196:0  %conv_1_out_0_3_add = getelementptr [32 x float]* %conv_1_out_0_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_3_add"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="5">
<![CDATA[
branch1196:1  %conv_1_out_0_3_loa = load float* %conv_1_out_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_3_loa"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1220:0  %conv_1_out_24_3_ad = getelementptr [32 x float]* %conv_1_out_24_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_3_ad"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="5">
<![CDATA[
branch1220:1  %conv_1_out_24_3_lo = load float* %conv_1_out_24_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_3_lo"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1193:0  %conv_1_out_23_2_ad = getelementptr [32 x float]* %conv_1_out_23_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_2_ad"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="5">
<![CDATA[
branch1193:1  %conv_1_out_23_2_lo = load float* %conv_1_out_23_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_2_lo"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1191:0  %conv_1_out_21_2_ad = getelementptr [32 x float]* %conv_1_out_21_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_2_ad"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="5">
<![CDATA[
branch1191:1  %conv_1_out_21_2_lo = load float* %conv_1_out_21_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_2_lo"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1189:0  %conv_1_out_19_2_ad = getelementptr [32 x float]* %conv_1_out_19_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_2_ad"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="5">
<![CDATA[
branch1189:1  %conv_1_out_19_2_lo = load float* %conv_1_out_19_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_2_lo"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1187:0  %conv_1_out_17_2_ad = getelementptr [32 x float]* %conv_1_out_17_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_2_ad"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="5">
<![CDATA[
branch1187:1  %conv_1_out_17_2_lo = load float* %conv_1_out_17_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_2_lo"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1185:0  %conv_1_out_15_2_ad = getelementptr [32 x float]* %conv_1_out_15_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_2_ad"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="5">
<![CDATA[
branch1185:1  %conv_1_out_15_2_lo = load float* %conv_1_out_15_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_2_lo"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1183:0  %conv_1_out_13_2_ad = getelementptr [32 x float]* %conv_1_out_13_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_2_ad"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="5">
<![CDATA[
branch1183:1  %conv_1_out_13_2_lo = load float* %conv_1_out_13_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_2_lo"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1181:0  %conv_1_out_11_2_ad = getelementptr [32 x float]* %conv_1_out_11_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_2_ad"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="5">
<![CDATA[
branch1181:1  %conv_1_out_11_2_lo = load float* %conv_1_out_11_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_2_lo"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1179:0  %conv_1_out_9_2_add = getelementptr [32 x float]* %conv_1_out_9_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_2_add"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="5">
<![CDATA[
branch1179:1  %conv_1_out_9_2_loa = load float* %conv_1_out_9_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_2_loa"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1177:0  %conv_1_out_7_2_add = getelementptr [32 x float]* %conv_1_out_7_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_2_add"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="5">
<![CDATA[
branch1177:1  %conv_1_out_7_2_loa = load float* %conv_1_out_7_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_2_loa"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1175:0  %conv_1_out_5_2_add = getelementptr [32 x float]* %conv_1_out_5_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_2_add"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="5">
<![CDATA[
branch1175:1  %conv_1_out_5_2_loa = load float* %conv_1_out_5_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_2_loa"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1173:0  %conv_1_out_3_2_add = getelementptr [32 x float]* %conv_1_out_3_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_2_add"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="5">
<![CDATA[
branch1173:1  %conv_1_out_3_2_loa = load float* %conv_1_out_3_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_2_loa"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1171:0  %conv_1_out_1_2_add = getelementptr [32 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="5">
<![CDATA[
branch1171:1  %conv_1_out_1_2_loa = load float* %conv_1_out_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1195:0  %conv_1_out_25_2_ad = getelementptr [32 x float]* %conv_1_out_25_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_2_ad"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="5">
<![CDATA[
branch1195:1  %conv_1_out_25_2_lo = load float* %conv_1_out_25_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_2_lo"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1167:0  %conv_1_out_23_3_ad = getelementptr [32 x float]* %conv_1_out_23_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_3_ad"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="5">
<![CDATA[
branch1167:1  %conv_1_out_23_3_lo = load float* %conv_1_out_23_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_3_lo"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1165:0  %conv_1_out_21_3_ad = getelementptr [32 x float]* %conv_1_out_21_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_3_ad"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="5">
<![CDATA[
branch1165:1  %conv_1_out_21_3_lo = load float* %conv_1_out_21_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_3_lo"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1163:0  %conv_1_out_19_3_ad = getelementptr [32 x float]* %conv_1_out_19_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_3_ad"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="5">
<![CDATA[
branch1163:1  %conv_1_out_19_3_lo = load float* %conv_1_out_19_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_3_lo"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1161:0  %conv_1_out_17_3_ad = getelementptr [32 x float]* %conv_1_out_17_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_3_ad"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="5">
<![CDATA[
branch1161:1  %conv_1_out_17_3_lo = load float* %conv_1_out_17_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_3_lo"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1159:0  %conv_1_out_15_3_ad = getelementptr [32 x float]* %conv_1_out_15_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_3_ad"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="5">
<![CDATA[
branch1159:1  %conv_1_out_15_3_lo = load float* %conv_1_out_15_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_3_lo"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1157:0  %conv_1_out_13_3_ad = getelementptr [32 x float]* %conv_1_out_13_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_3_ad"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="5">
<![CDATA[
branch1157:1  %conv_1_out_13_3_lo = load float* %conv_1_out_13_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_3_lo"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1155:0  %conv_1_out_11_3_ad = getelementptr [32 x float]* %conv_1_out_11_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_3_ad"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="5">
<![CDATA[
branch1155:1  %conv_1_out_11_3_lo = load float* %conv_1_out_11_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_3_lo"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1153:0  %conv_1_out_9_3_add = getelementptr [32 x float]* %conv_1_out_9_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_3_add"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="5">
<![CDATA[
branch1153:1  %conv_1_out_9_3_loa = load float* %conv_1_out_9_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_3_loa"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1151:0  %conv_1_out_7_3_add = getelementptr [32 x float]* %conv_1_out_7_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_3_add"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="5">
<![CDATA[
branch1151:1  %conv_1_out_7_3_loa = load float* %conv_1_out_7_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_3_loa"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1149:0  %conv_1_out_5_3_add = getelementptr [32 x float]* %conv_1_out_5_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_3_add"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="5">
<![CDATA[
branch1149:1  %conv_1_out_5_3_loa = load float* %conv_1_out_5_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_3_loa"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1147:0  %conv_1_out_3_3_add = getelementptr [32 x float]* %conv_1_out_3_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_3_add"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="5">
<![CDATA[
branch1147:1  %conv_1_out_3_3_loa = load float* %conv_1_out_3_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_3_loa"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1145:0  %conv_1_out_1_3_add = getelementptr [32 x float]* %conv_1_out_1_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_3_add"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="5">
<![CDATA[
branch1145:1  %conv_1_out_1_3_loa = load float* %conv_1_out_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_3_loa"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1169:0  %conv_1_out_25_3_ad = getelementptr [32 x float]* %conv_1_out_25_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_3_ad"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="5">
<![CDATA[
branch1169:1  %conv_1_out_25_3_lo = load float* %conv_1_out_25_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_3_lo"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1140:0  %conv_1_out_22_4_ad = getelementptr [32 x float]* %conv_1_out_22_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_4_ad"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="5">
<![CDATA[
branch1140:1  %conv_1_out_22_4_lo = load float* %conv_1_out_22_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_4_lo"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1138:0  %conv_1_out_20_4_ad = getelementptr [32 x float]* %conv_1_out_20_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_4_ad"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="5">
<![CDATA[
branch1138:1  %conv_1_out_20_4_lo = load float* %conv_1_out_20_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_4_lo"/></StgValue>
</operation>

<operation id="922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1136:0  %conv_1_out_18_4_ad = getelementptr [32 x float]* %conv_1_out_18_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_4_ad"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="5">
<![CDATA[
branch1136:1  %conv_1_out_18_4_lo = load float* %conv_1_out_18_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_4_lo"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1134:0  %conv_1_out_16_4_ad = getelementptr [32 x float]* %conv_1_out_16_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_4_ad"/></StgValue>
</operation>

<operation id="925" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="5">
<![CDATA[
branch1134:1  %conv_1_out_16_4_lo = load float* %conv_1_out_16_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_4_lo"/></StgValue>
</operation>

<operation id="926" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1132:0  %conv_1_out_14_4_ad = getelementptr [32 x float]* %conv_1_out_14_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_4_ad"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="5">
<![CDATA[
branch1132:1  %conv_1_out_14_4_lo = load float* %conv_1_out_14_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_4_lo"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1130:0  %conv_1_out_12_4_ad = getelementptr [32 x float]* %conv_1_out_12_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_4_ad"/></StgValue>
</operation>

<operation id="929" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="5">
<![CDATA[
branch1130:1  %conv_1_out_12_4_lo = load float* %conv_1_out_12_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_4_lo"/></StgValue>
</operation>

<operation id="930" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1128:0  %conv_1_out_10_4_ad = getelementptr [32 x float]* %conv_1_out_10_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_4_ad"/></StgValue>
</operation>

<operation id="931" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="5">
<![CDATA[
branch1128:1  %conv_1_out_10_4_lo = load float* %conv_1_out_10_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_4_lo"/></StgValue>
</operation>

<operation id="932" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1126:0  %conv_1_out_8_4_add = getelementptr [32 x float]* %conv_1_out_8_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_4_add"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="5">
<![CDATA[
branch1126:1  %conv_1_out_8_4_loa = load float* %conv_1_out_8_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_4_loa"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1124:0  %conv_1_out_6_4_add = getelementptr [32 x float]* %conv_1_out_6_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_4_add"/></StgValue>
</operation>

<operation id="935" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="5">
<![CDATA[
branch1124:1  %conv_1_out_6_4_loa = load float* %conv_1_out_6_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_4_loa"/></StgValue>
</operation>

<operation id="936" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1122:0  %conv_1_out_4_4_add = getelementptr [32 x float]* %conv_1_out_4_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_4_add"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="5">
<![CDATA[
branch1122:1  %conv_1_out_4_4_loa = load float* %conv_1_out_4_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_4_loa"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1120:0  %conv_1_out_2_4_add = getelementptr [32 x float]* %conv_1_out_2_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_4_add"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="5">
<![CDATA[
branch1120:1  %conv_1_out_2_4_loa = load float* %conv_1_out_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_4_loa"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1118:0  %conv_1_out_0_4_add = getelementptr [32 x float]* %conv_1_out_0_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_4_add"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="5">
<![CDATA[
branch1118:1  %conv_1_out_0_4_loa = load float* %conv_1_out_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_4_loa"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1142:0  %conv_1_out_24_4_ad = getelementptr [32 x float]* %conv_1_out_24_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_4_ad"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="5">
<![CDATA[
branch1142:1  %conv_1_out_24_4_lo = load float* %conv_1_out_24_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_4_lo"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1114:0  %conv_1_out_22_5_ad = getelementptr [32 x float]* %conv_1_out_22_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_5_ad"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="5">
<![CDATA[
branch1114:1  %conv_1_out_22_5_lo = load float* %conv_1_out_22_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_5_lo"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1112:0  %conv_1_out_20_5_ad = getelementptr [32 x float]* %conv_1_out_20_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_5_ad"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="5">
<![CDATA[
branch1112:1  %conv_1_out_20_5_lo = load float* %conv_1_out_20_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_5_lo"/></StgValue>
</operation>

<operation id="948" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1110:0  %conv_1_out_18_5_ad = getelementptr [32 x float]* %conv_1_out_18_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_5_ad"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="5">
<![CDATA[
branch1110:1  %conv_1_out_18_5_lo = load float* %conv_1_out_18_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_5_lo"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1108:0  %conv_1_out_16_5_ad = getelementptr [32 x float]* %conv_1_out_16_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_5_ad"/></StgValue>
</operation>

<operation id="951" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="5">
<![CDATA[
branch1108:1  %conv_1_out_16_5_lo = load float* %conv_1_out_16_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_5_lo"/></StgValue>
</operation>

<operation id="952" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1106:0  %conv_1_out_14_5_ad = getelementptr [32 x float]* %conv_1_out_14_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_5_ad"/></StgValue>
</operation>

<operation id="953" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="5">
<![CDATA[
branch1106:1  %conv_1_out_14_5_lo = load float* %conv_1_out_14_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_5_lo"/></StgValue>
</operation>

<operation id="954" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1104:0  %conv_1_out_12_5_ad = getelementptr [32 x float]* %conv_1_out_12_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_5_ad"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="5">
<![CDATA[
branch1104:1  %conv_1_out_12_5_lo = load float* %conv_1_out_12_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_5_lo"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1102:0  %conv_1_out_10_5_ad = getelementptr [32 x float]* %conv_1_out_10_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_5_ad"/></StgValue>
</operation>

<operation id="957" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="5">
<![CDATA[
branch1102:1  %conv_1_out_10_5_lo = load float* %conv_1_out_10_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_5_lo"/></StgValue>
</operation>

<operation id="958" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1100:0  %conv_1_out_8_5_add = getelementptr [32 x float]* %conv_1_out_8_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_5_add"/></StgValue>
</operation>

<operation id="959" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="5">
<![CDATA[
branch1100:1  %conv_1_out_8_5_loa = load float* %conv_1_out_8_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_5_loa"/></StgValue>
</operation>

<operation id="960" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1098:0  %conv_1_out_6_5_add = getelementptr [32 x float]* %conv_1_out_6_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_5_add"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="5">
<![CDATA[
branch1098:1  %conv_1_out_6_5_loa = load float* %conv_1_out_6_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_5_loa"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1096:0  %conv_1_out_4_5_add = getelementptr [32 x float]* %conv_1_out_4_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_5_add"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="5">
<![CDATA[
branch1096:1  %conv_1_out_4_5_loa = load float* %conv_1_out_4_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_5_loa"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1094:0  %conv_1_out_2_5_add = getelementptr [32 x float]* %conv_1_out_2_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_5_add"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="5">
<![CDATA[
branch1094:1  %conv_1_out_2_5_loa = load float* %conv_1_out_2_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_5_loa"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1092:0  %conv_1_out_0_5_add = getelementptr [32 x float]* %conv_1_out_0_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_5_add"/></StgValue>
</operation>

<operation id="967" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="5">
<![CDATA[
branch1092:1  %conv_1_out_0_5_loa = load float* %conv_1_out_0_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_5_loa"/></StgValue>
</operation>

<operation id="968" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1116:0  %conv_1_out_24_5_ad = getelementptr [32 x float]* %conv_1_out_24_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_5_ad"/></StgValue>
</operation>

<operation id="969" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="5">
<![CDATA[
branch1116:1  %conv_1_out_24_5_lo = load float* %conv_1_out_24_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_5_lo"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1089:0  %conv_1_out_23_4_ad = getelementptr [32 x float]* %conv_1_out_23_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_4_ad"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="5">
<![CDATA[
branch1089:1  %conv_1_out_23_4_lo = load float* %conv_1_out_23_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_4_lo"/></StgValue>
</operation>

<operation id="972" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1087:0  %conv_1_out_21_4_ad = getelementptr [32 x float]* %conv_1_out_21_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_4_ad"/></StgValue>
</operation>

<operation id="973" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="5">
<![CDATA[
branch1087:1  %conv_1_out_21_4_lo = load float* %conv_1_out_21_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_4_lo"/></StgValue>
</operation>

<operation id="974" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1085:0  %conv_1_out_19_4_ad = getelementptr [32 x float]* %conv_1_out_19_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_4_ad"/></StgValue>
</operation>

<operation id="975" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="5">
<![CDATA[
branch1085:1  %conv_1_out_19_4_lo = load float* %conv_1_out_19_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_4_lo"/></StgValue>
</operation>

<operation id="976" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1083:0  %conv_1_out_17_4_ad = getelementptr [32 x float]* %conv_1_out_17_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_4_ad"/></StgValue>
</operation>

<operation id="977" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="5">
<![CDATA[
branch1083:1  %conv_1_out_17_4_lo = load float* %conv_1_out_17_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_4_lo"/></StgValue>
</operation>

<operation id="978" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1081:0  %conv_1_out_15_4_ad = getelementptr [32 x float]* %conv_1_out_15_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_4_ad"/></StgValue>
</operation>

<operation id="979" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="5">
<![CDATA[
branch1081:1  %conv_1_out_15_4_lo = load float* %conv_1_out_15_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_4_lo"/></StgValue>
</operation>

<operation id="980" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1079:0  %conv_1_out_13_4_ad = getelementptr [32 x float]* %conv_1_out_13_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_4_ad"/></StgValue>
</operation>

<operation id="981" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="5">
<![CDATA[
branch1079:1  %conv_1_out_13_4_lo = load float* %conv_1_out_13_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_4_lo"/></StgValue>
</operation>

<operation id="982" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1077:0  %conv_1_out_11_4_ad = getelementptr [32 x float]* %conv_1_out_11_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_4_ad"/></StgValue>
</operation>

<operation id="983" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="5">
<![CDATA[
branch1077:1  %conv_1_out_11_4_lo = load float* %conv_1_out_11_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_4_lo"/></StgValue>
</operation>

<operation id="984" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1075:0  %conv_1_out_9_4_add = getelementptr [32 x float]* %conv_1_out_9_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_4_add"/></StgValue>
</operation>

<operation id="985" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="5">
<![CDATA[
branch1075:1  %conv_1_out_9_4_loa = load float* %conv_1_out_9_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_4_loa"/></StgValue>
</operation>

<operation id="986" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1073:0  %conv_1_out_7_4_add = getelementptr [32 x float]* %conv_1_out_7_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_4_add"/></StgValue>
</operation>

<operation id="987" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="5">
<![CDATA[
branch1073:1  %conv_1_out_7_4_loa = load float* %conv_1_out_7_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_4_loa"/></StgValue>
</operation>

<operation id="988" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1071:0  %conv_1_out_5_4_add = getelementptr [32 x float]* %conv_1_out_5_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_4_add"/></StgValue>
</operation>

<operation id="989" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="5">
<![CDATA[
branch1071:1  %conv_1_out_5_4_loa = load float* %conv_1_out_5_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_4_loa"/></StgValue>
</operation>

<operation id="990" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1069:0  %conv_1_out_3_4_add = getelementptr [32 x float]* %conv_1_out_3_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_4_add"/></StgValue>
</operation>

<operation id="991" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="5">
<![CDATA[
branch1069:1  %conv_1_out_3_4_loa = load float* %conv_1_out_3_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_4_loa"/></StgValue>
</operation>

<operation id="992" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1067:0  %conv_1_out_1_4_add = getelementptr [32 x float]* %conv_1_out_1_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_4_add"/></StgValue>
</operation>

<operation id="993" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="5">
<![CDATA[
branch1067:1  %conv_1_out_1_4_loa = load float* %conv_1_out_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_4_loa"/></StgValue>
</operation>

<operation id="994" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1091:0  %conv_1_out_25_4_ad = getelementptr [32 x float]* %conv_1_out_25_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_4_ad"/></StgValue>
</operation>

<operation id="995" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="5">
<![CDATA[
branch1091:1  %conv_1_out_25_4_lo = load float* %conv_1_out_25_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_4_lo"/></StgValue>
</operation>

<operation id="996" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1063:0  %conv_1_out_23_5_ad = getelementptr [32 x float]* %conv_1_out_23_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_5_ad"/></StgValue>
</operation>

<operation id="997" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="5">
<![CDATA[
branch1063:1  %conv_1_out_23_5_lo = load float* %conv_1_out_23_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_5_lo"/></StgValue>
</operation>

<operation id="998" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1061:0  %conv_1_out_21_5_ad = getelementptr [32 x float]* %conv_1_out_21_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_5_ad"/></StgValue>
</operation>

<operation id="999" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="5">
<![CDATA[
branch1061:1  %conv_1_out_21_5_lo = load float* %conv_1_out_21_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_5_lo"/></StgValue>
</operation>

<operation id="1000" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1059:0  %conv_1_out_19_5_ad = getelementptr [32 x float]* %conv_1_out_19_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_5_ad"/></StgValue>
</operation>

<operation id="1001" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="5">
<![CDATA[
branch1059:1  %conv_1_out_19_5_lo = load float* %conv_1_out_19_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_5_lo"/></StgValue>
</operation>

<operation id="1002" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1057:0  %conv_1_out_17_5_ad = getelementptr [32 x float]* %conv_1_out_17_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_5_ad"/></StgValue>
</operation>

<operation id="1003" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="5">
<![CDATA[
branch1057:1  %conv_1_out_17_5_lo = load float* %conv_1_out_17_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_5_lo"/></StgValue>
</operation>

<operation id="1004" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1055:0  %conv_1_out_15_5_ad = getelementptr [32 x float]* %conv_1_out_15_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_5_ad"/></StgValue>
</operation>

<operation id="1005" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="5">
<![CDATA[
branch1055:1  %conv_1_out_15_5_lo = load float* %conv_1_out_15_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_5_lo"/></StgValue>
</operation>

<operation id="1006" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1053:0  %conv_1_out_13_5_ad = getelementptr [32 x float]* %conv_1_out_13_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_5_ad"/></StgValue>
</operation>

<operation id="1007" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="5">
<![CDATA[
branch1053:1  %conv_1_out_13_5_lo = load float* %conv_1_out_13_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_5_lo"/></StgValue>
</operation>

<operation id="1008" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1051:0  %conv_1_out_11_5_ad = getelementptr [32 x float]* %conv_1_out_11_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_5_ad"/></StgValue>
</operation>

<operation id="1009" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="5">
<![CDATA[
branch1051:1  %conv_1_out_11_5_lo = load float* %conv_1_out_11_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_5_lo"/></StgValue>
</operation>

<operation id="1010" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1049:0  %conv_1_out_9_5_add = getelementptr [32 x float]* %conv_1_out_9_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_5_add"/></StgValue>
</operation>

<operation id="1011" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="5">
<![CDATA[
branch1049:1  %conv_1_out_9_5_loa = load float* %conv_1_out_9_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_5_loa"/></StgValue>
</operation>

<operation id="1012" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1047:0  %conv_1_out_7_5_add = getelementptr [32 x float]* %conv_1_out_7_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_5_add"/></StgValue>
</operation>

<operation id="1013" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="5">
<![CDATA[
branch1047:1  %conv_1_out_7_5_loa = load float* %conv_1_out_7_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_5_loa"/></StgValue>
</operation>

<operation id="1014" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1045:0  %conv_1_out_5_5_add = getelementptr [32 x float]* %conv_1_out_5_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_5_add"/></StgValue>
</operation>

<operation id="1015" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="5">
<![CDATA[
branch1045:1  %conv_1_out_5_5_loa = load float* %conv_1_out_5_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_5_loa"/></StgValue>
</operation>

<operation id="1016" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1043:0  %conv_1_out_3_5_add = getelementptr [32 x float]* %conv_1_out_3_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_5_add"/></StgValue>
</operation>

<operation id="1017" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="5">
<![CDATA[
branch1043:1  %conv_1_out_3_5_loa = load float* %conv_1_out_3_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_5_loa"/></StgValue>
</operation>

<operation id="1018" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1041:0  %conv_1_out_1_5_add = getelementptr [32 x float]* %conv_1_out_1_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_5_add"/></StgValue>
</operation>

<operation id="1019" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="5">
<![CDATA[
branch1041:1  %conv_1_out_1_5_loa = load float* %conv_1_out_1_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_5_loa"/></StgValue>
</operation>

<operation id="1020" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1065:0  %conv_1_out_25_5_ad = getelementptr [32 x float]* %conv_1_out_25_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_5_ad"/></StgValue>
</operation>

<operation id="1021" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="5">
<![CDATA[
branch1065:1  %conv_1_out_25_5_lo = load float* %conv_1_out_25_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_5_lo"/></StgValue>
</operation>

<operation id="1022" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1036:0  %conv_1_out_22_6_ad = getelementptr [32 x float]* %conv_1_out_22_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_6_ad"/></StgValue>
</operation>

<operation id="1023" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="5">
<![CDATA[
branch1036:1  %conv_1_out_22_6_lo = load float* %conv_1_out_22_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_6_lo"/></StgValue>
</operation>

<operation id="1024" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1034:0  %conv_1_out_20_6_ad = getelementptr [32 x float]* %conv_1_out_20_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_6_ad"/></StgValue>
</operation>

<operation id="1025" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="5">
<![CDATA[
branch1034:1  %conv_1_out_20_6_lo = load float* %conv_1_out_20_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_6_lo"/></StgValue>
</operation>

<operation id="1026" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1032:0  %conv_1_out_18_6_ad = getelementptr [32 x float]* %conv_1_out_18_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_6_ad"/></StgValue>
</operation>

<operation id="1027" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="5">
<![CDATA[
branch1032:1  %conv_1_out_18_6_lo = load float* %conv_1_out_18_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_6_lo"/></StgValue>
</operation>

<operation id="1028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1030:0  %conv_1_out_16_6_ad = getelementptr [32 x float]* %conv_1_out_16_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_6_ad"/></StgValue>
</operation>

<operation id="1029" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="5">
<![CDATA[
branch1030:1  %conv_1_out_16_6_lo = load float* %conv_1_out_16_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_6_lo"/></StgValue>
</operation>

<operation id="1030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1028:0  %conv_1_out_14_6_ad = getelementptr [32 x float]* %conv_1_out_14_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_6_ad"/></StgValue>
</operation>

<operation id="1031" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="5">
<![CDATA[
branch1028:1  %conv_1_out_14_6_lo = load float* %conv_1_out_14_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_6_lo"/></StgValue>
</operation>

<operation id="1032" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1026:0  %conv_1_out_12_6_ad = getelementptr [32 x float]* %conv_1_out_12_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_6_ad"/></StgValue>
</operation>

<operation id="1033" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="5">
<![CDATA[
branch1026:1  %conv_1_out_12_6_lo = load float* %conv_1_out_12_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_6_lo"/></StgValue>
</operation>

<operation id="1034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1024:0  %conv_1_out_10_6_ad = getelementptr [32 x float]* %conv_1_out_10_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_6_ad"/></StgValue>
</operation>

<operation id="1035" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="5">
<![CDATA[
branch1024:1  %conv_1_out_10_6_lo = load float* %conv_1_out_10_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_6_lo"/></StgValue>
</operation>

<operation id="1036" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1022:0  %conv_1_out_8_6_add = getelementptr [32 x float]* %conv_1_out_8_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_6_add"/></StgValue>
</operation>

<operation id="1037" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="5">
<![CDATA[
branch1022:1  %conv_1_out_8_6_loa = load float* %conv_1_out_8_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_6_loa"/></StgValue>
</operation>

<operation id="1038" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1020:0  %conv_1_out_6_6_add = getelementptr [32 x float]* %conv_1_out_6_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_6_add"/></StgValue>
</operation>

<operation id="1039" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="5">
<![CDATA[
branch1020:1  %conv_1_out_6_6_loa = load float* %conv_1_out_6_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_6_loa"/></StgValue>
</operation>

<operation id="1040" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1018:0  %conv_1_out_4_6_add = getelementptr [32 x float]* %conv_1_out_4_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_6_add"/></StgValue>
</operation>

<operation id="1041" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="5">
<![CDATA[
branch1018:1  %conv_1_out_4_6_loa = load float* %conv_1_out_4_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_6_loa"/></StgValue>
</operation>

<operation id="1042" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1016:0  %conv_1_out_2_6_add = getelementptr [32 x float]* %conv_1_out_2_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_6_add"/></StgValue>
</operation>

<operation id="1043" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="5">
<![CDATA[
branch1016:1  %conv_1_out_2_6_loa = load float* %conv_1_out_2_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_6_loa"/></StgValue>
</operation>

<operation id="1044" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1014:0  %conv_1_out_0_6_add = getelementptr [32 x float]* %conv_1_out_0_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_6_add"/></StgValue>
</operation>

<operation id="1045" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="5">
<![CDATA[
branch1014:1  %conv_1_out_0_6_loa = load float* %conv_1_out_0_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_6_loa"/></StgValue>
</operation>

<operation id="1046" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1038:0  %conv_1_out_24_6_ad = getelementptr [32 x float]* %conv_1_out_24_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_6_ad"/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="5">
<![CDATA[
branch1038:1  %conv_1_out_24_6_lo = load float* %conv_1_out_24_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_6_lo"/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1010:0  %conv_1_out_22_7_ad = getelementptr [32 x float]* %conv_1_out_22_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_7_ad"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="5">
<![CDATA[
branch1010:1  %conv_1_out_22_7_lo = load float* %conv_1_out_22_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_7_lo"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1008:0  %conv_1_out_20_7_ad = getelementptr [32 x float]* %conv_1_out_20_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_7_ad"/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="5">
<![CDATA[
branch1008:1  %conv_1_out_20_7_lo = load float* %conv_1_out_20_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_7_lo"/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1006:0  %conv_1_out_18_7_ad = getelementptr [32 x float]* %conv_1_out_18_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_7_ad"/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="5">
<![CDATA[
branch1006:1  %conv_1_out_18_7_lo = load float* %conv_1_out_18_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_7_lo"/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1004:0  %conv_1_out_16_7_ad = getelementptr [32 x float]* %conv_1_out_16_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_7_ad"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="5">
<![CDATA[
branch1004:1  %conv_1_out_16_7_lo = load float* %conv_1_out_16_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_7_lo"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1002:0  %conv_1_out_14_7_ad = getelementptr [32 x float]* %conv_1_out_14_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_7_ad"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="5">
<![CDATA[
branch1002:1  %conv_1_out_14_7_lo = load float* %conv_1_out_14_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_7_lo"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1000:0  %conv_1_out_12_7_ad = getelementptr [32 x float]* %conv_1_out_12_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_7_ad"/></StgValue>
</operation>

<operation id="1059" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="5">
<![CDATA[
branch1000:1  %conv_1_out_12_7_lo = load float* %conv_1_out_12_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_7_lo"/></StgValue>
</operation>

<operation id="1060" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch998:0  %conv_1_out_10_7_ad = getelementptr [32 x float]* %conv_1_out_10_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_7_ad"/></StgValue>
</operation>

<operation id="1061" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="5">
<![CDATA[
branch998:1  %conv_1_out_10_7_lo = load float* %conv_1_out_10_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_7_lo"/></StgValue>
</operation>

<operation id="1062" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch996:0  %conv_1_out_8_7_add = getelementptr [32 x float]* %conv_1_out_8_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_7_add"/></StgValue>
</operation>

<operation id="1063" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="5">
<![CDATA[
branch996:1  %conv_1_out_8_7_loa = load float* %conv_1_out_8_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_7_loa"/></StgValue>
</operation>

<operation id="1064" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch994:0  %conv_1_out_6_7_add = getelementptr [32 x float]* %conv_1_out_6_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_7_add"/></StgValue>
</operation>

<operation id="1065" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="5">
<![CDATA[
branch994:1  %conv_1_out_6_7_loa = load float* %conv_1_out_6_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_7_loa"/></StgValue>
</operation>

<operation id="1066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch992:0  %conv_1_out_4_7_add = getelementptr [32 x float]* %conv_1_out_4_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_7_add"/></StgValue>
</operation>

<operation id="1067" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="5">
<![CDATA[
branch992:1  %conv_1_out_4_7_loa = load float* %conv_1_out_4_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_7_loa"/></StgValue>
</operation>

<operation id="1068" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch990:0  %conv_1_out_2_7_add = getelementptr [32 x float]* %conv_1_out_2_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_7_add"/></StgValue>
</operation>

<operation id="1069" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="5">
<![CDATA[
branch990:1  %conv_1_out_2_7_loa = load float* %conv_1_out_2_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_7_loa"/></StgValue>
</operation>

<operation id="1070" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch988:0  %conv_1_out_0_7_add = getelementptr [32 x float]* %conv_1_out_0_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_7_add"/></StgValue>
</operation>

<operation id="1071" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="5">
<![CDATA[
branch988:1  %conv_1_out_0_7_loa = load float* %conv_1_out_0_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_7_loa"/></StgValue>
</operation>

<operation id="1072" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1012:0  %conv_1_out_24_7_ad = getelementptr [32 x float]* %conv_1_out_24_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_7_ad"/></StgValue>
</operation>

<operation id="1073" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="5">
<![CDATA[
branch1012:1  %conv_1_out_24_7_lo = load float* %conv_1_out_24_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_7_lo"/></StgValue>
</operation>

<operation id="1074" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch985:0  %conv_1_out_23_6_ad = getelementptr [32 x float]* %conv_1_out_23_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_6_ad"/></StgValue>
</operation>

<operation id="1075" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="5">
<![CDATA[
branch985:1  %conv_1_out_23_6_lo = load float* %conv_1_out_23_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_6_lo"/></StgValue>
</operation>

<operation id="1076" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch983:0  %conv_1_out_21_6_ad = getelementptr [32 x float]* %conv_1_out_21_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_6_ad"/></StgValue>
</operation>

<operation id="1077" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="5">
<![CDATA[
branch983:1  %conv_1_out_21_6_lo = load float* %conv_1_out_21_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_6_lo"/></StgValue>
</operation>

<operation id="1078" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch981:0  %conv_1_out_19_6_ad = getelementptr [32 x float]* %conv_1_out_19_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_6_ad"/></StgValue>
</operation>

<operation id="1079" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="5">
<![CDATA[
branch981:1  %conv_1_out_19_6_lo = load float* %conv_1_out_19_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_6_lo"/></StgValue>
</operation>

<operation id="1080" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch979:0  %conv_1_out_17_6_ad = getelementptr [32 x float]* %conv_1_out_17_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_6_ad"/></StgValue>
</operation>

<operation id="1081" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="5">
<![CDATA[
branch979:1  %conv_1_out_17_6_lo = load float* %conv_1_out_17_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_6_lo"/></StgValue>
</operation>

<operation id="1082" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch977:0  %conv_1_out_15_6_ad = getelementptr [32 x float]* %conv_1_out_15_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_6_ad"/></StgValue>
</operation>

<operation id="1083" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="5">
<![CDATA[
branch977:1  %conv_1_out_15_6_lo = load float* %conv_1_out_15_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_6_lo"/></StgValue>
</operation>

<operation id="1084" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch975:0  %conv_1_out_13_6_ad = getelementptr [32 x float]* %conv_1_out_13_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_6_ad"/></StgValue>
</operation>

<operation id="1085" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="5">
<![CDATA[
branch975:1  %conv_1_out_13_6_lo = load float* %conv_1_out_13_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_6_lo"/></StgValue>
</operation>

<operation id="1086" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch973:0  %conv_1_out_11_6_ad = getelementptr [32 x float]* %conv_1_out_11_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_6_ad"/></StgValue>
</operation>

<operation id="1087" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="5">
<![CDATA[
branch973:1  %conv_1_out_11_6_lo = load float* %conv_1_out_11_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_6_lo"/></StgValue>
</operation>

<operation id="1088" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch971:0  %conv_1_out_9_6_add = getelementptr [32 x float]* %conv_1_out_9_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_6_add"/></StgValue>
</operation>

<operation id="1089" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="5">
<![CDATA[
branch971:1  %conv_1_out_9_6_loa = load float* %conv_1_out_9_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_6_loa"/></StgValue>
</operation>

<operation id="1090" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch969:0  %conv_1_out_7_6_add = getelementptr [32 x float]* %conv_1_out_7_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_6_add"/></StgValue>
</operation>

<operation id="1091" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="5">
<![CDATA[
branch969:1  %conv_1_out_7_6_loa = load float* %conv_1_out_7_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_6_loa"/></StgValue>
</operation>

<operation id="1092" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch967:0  %conv_1_out_5_6_add = getelementptr [32 x float]* %conv_1_out_5_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_6_add"/></StgValue>
</operation>

<operation id="1093" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="5">
<![CDATA[
branch967:1  %conv_1_out_5_6_loa = load float* %conv_1_out_5_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_6_loa"/></StgValue>
</operation>

<operation id="1094" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch965:0  %conv_1_out_3_6_add = getelementptr [32 x float]* %conv_1_out_3_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_6_add"/></StgValue>
</operation>

<operation id="1095" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="5">
<![CDATA[
branch965:1  %conv_1_out_3_6_loa = load float* %conv_1_out_3_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_6_loa"/></StgValue>
</operation>

<operation id="1096" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch963:0  %conv_1_out_1_6_add = getelementptr [32 x float]* %conv_1_out_1_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_6_add"/></StgValue>
</operation>

<operation id="1097" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="5">
<![CDATA[
branch963:1  %conv_1_out_1_6_loa = load float* %conv_1_out_1_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_6_loa"/></StgValue>
</operation>

<operation id="1098" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch987:0  %conv_1_out_25_6_ad = getelementptr [32 x float]* %conv_1_out_25_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_6_ad"/></StgValue>
</operation>

<operation id="1099" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="5">
<![CDATA[
branch987:1  %conv_1_out_25_6_lo = load float* %conv_1_out_25_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_6_lo"/></StgValue>
</operation>

<operation id="1100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch959:0  %conv_1_out_23_7_ad = getelementptr [32 x float]* %conv_1_out_23_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_7_ad"/></StgValue>
</operation>

<operation id="1101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="5">
<![CDATA[
branch959:1  %conv_1_out_23_7_lo = load float* %conv_1_out_23_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_7_lo"/></StgValue>
</operation>

<operation id="1102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch957:0  %conv_1_out_21_7_ad = getelementptr [32 x float]* %conv_1_out_21_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_7_ad"/></StgValue>
</operation>

<operation id="1103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="5">
<![CDATA[
branch957:1  %conv_1_out_21_7_lo = load float* %conv_1_out_21_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_7_lo"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch955:0  %conv_1_out_19_7_ad = getelementptr [32 x float]* %conv_1_out_19_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_7_ad"/></StgValue>
</operation>

<operation id="1105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="5">
<![CDATA[
branch955:1  %conv_1_out_19_7_lo = load float* %conv_1_out_19_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_7_lo"/></StgValue>
</operation>

<operation id="1106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch953:0  %conv_1_out_17_7_ad = getelementptr [32 x float]* %conv_1_out_17_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_7_ad"/></StgValue>
</operation>

<operation id="1107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="5">
<![CDATA[
branch953:1  %conv_1_out_17_7_lo = load float* %conv_1_out_17_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_7_lo"/></StgValue>
</operation>

<operation id="1108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch951:0  %conv_1_out_15_7_ad = getelementptr [32 x float]* %conv_1_out_15_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_7_ad"/></StgValue>
</operation>

<operation id="1109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="5">
<![CDATA[
branch951:1  %conv_1_out_15_7_lo = load float* %conv_1_out_15_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_7_lo"/></StgValue>
</operation>

<operation id="1110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch949:0  %conv_1_out_13_7_ad = getelementptr [32 x float]* %conv_1_out_13_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_7_ad"/></StgValue>
</operation>

<operation id="1111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="5">
<![CDATA[
branch949:1  %conv_1_out_13_7_lo = load float* %conv_1_out_13_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_7_lo"/></StgValue>
</operation>

<operation id="1112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch947:0  %conv_1_out_11_7_ad = getelementptr [32 x float]* %conv_1_out_11_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_7_ad"/></StgValue>
</operation>

<operation id="1113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="5">
<![CDATA[
branch947:1  %conv_1_out_11_7_lo = load float* %conv_1_out_11_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_7_lo"/></StgValue>
</operation>

<operation id="1114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch945:0  %conv_1_out_9_7_add = getelementptr [32 x float]* %conv_1_out_9_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_7_add"/></StgValue>
</operation>

<operation id="1115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="5">
<![CDATA[
branch945:1  %conv_1_out_9_7_loa = load float* %conv_1_out_9_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_7_loa"/></StgValue>
</operation>

<operation id="1116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch943:0  %conv_1_out_7_7_add = getelementptr [32 x float]* %conv_1_out_7_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_7_add"/></StgValue>
</operation>

<operation id="1117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="5">
<![CDATA[
branch943:1  %conv_1_out_7_7_loa = load float* %conv_1_out_7_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_7_loa"/></StgValue>
</operation>

<operation id="1118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch941:0  %conv_1_out_5_7_add = getelementptr [32 x float]* %conv_1_out_5_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_7_add"/></StgValue>
</operation>

<operation id="1119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="5">
<![CDATA[
branch941:1  %conv_1_out_5_7_loa = load float* %conv_1_out_5_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_7_loa"/></StgValue>
</operation>

<operation id="1120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch939:0  %conv_1_out_3_7_add = getelementptr [32 x float]* %conv_1_out_3_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_7_add"/></StgValue>
</operation>

<operation id="1121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="5">
<![CDATA[
branch939:1  %conv_1_out_3_7_loa = load float* %conv_1_out_3_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_7_loa"/></StgValue>
</operation>

<operation id="1122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch937:0  %conv_1_out_1_7_add = getelementptr [32 x float]* %conv_1_out_1_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_7_add"/></StgValue>
</operation>

<operation id="1123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="5">
<![CDATA[
branch937:1  %conv_1_out_1_7_loa = load float* %conv_1_out_1_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_7_loa"/></StgValue>
</operation>

<operation id="1124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch961:0  %conv_1_out_25_7_ad = getelementptr [32 x float]* %conv_1_out_25_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_7_ad"/></StgValue>
</operation>

<operation id="1125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="5">
<![CDATA[
branch961:1  %conv_1_out_25_7_lo = load float* %conv_1_out_25_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_7_lo"/></StgValue>
</operation>

<operation id="1126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch932:0  %conv_1_out_22_8_ad = getelementptr [32 x float]* %conv_1_out_22_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_8_ad"/></StgValue>
</operation>

<operation id="1127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="5">
<![CDATA[
branch932:1  %conv_1_out_22_8_lo = load float* %conv_1_out_22_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_8_lo"/></StgValue>
</operation>

<operation id="1128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch930:0  %conv_1_out_20_8_ad = getelementptr [32 x float]* %conv_1_out_20_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_8_ad"/></StgValue>
</operation>

<operation id="1129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="5">
<![CDATA[
branch930:1  %conv_1_out_20_8_lo = load float* %conv_1_out_20_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_8_lo"/></StgValue>
</operation>

<operation id="1130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch928:0  %conv_1_out_18_8_ad = getelementptr [32 x float]* %conv_1_out_18_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_8_ad"/></StgValue>
</operation>

<operation id="1131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="5">
<![CDATA[
branch928:1  %conv_1_out_18_8_lo = load float* %conv_1_out_18_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_8_lo"/></StgValue>
</operation>

<operation id="1132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch926:0  %conv_1_out_16_8_ad = getelementptr [32 x float]* %conv_1_out_16_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_8_ad"/></StgValue>
</operation>

<operation id="1133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="5">
<![CDATA[
branch926:1  %conv_1_out_16_8_lo = load float* %conv_1_out_16_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_8_lo"/></StgValue>
</operation>

<operation id="1134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch924:0  %conv_1_out_14_8_ad = getelementptr [32 x float]* %conv_1_out_14_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_8_ad"/></StgValue>
</operation>

<operation id="1135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="5">
<![CDATA[
branch924:1  %conv_1_out_14_8_lo = load float* %conv_1_out_14_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_8_lo"/></StgValue>
</operation>

<operation id="1136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch922:0  %conv_1_out_12_8_ad = getelementptr [32 x float]* %conv_1_out_12_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_8_ad"/></StgValue>
</operation>

<operation id="1137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="5">
<![CDATA[
branch922:1  %conv_1_out_12_8_lo = load float* %conv_1_out_12_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_8_lo"/></StgValue>
</operation>

<operation id="1138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch920:0  %conv_1_out_10_8_ad = getelementptr [32 x float]* %conv_1_out_10_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_8_ad"/></StgValue>
</operation>

<operation id="1139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="5">
<![CDATA[
branch920:1  %conv_1_out_10_8_lo = load float* %conv_1_out_10_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_8_lo"/></StgValue>
</operation>

<operation id="1140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch918:0  %conv_1_out_8_8_add = getelementptr [32 x float]* %conv_1_out_8_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_8_add"/></StgValue>
</operation>

<operation id="1141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="5">
<![CDATA[
branch918:1  %conv_1_out_8_8_loa = load float* %conv_1_out_8_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_8_loa"/></StgValue>
</operation>

<operation id="1142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch916:0  %conv_1_out_6_8_add = getelementptr [32 x float]* %conv_1_out_6_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_8_add"/></StgValue>
</operation>

<operation id="1143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="5">
<![CDATA[
branch916:1  %conv_1_out_6_8_loa = load float* %conv_1_out_6_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_8_loa"/></StgValue>
</operation>

<operation id="1144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch914:0  %conv_1_out_4_8_add = getelementptr [32 x float]* %conv_1_out_4_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_8_add"/></StgValue>
</operation>

<operation id="1145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="5">
<![CDATA[
branch914:1  %conv_1_out_4_8_loa = load float* %conv_1_out_4_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_8_loa"/></StgValue>
</operation>

<operation id="1146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch912:0  %conv_1_out_2_8_add = getelementptr [32 x float]* %conv_1_out_2_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_8_add"/></StgValue>
</operation>

<operation id="1147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="5">
<![CDATA[
branch912:1  %conv_1_out_2_8_loa = load float* %conv_1_out_2_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_8_loa"/></StgValue>
</operation>

<operation id="1148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch910:0  %conv_1_out_0_8_add = getelementptr [32 x float]* %conv_1_out_0_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_8_add"/></StgValue>
</operation>

<operation id="1149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="5">
<![CDATA[
branch910:1  %conv_1_out_0_8_loa = load float* %conv_1_out_0_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_8_loa"/></StgValue>
</operation>

<operation id="1150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch934:0  %conv_1_out_24_8_ad = getelementptr [32 x float]* %conv_1_out_24_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_8_ad"/></StgValue>
</operation>

<operation id="1151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="5">
<![CDATA[
branch934:1  %conv_1_out_24_8_lo = load float* %conv_1_out_24_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_8_lo"/></StgValue>
</operation>

<operation id="1152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch906:0  %conv_1_out_22_9_ad = getelementptr [32 x float]* %conv_1_out_22_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_9_ad"/></StgValue>
</operation>

<operation id="1153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="5">
<![CDATA[
branch906:1  %conv_1_out_22_9_lo = load float* %conv_1_out_22_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_9_lo"/></StgValue>
</operation>

<operation id="1154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch904:0  %conv_1_out_20_9_ad = getelementptr [32 x float]* %conv_1_out_20_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_9_ad"/></StgValue>
</operation>

<operation id="1155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="5">
<![CDATA[
branch904:1  %conv_1_out_20_9_lo = load float* %conv_1_out_20_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_9_lo"/></StgValue>
</operation>

<operation id="1156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch902:0  %conv_1_out_18_9_ad = getelementptr [32 x float]* %conv_1_out_18_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_9_ad"/></StgValue>
</operation>

<operation id="1157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="5">
<![CDATA[
branch902:1  %conv_1_out_18_9_lo = load float* %conv_1_out_18_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_9_lo"/></StgValue>
</operation>

<operation id="1158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch900:0  %conv_1_out_16_9_ad = getelementptr [32 x float]* %conv_1_out_16_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_9_ad"/></StgValue>
</operation>

<operation id="1159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="5">
<![CDATA[
branch900:1  %conv_1_out_16_9_lo = load float* %conv_1_out_16_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_9_lo"/></StgValue>
</operation>

<operation id="1160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch898:0  %conv_1_out_14_9_ad = getelementptr [32 x float]* %conv_1_out_14_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_9_ad"/></StgValue>
</operation>

<operation id="1161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="5">
<![CDATA[
branch898:1  %conv_1_out_14_9_lo = load float* %conv_1_out_14_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_9_lo"/></StgValue>
</operation>

<operation id="1162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch896:0  %conv_1_out_12_9_ad = getelementptr [32 x float]* %conv_1_out_12_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_9_ad"/></StgValue>
</operation>

<operation id="1163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="5">
<![CDATA[
branch896:1  %conv_1_out_12_9_lo = load float* %conv_1_out_12_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_9_lo"/></StgValue>
</operation>

<operation id="1164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch894:0  %conv_1_out_10_9_ad = getelementptr [32 x float]* %conv_1_out_10_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_9_ad"/></StgValue>
</operation>

<operation id="1165" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="5">
<![CDATA[
branch894:1  %conv_1_out_10_9_lo = load float* %conv_1_out_10_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_9_lo"/></StgValue>
</operation>

<operation id="1166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch892:0  %conv_1_out_8_9_add = getelementptr [32 x float]* %conv_1_out_8_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_9_add"/></StgValue>
</operation>

<operation id="1167" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="5">
<![CDATA[
branch892:1  %conv_1_out_8_9_loa = load float* %conv_1_out_8_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_9_loa"/></StgValue>
</operation>

<operation id="1168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch890:0  %conv_1_out_6_9_add = getelementptr [32 x float]* %conv_1_out_6_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_9_add"/></StgValue>
</operation>

<operation id="1169" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="5">
<![CDATA[
branch890:1  %conv_1_out_6_9_loa = load float* %conv_1_out_6_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_9_loa"/></StgValue>
</operation>

<operation id="1170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch888:0  %conv_1_out_4_9_add = getelementptr [32 x float]* %conv_1_out_4_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_9_add"/></StgValue>
</operation>

<operation id="1171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="5">
<![CDATA[
branch888:1  %conv_1_out_4_9_loa = load float* %conv_1_out_4_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_9_loa"/></StgValue>
</operation>

<operation id="1172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch886:0  %conv_1_out_2_9_add = getelementptr [32 x float]* %conv_1_out_2_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_9_add"/></StgValue>
</operation>

<operation id="1173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="5">
<![CDATA[
branch886:1  %conv_1_out_2_9_loa = load float* %conv_1_out_2_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_9_loa"/></StgValue>
</operation>

<operation id="1174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch884:0  %conv_1_out_0_9_add = getelementptr [32 x float]* %conv_1_out_0_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_9_add"/></StgValue>
</operation>

<operation id="1175" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="5">
<![CDATA[
branch884:1  %conv_1_out_0_9_loa = load float* %conv_1_out_0_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_9_loa"/></StgValue>
</operation>

<operation id="1176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch908:0  %conv_1_out_24_9_ad = getelementptr [32 x float]* %conv_1_out_24_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_9_ad"/></StgValue>
</operation>

<operation id="1177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="5">
<![CDATA[
branch908:1  %conv_1_out_24_9_lo = load float* %conv_1_out_24_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_9_lo"/></StgValue>
</operation>

<operation id="1178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch881:0  %conv_1_out_23_8_ad = getelementptr [32 x float]* %conv_1_out_23_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_8_ad"/></StgValue>
</operation>

<operation id="1179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="5">
<![CDATA[
branch881:1  %conv_1_out_23_8_lo = load float* %conv_1_out_23_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_8_lo"/></StgValue>
</operation>

<operation id="1180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch879:0  %conv_1_out_21_8_ad = getelementptr [32 x float]* %conv_1_out_21_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_8_ad"/></StgValue>
</operation>

<operation id="1181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="5">
<![CDATA[
branch879:1  %conv_1_out_21_8_lo = load float* %conv_1_out_21_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_8_lo"/></StgValue>
</operation>

<operation id="1182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch877:0  %conv_1_out_19_8_ad = getelementptr [32 x float]* %conv_1_out_19_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_8_ad"/></StgValue>
</operation>

<operation id="1183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="5">
<![CDATA[
branch877:1  %conv_1_out_19_8_lo = load float* %conv_1_out_19_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_8_lo"/></StgValue>
</operation>

<operation id="1184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch875:0  %conv_1_out_17_8_ad = getelementptr [32 x float]* %conv_1_out_17_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_8_ad"/></StgValue>
</operation>

<operation id="1185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="5">
<![CDATA[
branch875:1  %conv_1_out_17_8_lo = load float* %conv_1_out_17_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_8_lo"/></StgValue>
</operation>

<operation id="1186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch873:0  %conv_1_out_15_8_ad = getelementptr [32 x float]* %conv_1_out_15_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_8_ad"/></StgValue>
</operation>

<operation id="1187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="5">
<![CDATA[
branch873:1  %conv_1_out_15_8_lo = load float* %conv_1_out_15_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_8_lo"/></StgValue>
</operation>

<operation id="1188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch871:0  %conv_1_out_13_8_ad = getelementptr [32 x float]* %conv_1_out_13_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_8_ad"/></StgValue>
</operation>

<operation id="1189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="5">
<![CDATA[
branch871:1  %conv_1_out_13_8_lo = load float* %conv_1_out_13_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_8_lo"/></StgValue>
</operation>

<operation id="1190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch869:0  %conv_1_out_11_8_ad = getelementptr [32 x float]* %conv_1_out_11_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_8_ad"/></StgValue>
</operation>

<operation id="1191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="5">
<![CDATA[
branch869:1  %conv_1_out_11_8_lo = load float* %conv_1_out_11_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_8_lo"/></StgValue>
</operation>

<operation id="1192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch867:0  %conv_1_out_9_8_add = getelementptr [32 x float]* %conv_1_out_9_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_8_add"/></StgValue>
</operation>

<operation id="1193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="5">
<![CDATA[
branch867:1  %conv_1_out_9_8_loa = load float* %conv_1_out_9_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_8_loa"/></StgValue>
</operation>

<operation id="1194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch865:0  %conv_1_out_7_8_add = getelementptr [32 x float]* %conv_1_out_7_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_8_add"/></StgValue>
</operation>

<operation id="1195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="5">
<![CDATA[
branch865:1  %conv_1_out_7_8_loa = load float* %conv_1_out_7_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_8_loa"/></StgValue>
</operation>

<operation id="1196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch863:0  %conv_1_out_5_8_add = getelementptr [32 x float]* %conv_1_out_5_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_8_add"/></StgValue>
</operation>

<operation id="1197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="5">
<![CDATA[
branch863:1  %conv_1_out_5_8_loa = load float* %conv_1_out_5_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_8_loa"/></StgValue>
</operation>

<operation id="1198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch861:0  %conv_1_out_3_8_add = getelementptr [32 x float]* %conv_1_out_3_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_8_add"/></StgValue>
</operation>

<operation id="1199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="5">
<![CDATA[
branch861:1  %conv_1_out_3_8_loa = load float* %conv_1_out_3_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_8_loa"/></StgValue>
</operation>

<operation id="1200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch859:0  %conv_1_out_1_8_add = getelementptr [32 x float]* %conv_1_out_1_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_8_add"/></StgValue>
</operation>

<operation id="1201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="5">
<![CDATA[
branch859:1  %conv_1_out_1_8_loa = load float* %conv_1_out_1_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_8_loa"/></StgValue>
</operation>

<operation id="1202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch883:0  %conv_1_out_25_8_ad = getelementptr [32 x float]* %conv_1_out_25_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_8_ad"/></StgValue>
</operation>

<operation id="1203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="5">
<![CDATA[
branch883:1  %conv_1_out_25_8_lo = load float* %conv_1_out_25_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_8_lo"/></StgValue>
</operation>

<operation id="1204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch855:0  %conv_1_out_23_9_ad = getelementptr [32 x float]* %conv_1_out_23_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_9_ad"/></StgValue>
</operation>

<operation id="1205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="5">
<![CDATA[
branch855:1  %conv_1_out_23_9_lo = load float* %conv_1_out_23_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_9_lo"/></StgValue>
</operation>

<operation id="1206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch853:0  %conv_1_out_21_9_ad = getelementptr [32 x float]* %conv_1_out_21_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_9_ad"/></StgValue>
</operation>

<operation id="1207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="5">
<![CDATA[
branch853:1  %conv_1_out_21_9_lo = load float* %conv_1_out_21_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_9_lo"/></StgValue>
</operation>

<operation id="1208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch851:0  %conv_1_out_19_9_ad = getelementptr [32 x float]* %conv_1_out_19_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_9_ad"/></StgValue>
</operation>

<operation id="1209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="5">
<![CDATA[
branch851:1  %conv_1_out_19_9_lo = load float* %conv_1_out_19_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_9_lo"/></StgValue>
</operation>

<operation id="1210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch849:0  %conv_1_out_17_9_ad = getelementptr [32 x float]* %conv_1_out_17_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_9_ad"/></StgValue>
</operation>

<operation id="1211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="5">
<![CDATA[
branch849:1  %conv_1_out_17_9_lo = load float* %conv_1_out_17_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_9_lo"/></StgValue>
</operation>

<operation id="1212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch847:0  %conv_1_out_15_9_ad = getelementptr [32 x float]* %conv_1_out_15_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_9_ad"/></StgValue>
</operation>

<operation id="1213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="5">
<![CDATA[
branch847:1  %conv_1_out_15_9_lo = load float* %conv_1_out_15_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_9_lo"/></StgValue>
</operation>

<operation id="1214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch845:0  %conv_1_out_13_9_ad = getelementptr [32 x float]* %conv_1_out_13_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_9_ad"/></StgValue>
</operation>

<operation id="1215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="5">
<![CDATA[
branch845:1  %conv_1_out_13_9_lo = load float* %conv_1_out_13_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_9_lo"/></StgValue>
</operation>

<operation id="1216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch843:0  %conv_1_out_11_9_ad = getelementptr [32 x float]* %conv_1_out_11_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_9_ad"/></StgValue>
</operation>

<operation id="1217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="5">
<![CDATA[
branch843:1  %conv_1_out_11_9_lo = load float* %conv_1_out_11_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_9_lo"/></StgValue>
</operation>

<operation id="1218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch841:0  %conv_1_out_9_9_add = getelementptr [32 x float]* %conv_1_out_9_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_9_add"/></StgValue>
</operation>

<operation id="1219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="5">
<![CDATA[
branch841:1  %conv_1_out_9_9_loa = load float* %conv_1_out_9_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_9_loa"/></StgValue>
</operation>

<operation id="1220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch839:0  %conv_1_out_7_9_add = getelementptr [32 x float]* %conv_1_out_7_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_9_add"/></StgValue>
</operation>

<operation id="1221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="5">
<![CDATA[
branch839:1  %conv_1_out_7_9_loa = load float* %conv_1_out_7_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_9_loa"/></StgValue>
</operation>

<operation id="1222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch837:0  %conv_1_out_5_9_add = getelementptr [32 x float]* %conv_1_out_5_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_9_add"/></StgValue>
</operation>

<operation id="1223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="5">
<![CDATA[
branch837:1  %conv_1_out_5_9_loa = load float* %conv_1_out_5_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_9_loa"/></StgValue>
</operation>

<operation id="1224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch835:0  %conv_1_out_3_9_add = getelementptr [32 x float]* %conv_1_out_3_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_9_add"/></StgValue>
</operation>

<operation id="1225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="5">
<![CDATA[
branch835:1  %conv_1_out_3_9_loa = load float* %conv_1_out_3_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_9_loa"/></StgValue>
</operation>

<operation id="1226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch833:0  %conv_1_out_1_9_add = getelementptr [32 x float]* %conv_1_out_1_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_9_add"/></StgValue>
</operation>

<operation id="1227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="5">
<![CDATA[
branch833:1  %conv_1_out_1_9_loa = load float* %conv_1_out_1_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_9_loa"/></StgValue>
</operation>

<operation id="1228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch857:0  %conv_1_out_25_9_ad = getelementptr [32 x float]* %conv_1_out_25_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_9_ad"/></StgValue>
</operation>

<operation id="1229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="5">
<![CDATA[
branch857:1  %conv_1_out_25_9_lo = load float* %conv_1_out_25_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_9_lo"/></StgValue>
</operation>

<operation id="1230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch828:0  %conv_1_out_22_10_a = getelementptr [32 x float]* %conv_1_out_22_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_10_a"/></StgValue>
</operation>

<operation id="1231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="5">
<![CDATA[
branch828:1  %conv_1_out_22_10_l = load float* %conv_1_out_22_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_10_l"/></StgValue>
</operation>

<operation id="1232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch826:0  %conv_1_out_20_10_a = getelementptr [32 x float]* %conv_1_out_20_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_10_a"/></StgValue>
</operation>

<operation id="1233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="5">
<![CDATA[
branch826:1  %conv_1_out_20_10_l = load float* %conv_1_out_20_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_10_l"/></StgValue>
</operation>

<operation id="1234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch824:0  %conv_1_out_18_10_a = getelementptr [32 x float]* %conv_1_out_18_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_10_a"/></StgValue>
</operation>

<operation id="1235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="5">
<![CDATA[
branch824:1  %conv_1_out_18_10_l = load float* %conv_1_out_18_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_10_l"/></StgValue>
</operation>

<operation id="1236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch822:0  %conv_1_out_16_10_a = getelementptr [32 x float]* %conv_1_out_16_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_10_a"/></StgValue>
</operation>

<operation id="1237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="5">
<![CDATA[
branch822:1  %conv_1_out_16_10_l = load float* %conv_1_out_16_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_10_l"/></StgValue>
</operation>

<operation id="1238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch820:0  %conv_1_out_14_10_a = getelementptr [32 x float]* %conv_1_out_14_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_10_a"/></StgValue>
</operation>

<operation id="1239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="5">
<![CDATA[
branch820:1  %conv_1_out_14_10_l = load float* %conv_1_out_14_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_10_l"/></StgValue>
</operation>

<operation id="1240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch818:0  %conv_1_out_12_10_a = getelementptr [32 x float]* %conv_1_out_12_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_10_a"/></StgValue>
</operation>

<operation id="1241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="5">
<![CDATA[
branch818:1  %conv_1_out_12_10_l = load float* %conv_1_out_12_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_10_l"/></StgValue>
</operation>

<operation id="1242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch816:0  %conv_1_out_10_10_a = getelementptr [32 x float]* %conv_1_out_10_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_10_a"/></StgValue>
</operation>

<operation id="1243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="32" op_0_bw="5">
<![CDATA[
branch816:1  %conv_1_out_10_10_l = load float* %conv_1_out_10_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_10_l"/></StgValue>
</operation>

<operation id="1244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch814:0  %conv_1_out_8_10_ad = getelementptr [32 x float]* %conv_1_out_8_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_10_ad"/></StgValue>
</operation>

<operation id="1245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="5">
<![CDATA[
branch814:1  %conv_1_out_8_10_lo = load float* %conv_1_out_8_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_10_lo"/></StgValue>
</operation>

<operation id="1246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch812:0  %conv_1_out_6_10_ad = getelementptr [32 x float]* %conv_1_out_6_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_10_ad"/></StgValue>
</operation>

<operation id="1247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="5">
<![CDATA[
branch812:1  %conv_1_out_6_10_lo = load float* %conv_1_out_6_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_10_lo"/></StgValue>
</operation>

<operation id="1248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch810:0  %conv_1_out_4_10_ad = getelementptr [32 x float]* %conv_1_out_4_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_10_ad"/></StgValue>
</operation>

<operation id="1249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="5">
<![CDATA[
branch810:1  %conv_1_out_4_10_lo = load float* %conv_1_out_4_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_10_lo"/></StgValue>
</operation>

<operation id="1250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch808:0  %conv_1_out_2_10_ad = getelementptr [32 x float]* %conv_1_out_2_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_10_ad"/></StgValue>
</operation>

<operation id="1251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="32" op_0_bw="5">
<![CDATA[
branch808:1  %conv_1_out_2_10_lo = load float* %conv_1_out_2_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_10_lo"/></StgValue>
</operation>

<operation id="1252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch806:0  %conv_1_out_0_10_ad = getelementptr [32 x float]* %conv_1_out_0_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_10_ad"/></StgValue>
</operation>

<operation id="1253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="5">
<![CDATA[
branch806:1  %conv_1_out_0_10_lo = load float* %conv_1_out_0_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_10_lo"/></StgValue>
</operation>

<operation id="1254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch830:0  %conv_1_out_24_10_a = getelementptr [32 x float]* %conv_1_out_24_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_10_a"/></StgValue>
</operation>

<operation id="1255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="5">
<![CDATA[
branch830:1  %conv_1_out_24_10_l = load float* %conv_1_out_24_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_10_l"/></StgValue>
</operation>

<operation id="1256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch802:0  %conv_1_out_22_11_a = getelementptr [32 x float]* %conv_1_out_22_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_11_a"/></StgValue>
</operation>

<operation id="1257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="5">
<![CDATA[
branch802:1  %conv_1_out_22_11_l = load float* %conv_1_out_22_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_11_l"/></StgValue>
</operation>

<operation id="1258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch800:0  %conv_1_out_20_11_a = getelementptr [32 x float]* %conv_1_out_20_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_11_a"/></StgValue>
</operation>

<operation id="1259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="5">
<![CDATA[
branch800:1  %conv_1_out_20_11_l = load float* %conv_1_out_20_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_11_l"/></StgValue>
</operation>

<operation id="1260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch798:0  %conv_1_out_18_11_a = getelementptr [32 x float]* %conv_1_out_18_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_11_a"/></StgValue>
</operation>

<operation id="1261" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="5">
<![CDATA[
branch798:1  %conv_1_out_18_11_l = load float* %conv_1_out_18_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_11_l"/></StgValue>
</operation>

<operation id="1262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch796:0  %conv_1_out_16_11_a = getelementptr [32 x float]* %conv_1_out_16_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_11_a"/></StgValue>
</operation>

<operation id="1263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="5">
<![CDATA[
branch796:1  %conv_1_out_16_11_l = load float* %conv_1_out_16_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_11_l"/></StgValue>
</operation>

<operation id="1264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch794:0  %conv_1_out_14_11_a = getelementptr [32 x float]* %conv_1_out_14_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_11_a"/></StgValue>
</operation>

<operation id="1265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="5">
<![CDATA[
branch794:1  %conv_1_out_14_11_l = load float* %conv_1_out_14_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_11_l"/></StgValue>
</operation>

<operation id="1266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch792:0  %conv_1_out_12_11_a = getelementptr [32 x float]* %conv_1_out_12_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_11_a"/></StgValue>
</operation>

<operation id="1267" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="5">
<![CDATA[
branch792:1  %conv_1_out_12_11_l = load float* %conv_1_out_12_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_11_l"/></StgValue>
</operation>

<operation id="1268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch790:0  %conv_1_out_10_11_a = getelementptr [32 x float]* %conv_1_out_10_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_11_a"/></StgValue>
</operation>

<operation id="1269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="32" op_0_bw="5">
<![CDATA[
branch790:1  %conv_1_out_10_11_l = load float* %conv_1_out_10_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_11_l"/></StgValue>
</operation>

<operation id="1270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch788:0  %conv_1_out_8_11_ad = getelementptr [32 x float]* %conv_1_out_8_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_11_ad"/></StgValue>
</operation>

<operation id="1271" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="5">
<![CDATA[
branch788:1  %conv_1_out_8_11_lo = load float* %conv_1_out_8_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_11_lo"/></StgValue>
</operation>

<operation id="1272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch786:0  %conv_1_out_6_11_ad = getelementptr [32 x float]* %conv_1_out_6_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_11_ad"/></StgValue>
</operation>

<operation id="1273" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="32" op_0_bw="5">
<![CDATA[
branch786:1  %conv_1_out_6_11_lo = load float* %conv_1_out_6_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_11_lo"/></StgValue>
</operation>

<operation id="1274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch784:0  %conv_1_out_4_11_ad = getelementptr [32 x float]* %conv_1_out_4_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_11_ad"/></StgValue>
</operation>

<operation id="1275" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="32" op_0_bw="5">
<![CDATA[
branch784:1  %conv_1_out_4_11_lo = load float* %conv_1_out_4_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_11_lo"/></StgValue>
</operation>

<operation id="1276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch782:0  %conv_1_out_2_11_ad = getelementptr [32 x float]* %conv_1_out_2_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_11_ad"/></StgValue>
</operation>

<operation id="1277" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="5">
<![CDATA[
branch782:1  %conv_1_out_2_11_lo = load float* %conv_1_out_2_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_11_lo"/></StgValue>
</operation>

<operation id="1278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch780:0  %conv_1_out_0_11_ad = getelementptr [32 x float]* %conv_1_out_0_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_11_ad"/></StgValue>
</operation>

<operation id="1279" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="5">
<![CDATA[
branch780:1  %conv_1_out_0_11_lo = load float* %conv_1_out_0_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_11_lo"/></StgValue>
</operation>

<operation id="1280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch804:0  %conv_1_out_24_11_a = getelementptr [32 x float]* %conv_1_out_24_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_11_a"/></StgValue>
</operation>

<operation id="1281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="5">
<![CDATA[
branch804:1  %conv_1_out_24_11_l = load float* %conv_1_out_24_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_11_l"/></StgValue>
</operation>

<operation id="1282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch777:0  %conv_1_out_23_10_a = getelementptr [32 x float]* %conv_1_out_23_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_10_a"/></StgValue>
</operation>

<operation id="1283" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="5">
<![CDATA[
branch777:1  %conv_1_out_23_10_l = load float* %conv_1_out_23_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_10_l"/></StgValue>
</operation>

<operation id="1284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch775:0  %conv_1_out_21_10_a = getelementptr [32 x float]* %conv_1_out_21_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_10_a"/></StgValue>
</operation>

<operation id="1285" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="5">
<![CDATA[
branch775:1  %conv_1_out_21_10_l = load float* %conv_1_out_21_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_10_l"/></StgValue>
</operation>

<operation id="1286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch773:0  %conv_1_out_19_10_a = getelementptr [32 x float]* %conv_1_out_19_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_10_a"/></StgValue>
</operation>

<operation id="1287" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="5">
<![CDATA[
branch773:1  %conv_1_out_19_10_l = load float* %conv_1_out_19_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_10_l"/></StgValue>
</operation>

<operation id="1288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch771:0  %conv_1_out_17_10_a = getelementptr [32 x float]* %conv_1_out_17_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_10_a"/></StgValue>
</operation>

<operation id="1289" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="5">
<![CDATA[
branch771:1  %conv_1_out_17_10_l = load float* %conv_1_out_17_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_10_l"/></StgValue>
</operation>

<operation id="1290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch769:0  %conv_1_out_15_10_a = getelementptr [32 x float]* %conv_1_out_15_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_10_a"/></StgValue>
</operation>

<operation id="1291" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="5">
<![CDATA[
branch769:1  %conv_1_out_15_10_l = load float* %conv_1_out_15_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_10_l"/></StgValue>
</operation>

<operation id="1292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch767:0  %conv_1_out_13_10_a = getelementptr [32 x float]* %conv_1_out_13_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_10_a"/></StgValue>
</operation>

<operation id="1293" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="5">
<![CDATA[
branch767:1  %conv_1_out_13_10_l = load float* %conv_1_out_13_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_10_l"/></StgValue>
</operation>

<operation id="1294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch765:0  %conv_1_out_11_10_a = getelementptr [32 x float]* %conv_1_out_11_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_10_a"/></StgValue>
</operation>

<operation id="1295" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="5">
<![CDATA[
branch765:1  %conv_1_out_11_10_l = load float* %conv_1_out_11_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_10_l"/></StgValue>
</operation>

<operation id="1296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch763:0  %conv_1_out_9_10_ad = getelementptr [32 x float]* %conv_1_out_9_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_10_ad"/></StgValue>
</operation>

<operation id="1297" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="5">
<![CDATA[
branch763:1  %conv_1_out_9_10_lo = load float* %conv_1_out_9_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_10_lo"/></StgValue>
</operation>

<operation id="1298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch761:0  %conv_1_out_7_10_ad = getelementptr [32 x float]* %conv_1_out_7_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_10_ad"/></StgValue>
</operation>

<operation id="1299" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="5">
<![CDATA[
branch761:1  %conv_1_out_7_10_lo = load float* %conv_1_out_7_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_10_lo"/></StgValue>
</operation>

<operation id="1300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch759:0  %conv_1_out_5_10_ad = getelementptr [32 x float]* %conv_1_out_5_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_10_ad"/></StgValue>
</operation>

<operation id="1301" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="5">
<![CDATA[
branch759:1  %conv_1_out_5_10_lo = load float* %conv_1_out_5_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_10_lo"/></StgValue>
</operation>

<operation id="1302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch757:0  %conv_1_out_3_10_ad = getelementptr [32 x float]* %conv_1_out_3_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_10_ad"/></StgValue>
</operation>

<operation id="1303" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="5">
<![CDATA[
branch757:1  %conv_1_out_3_10_lo = load float* %conv_1_out_3_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_10_lo"/></StgValue>
</operation>

<operation id="1304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch755:0  %conv_1_out_1_10_ad = getelementptr [32 x float]* %conv_1_out_1_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_10_ad"/></StgValue>
</operation>

<operation id="1305" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="5">
<![CDATA[
branch755:1  %conv_1_out_1_10_lo = load float* %conv_1_out_1_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_10_lo"/></StgValue>
</operation>

<operation id="1306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch779:0  %conv_1_out_25_10_a = getelementptr [32 x float]* %conv_1_out_25_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_10_a"/></StgValue>
</operation>

<operation id="1307" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="5">
<![CDATA[
branch779:1  %conv_1_out_25_10_l = load float* %conv_1_out_25_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_10_l"/></StgValue>
</operation>

<operation id="1308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch751:0  %conv_1_out_23_11_a = getelementptr [32 x float]* %conv_1_out_23_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_11_a"/></StgValue>
</operation>

<operation id="1309" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="5">
<![CDATA[
branch751:1  %conv_1_out_23_11_l = load float* %conv_1_out_23_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_11_l"/></StgValue>
</operation>

<operation id="1310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch749:0  %conv_1_out_21_11_a = getelementptr [32 x float]* %conv_1_out_21_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_11_a"/></StgValue>
</operation>

<operation id="1311" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="5">
<![CDATA[
branch749:1  %conv_1_out_21_11_l = load float* %conv_1_out_21_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_11_l"/></StgValue>
</operation>

<operation id="1312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch747:0  %conv_1_out_19_11_a = getelementptr [32 x float]* %conv_1_out_19_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_11_a"/></StgValue>
</operation>

<operation id="1313" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="5">
<![CDATA[
branch747:1  %conv_1_out_19_11_l = load float* %conv_1_out_19_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_11_l"/></StgValue>
</operation>

<operation id="1314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch745:0  %conv_1_out_17_11_a = getelementptr [32 x float]* %conv_1_out_17_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_11_a"/></StgValue>
</operation>

<operation id="1315" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="5">
<![CDATA[
branch745:1  %conv_1_out_17_11_l = load float* %conv_1_out_17_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_11_l"/></StgValue>
</operation>

<operation id="1316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch743:0  %conv_1_out_15_11_a = getelementptr [32 x float]* %conv_1_out_15_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_11_a"/></StgValue>
</operation>

<operation id="1317" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="5">
<![CDATA[
branch743:1  %conv_1_out_15_11_l = load float* %conv_1_out_15_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_11_l"/></StgValue>
</operation>

<operation id="1318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch741:0  %conv_1_out_13_11_a = getelementptr [32 x float]* %conv_1_out_13_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_11_a"/></StgValue>
</operation>

<operation id="1319" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="5">
<![CDATA[
branch741:1  %conv_1_out_13_11_l = load float* %conv_1_out_13_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_11_l"/></StgValue>
</operation>

<operation id="1320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch739:0  %conv_1_out_11_11_a = getelementptr [32 x float]* %conv_1_out_11_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_11_a"/></StgValue>
</operation>

<operation id="1321" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="5">
<![CDATA[
branch739:1  %conv_1_out_11_11_l = load float* %conv_1_out_11_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_11_l"/></StgValue>
</operation>

<operation id="1322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch737:0  %conv_1_out_9_11_ad = getelementptr [32 x float]* %conv_1_out_9_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_11_ad"/></StgValue>
</operation>

<operation id="1323" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="5">
<![CDATA[
branch737:1  %conv_1_out_9_11_lo = load float* %conv_1_out_9_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_11_lo"/></StgValue>
</operation>

<operation id="1324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch735:0  %conv_1_out_7_11_ad = getelementptr [32 x float]* %conv_1_out_7_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_11_ad"/></StgValue>
</operation>

<operation id="1325" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="5">
<![CDATA[
branch735:1  %conv_1_out_7_11_lo = load float* %conv_1_out_7_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_11_lo"/></StgValue>
</operation>

<operation id="1326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch733:0  %conv_1_out_5_11_ad = getelementptr [32 x float]* %conv_1_out_5_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_11_ad"/></StgValue>
</operation>

<operation id="1327" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="5">
<![CDATA[
branch733:1  %conv_1_out_5_11_lo = load float* %conv_1_out_5_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_11_lo"/></StgValue>
</operation>

<operation id="1328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch731:0  %conv_1_out_3_11_ad = getelementptr [32 x float]* %conv_1_out_3_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_11_ad"/></StgValue>
</operation>

<operation id="1329" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="5">
<![CDATA[
branch731:1  %conv_1_out_3_11_lo = load float* %conv_1_out_3_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_11_lo"/></StgValue>
</operation>

<operation id="1330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch729:0  %conv_1_out_1_11_ad = getelementptr [32 x float]* %conv_1_out_1_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_11_ad"/></StgValue>
</operation>

<operation id="1331" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="5">
<![CDATA[
branch729:1  %conv_1_out_1_11_lo = load float* %conv_1_out_1_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_11_lo"/></StgValue>
</operation>

<operation id="1332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch753:0  %conv_1_out_25_11_a = getelementptr [32 x float]* %conv_1_out_25_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_11_a"/></StgValue>
</operation>

<operation id="1333" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="5">
<![CDATA[
branch753:1  %conv_1_out_25_11_l = load float* %conv_1_out_25_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_11_l"/></StgValue>
</operation>

<operation id="1334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch724:0  %conv_1_out_22_12_a = getelementptr [32 x float]* %conv_1_out_22_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_12_a"/></StgValue>
</operation>

<operation id="1335" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="5">
<![CDATA[
branch724:1  %conv_1_out_22_12_l = load float* %conv_1_out_22_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_12_l"/></StgValue>
</operation>

<operation id="1336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch722:0  %conv_1_out_20_12_a = getelementptr [32 x float]* %conv_1_out_20_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_12_a"/></StgValue>
</operation>

<operation id="1337" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="5">
<![CDATA[
branch722:1  %conv_1_out_20_12_l = load float* %conv_1_out_20_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_12_l"/></StgValue>
</operation>

<operation id="1338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch720:0  %conv_1_out_18_12_a = getelementptr [32 x float]* %conv_1_out_18_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_12_a"/></StgValue>
</operation>

<operation id="1339" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="5">
<![CDATA[
branch720:1  %conv_1_out_18_12_l = load float* %conv_1_out_18_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_12_l"/></StgValue>
</operation>

<operation id="1340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch718:0  %conv_1_out_16_12_a = getelementptr [32 x float]* %conv_1_out_16_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_12_a"/></StgValue>
</operation>

<operation id="1341" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="5">
<![CDATA[
branch718:1  %conv_1_out_16_12_l = load float* %conv_1_out_16_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_12_l"/></StgValue>
</operation>

<operation id="1342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch716:0  %conv_1_out_14_12_a = getelementptr [32 x float]* %conv_1_out_14_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_12_a"/></StgValue>
</operation>

<operation id="1343" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="5">
<![CDATA[
branch716:1  %conv_1_out_14_12_l = load float* %conv_1_out_14_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_12_l"/></StgValue>
</operation>

<operation id="1344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch714:0  %conv_1_out_12_12_a = getelementptr [32 x float]* %conv_1_out_12_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_12_a"/></StgValue>
</operation>

<operation id="1345" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="5">
<![CDATA[
branch714:1  %conv_1_out_12_12_l = load float* %conv_1_out_12_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_12_l"/></StgValue>
</operation>

<operation id="1346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch712:0  %conv_1_out_10_12_a = getelementptr [32 x float]* %conv_1_out_10_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_12_a"/></StgValue>
</operation>

<operation id="1347" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="5">
<![CDATA[
branch712:1  %conv_1_out_10_12_l = load float* %conv_1_out_10_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_12_l"/></StgValue>
</operation>

<operation id="1348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch710:0  %conv_1_out_8_12_ad = getelementptr [32 x float]* %conv_1_out_8_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_12_ad"/></StgValue>
</operation>

<operation id="1349" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="5">
<![CDATA[
branch710:1  %conv_1_out_8_12_lo = load float* %conv_1_out_8_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_12_lo"/></StgValue>
</operation>

<operation id="1350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch708:0  %conv_1_out_6_12_ad = getelementptr [32 x float]* %conv_1_out_6_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_12_ad"/></StgValue>
</operation>

<operation id="1351" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="5">
<![CDATA[
branch708:1  %conv_1_out_6_12_lo = load float* %conv_1_out_6_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_12_lo"/></StgValue>
</operation>

<operation id="1352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch706:0  %conv_1_out_4_12_ad = getelementptr [32 x float]* %conv_1_out_4_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_12_ad"/></StgValue>
</operation>

<operation id="1353" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="5">
<![CDATA[
branch706:1  %conv_1_out_4_12_lo = load float* %conv_1_out_4_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_12_lo"/></StgValue>
</operation>

<operation id="1354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch704:0  %conv_1_out_2_12_ad = getelementptr [32 x float]* %conv_1_out_2_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_12_ad"/></StgValue>
</operation>

<operation id="1355" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="5">
<![CDATA[
branch704:1  %conv_1_out_2_12_lo = load float* %conv_1_out_2_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_12_lo"/></StgValue>
</operation>

<operation id="1356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch702:0  %conv_1_out_0_12_ad = getelementptr [32 x float]* %conv_1_out_0_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_12_ad"/></StgValue>
</operation>

<operation id="1357" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="5">
<![CDATA[
branch702:1  %conv_1_out_0_12_lo = load float* %conv_1_out_0_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_12_lo"/></StgValue>
</operation>

<operation id="1358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch726:0  %conv_1_out_24_12_a = getelementptr [32 x float]* %conv_1_out_24_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_12_a"/></StgValue>
</operation>

<operation id="1359" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="5">
<![CDATA[
branch726:1  %conv_1_out_24_12_l = load float* %conv_1_out_24_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_12_l"/></StgValue>
</operation>

<operation id="1360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch698:0  %conv_1_out_22_13_a = getelementptr [32 x float]* %conv_1_out_22_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_13_a"/></StgValue>
</operation>

<operation id="1361" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="5">
<![CDATA[
branch698:1  %conv_1_out_22_13_l = load float* %conv_1_out_22_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_13_l"/></StgValue>
</operation>

<operation id="1362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch696:0  %conv_1_out_20_13_a = getelementptr [32 x float]* %conv_1_out_20_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_13_a"/></StgValue>
</operation>

<operation id="1363" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="5">
<![CDATA[
branch696:1  %conv_1_out_20_13_l = load float* %conv_1_out_20_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_13_l"/></StgValue>
</operation>

<operation id="1364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch694:0  %conv_1_out_18_13_a = getelementptr [32 x float]* %conv_1_out_18_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_13_a"/></StgValue>
</operation>

<operation id="1365" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="5">
<![CDATA[
branch694:1  %conv_1_out_18_13_l = load float* %conv_1_out_18_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_13_l"/></StgValue>
</operation>

<operation id="1366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch692:0  %conv_1_out_16_13_a = getelementptr [32 x float]* %conv_1_out_16_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_13_a"/></StgValue>
</operation>

<operation id="1367" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="5">
<![CDATA[
branch692:1  %conv_1_out_16_13_l = load float* %conv_1_out_16_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_13_l"/></StgValue>
</operation>

<operation id="1368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch690:0  %conv_1_out_14_13_a = getelementptr [32 x float]* %conv_1_out_14_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_13_a"/></StgValue>
</operation>

<operation id="1369" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="5">
<![CDATA[
branch690:1  %conv_1_out_14_13_l = load float* %conv_1_out_14_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_13_l"/></StgValue>
</operation>

<operation id="1370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch688:0  %conv_1_out_12_13_a = getelementptr [32 x float]* %conv_1_out_12_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_13_a"/></StgValue>
</operation>

<operation id="1371" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="5">
<![CDATA[
branch688:1  %conv_1_out_12_13_l = load float* %conv_1_out_12_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_13_l"/></StgValue>
</operation>

<operation id="1372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch686:0  %conv_1_out_10_13_a = getelementptr [32 x float]* %conv_1_out_10_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_13_a"/></StgValue>
</operation>

<operation id="1373" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="5">
<![CDATA[
branch686:1  %conv_1_out_10_13_l = load float* %conv_1_out_10_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_13_l"/></StgValue>
</operation>

<operation id="1374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch684:0  %conv_1_out_8_13_ad = getelementptr [32 x float]* %conv_1_out_8_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_13_ad"/></StgValue>
</operation>

<operation id="1375" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="32" op_0_bw="5">
<![CDATA[
branch684:1  %conv_1_out_8_13_lo = load float* %conv_1_out_8_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_13_lo"/></StgValue>
</operation>

<operation id="1376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch682:0  %conv_1_out_6_13_ad = getelementptr [32 x float]* %conv_1_out_6_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_13_ad"/></StgValue>
</operation>

<operation id="1377" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="5">
<![CDATA[
branch682:1  %conv_1_out_6_13_lo = load float* %conv_1_out_6_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_13_lo"/></StgValue>
</operation>

<operation id="1378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch680:0  %conv_1_out_4_13_ad = getelementptr [32 x float]* %conv_1_out_4_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_13_ad"/></StgValue>
</operation>

<operation id="1379" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="5">
<![CDATA[
branch680:1  %conv_1_out_4_13_lo = load float* %conv_1_out_4_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_13_lo"/></StgValue>
</operation>

<operation id="1380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch678:0  %conv_1_out_2_13_ad = getelementptr [32 x float]* %conv_1_out_2_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_13_ad"/></StgValue>
</operation>

<operation id="1381" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="5">
<![CDATA[
branch678:1  %conv_1_out_2_13_lo = load float* %conv_1_out_2_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_13_lo"/></StgValue>
</operation>

<operation id="1382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch676:0  %conv_1_out_0_13_ad = getelementptr [32 x float]* %conv_1_out_0_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_13_ad"/></StgValue>
</operation>

<operation id="1383" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="5">
<![CDATA[
branch676:1  %conv_1_out_0_13_lo = load float* %conv_1_out_0_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_13_lo"/></StgValue>
</operation>

<operation id="1384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch700:0  %conv_1_out_24_13_a = getelementptr [32 x float]* %conv_1_out_24_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_13_a"/></StgValue>
</operation>

<operation id="1385" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="5">
<![CDATA[
branch700:1  %conv_1_out_24_13_l = load float* %conv_1_out_24_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_13_l"/></StgValue>
</operation>

<operation id="1386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch673:0  %conv_1_out_23_12_a = getelementptr [32 x float]* %conv_1_out_23_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_12_a"/></StgValue>
</operation>

<operation id="1387" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="5">
<![CDATA[
branch673:1  %conv_1_out_23_12_l = load float* %conv_1_out_23_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_12_l"/></StgValue>
</operation>

<operation id="1388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch671:0  %conv_1_out_21_12_a = getelementptr [32 x float]* %conv_1_out_21_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_12_a"/></StgValue>
</operation>

<operation id="1389" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="5">
<![CDATA[
branch671:1  %conv_1_out_21_12_l = load float* %conv_1_out_21_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_12_l"/></StgValue>
</operation>

<operation id="1390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch669:0  %conv_1_out_19_12_a = getelementptr [32 x float]* %conv_1_out_19_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_12_a"/></StgValue>
</operation>

<operation id="1391" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="5">
<![CDATA[
branch669:1  %conv_1_out_19_12_l = load float* %conv_1_out_19_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_12_l"/></StgValue>
</operation>

<operation id="1392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch667:0  %conv_1_out_17_12_a = getelementptr [32 x float]* %conv_1_out_17_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_12_a"/></StgValue>
</operation>

<operation id="1393" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="5">
<![CDATA[
branch667:1  %conv_1_out_17_12_l = load float* %conv_1_out_17_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_12_l"/></StgValue>
</operation>

<operation id="1394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch665:0  %conv_1_out_15_12_a = getelementptr [32 x float]* %conv_1_out_15_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_12_a"/></StgValue>
</operation>

<operation id="1395" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="5">
<![CDATA[
branch665:1  %conv_1_out_15_12_l = load float* %conv_1_out_15_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_12_l"/></StgValue>
</operation>

<operation id="1396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch663:0  %conv_1_out_13_12_a = getelementptr [32 x float]* %conv_1_out_13_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_12_a"/></StgValue>
</operation>

<operation id="1397" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="5">
<![CDATA[
branch663:1  %conv_1_out_13_12_l = load float* %conv_1_out_13_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_12_l"/></StgValue>
</operation>

<operation id="1398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch661:0  %conv_1_out_11_12_a = getelementptr [32 x float]* %conv_1_out_11_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_12_a"/></StgValue>
</operation>

<operation id="1399" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="5">
<![CDATA[
branch661:1  %conv_1_out_11_12_l = load float* %conv_1_out_11_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_12_l"/></StgValue>
</operation>

<operation id="1400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch659:0  %conv_1_out_9_12_ad = getelementptr [32 x float]* %conv_1_out_9_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_12_ad"/></StgValue>
</operation>

<operation id="1401" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="5">
<![CDATA[
branch659:1  %conv_1_out_9_12_lo = load float* %conv_1_out_9_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_12_lo"/></StgValue>
</operation>

<operation id="1402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch657:0  %conv_1_out_7_12_ad = getelementptr [32 x float]* %conv_1_out_7_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_12_ad"/></StgValue>
</operation>

<operation id="1403" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="5">
<![CDATA[
branch657:1  %conv_1_out_7_12_lo = load float* %conv_1_out_7_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_12_lo"/></StgValue>
</operation>

<operation id="1404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch655:0  %conv_1_out_5_12_ad = getelementptr [32 x float]* %conv_1_out_5_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_12_ad"/></StgValue>
</operation>

<operation id="1405" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="5">
<![CDATA[
branch655:1  %conv_1_out_5_12_lo = load float* %conv_1_out_5_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_12_lo"/></StgValue>
</operation>

<operation id="1406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch653:0  %conv_1_out_3_12_ad = getelementptr [32 x float]* %conv_1_out_3_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_12_ad"/></StgValue>
</operation>

<operation id="1407" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="5">
<![CDATA[
branch653:1  %conv_1_out_3_12_lo = load float* %conv_1_out_3_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_12_lo"/></StgValue>
</operation>

<operation id="1408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch651:0  %conv_1_out_1_12_ad = getelementptr [32 x float]* %conv_1_out_1_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_12_ad"/></StgValue>
</operation>

<operation id="1409" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="5">
<![CDATA[
branch651:1  %conv_1_out_1_12_lo = load float* %conv_1_out_1_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_12_lo"/></StgValue>
</operation>

<operation id="1410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch675:0  %conv_1_out_25_12_a = getelementptr [32 x float]* %conv_1_out_25_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_12_a"/></StgValue>
</operation>

<operation id="1411" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="5">
<![CDATA[
branch675:1  %conv_1_out_25_12_l = load float* %conv_1_out_25_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_12_l"/></StgValue>
</operation>

<operation id="1412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch647:0  %conv_1_out_23_13_a = getelementptr [32 x float]* %conv_1_out_23_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_13_a"/></StgValue>
</operation>

<operation id="1413" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="5">
<![CDATA[
branch647:1  %conv_1_out_23_13_l = load float* %conv_1_out_23_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_13_l"/></StgValue>
</operation>

<operation id="1414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch645:0  %conv_1_out_21_13_a = getelementptr [32 x float]* %conv_1_out_21_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_13_a"/></StgValue>
</operation>

<operation id="1415" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="5">
<![CDATA[
branch645:1  %conv_1_out_21_13_l = load float* %conv_1_out_21_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_13_l"/></StgValue>
</operation>

<operation id="1416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch643:0  %conv_1_out_19_13_a = getelementptr [32 x float]* %conv_1_out_19_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_13_a"/></StgValue>
</operation>

<operation id="1417" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="5">
<![CDATA[
branch643:1  %conv_1_out_19_13_l = load float* %conv_1_out_19_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_13_l"/></StgValue>
</operation>

<operation id="1418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch641:0  %conv_1_out_17_13_a = getelementptr [32 x float]* %conv_1_out_17_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_13_a"/></StgValue>
</operation>

<operation id="1419" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="5">
<![CDATA[
branch641:1  %conv_1_out_17_13_l = load float* %conv_1_out_17_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_13_l"/></StgValue>
</operation>

<operation id="1420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch639:0  %conv_1_out_15_13_a = getelementptr [32 x float]* %conv_1_out_15_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_13_a"/></StgValue>
</operation>

<operation id="1421" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="5">
<![CDATA[
branch639:1  %conv_1_out_15_13_l = load float* %conv_1_out_15_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_13_l"/></StgValue>
</operation>

<operation id="1422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch637:0  %conv_1_out_13_13_a = getelementptr [32 x float]* %conv_1_out_13_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_13_a"/></StgValue>
</operation>

<operation id="1423" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="5">
<![CDATA[
branch637:1  %conv_1_out_13_13_l = load float* %conv_1_out_13_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_13_l"/></StgValue>
</operation>

<operation id="1424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch635:0  %conv_1_out_11_13_a = getelementptr [32 x float]* %conv_1_out_11_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_13_a"/></StgValue>
</operation>

<operation id="1425" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="5">
<![CDATA[
branch635:1  %conv_1_out_11_13_l = load float* %conv_1_out_11_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_13_l"/></StgValue>
</operation>

<operation id="1426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch633:0  %conv_1_out_9_13_ad = getelementptr [32 x float]* %conv_1_out_9_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_13_ad"/></StgValue>
</operation>

<operation id="1427" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="5">
<![CDATA[
branch633:1  %conv_1_out_9_13_lo = load float* %conv_1_out_9_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_13_lo"/></StgValue>
</operation>

<operation id="1428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch631:0  %conv_1_out_7_13_ad = getelementptr [32 x float]* %conv_1_out_7_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_13_ad"/></StgValue>
</operation>

<operation id="1429" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="5">
<![CDATA[
branch631:1  %conv_1_out_7_13_lo = load float* %conv_1_out_7_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_13_lo"/></StgValue>
</operation>

<operation id="1430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch629:0  %conv_1_out_5_13_ad = getelementptr [32 x float]* %conv_1_out_5_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_13_ad"/></StgValue>
</operation>

<operation id="1431" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="5">
<![CDATA[
branch629:1  %conv_1_out_5_13_lo = load float* %conv_1_out_5_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_13_lo"/></StgValue>
</operation>

<operation id="1432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch627:0  %conv_1_out_3_13_ad = getelementptr [32 x float]* %conv_1_out_3_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_13_ad"/></StgValue>
</operation>

<operation id="1433" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="5">
<![CDATA[
branch627:1  %conv_1_out_3_13_lo = load float* %conv_1_out_3_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_13_lo"/></StgValue>
</operation>

<operation id="1434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch625:0  %conv_1_out_1_13_ad = getelementptr [32 x float]* %conv_1_out_1_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_13_ad"/></StgValue>
</operation>

<operation id="1435" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="5">
<![CDATA[
branch625:1  %conv_1_out_1_13_lo = load float* %conv_1_out_1_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_13_lo"/></StgValue>
</operation>

<operation id="1436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch649:0  %conv_1_out_25_13_a = getelementptr [32 x float]* %conv_1_out_25_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_13_a"/></StgValue>
</operation>

<operation id="1437" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="5">
<![CDATA[
branch649:1  %conv_1_out_25_13_l = load float* %conv_1_out_25_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_13_l"/></StgValue>
</operation>

<operation id="1438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch620:0  %conv_1_out_22_14_a = getelementptr [32 x float]* %conv_1_out_22_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_14_a"/></StgValue>
</operation>

<operation id="1439" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="5">
<![CDATA[
branch620:1  %conv_1_out_22_14_l = load float* %conv_1_out_22_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_14_l"/></StgValue>
</operation>

<operation id="1440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch618:0  %conv_1_out_20_14_a = getelementptr [32 x float]* %conv_1_out_20_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_14_a"/></StgValue>
</operation>

<operation id="1441" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="5">
<![CDATA[
branch618:1  %conv_1_out_20_14_l = load float* %conv_1_out_20_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_14_l"/></StgValue>
</operation>

<operation id="1442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch616:0  %conv_1_out_18_14_a = getelementptr [32 x float]* %conv_1_out_18_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_14_a"/></StgValue>
</operation>

<operation id="1443" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="32" op_0_bw="5">
<![CDATA[
branch616:1  %conv_1_out_18_14_l = load float* %conv_1_out_18_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_14_l"/></StgValue>
</operation>

<operation id="1444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch614:0  %conv_1_out_16_14_a = getelementptr [32 x float]* %conv_1_out_16_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_14_a"/></StgValue>
</operation>

<operation id="1445" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="5">
<![CDATA[
branch614:1  %conv_1_out_16_14_l = load float* %conv_1_out_16_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_14_l"/></StgValue>
</operation>

<operation id="1446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch612:0  %conv_1_out_14_14_a = getelementptr [32 x float]* %conv_1_out_14_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_14_a"/></StgValue>
</operation>

<operation id="1447" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="32" op_0_bw="5">
<![CDATA[
branch612:1  %conv_1_out_14_14_l = load float* %conv_1_out_14_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_14_l"/></StgValue>
</operation>

<operation id="1448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch610:0  %conv_1_out_12_14_a = getelementptr [32 x float]* %conv_1_out_12_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_14_a"/></StgValue>
</operation>

<operation id="1449" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="32" op_0_bw="5">
<![CDATA[
branch610:1  %conv_1_out_12_14_l = load float* %conv_1_out_12_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_14_l"/></StgValue>
</operation>

<operation id="1450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch608:0  %conv_1_out_10_14_a = getelementptr [32 x float]* %conv_1_out_10_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_14_a"/></StgValue>
</operation>

<operation id="1451" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="32" op_0_bw="5">
<![CDATA[
branch608:1  %conv_1_out_10_14_l = load float* %conv_1_out_10_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_14_l"/></StgValue>
</operation>

<operation id="1452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch606:0  %conv_1_out_8_14_ad = getelementptr [32 x float]* %conv_1_out_8_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_14_ad"/></StgValue>
</operation>

<operation id="1453" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="5">
<![CDATA[
branch606:1  %conv_1_out_8_14_lo = load float* %conv_1_out_8_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_14_lo"/></StgValue>
</operation>

<operation id="1454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch604:0  %conv_1_out_6_14_ad = getelementptr [32 x float]* %conv_1_out_6_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_14_ad"/></StgValue>
</operation>

<operation id="1455" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="32" op_0_bw="5">
<![CDATA[
branch604:1  %conv_1_out_6_14_lo = load float* %conv_1_out_6_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_14_lo"/></StgValue>
</operation>

<operation id="1456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch602:0  %conv_1_out_4_14_ad = getelementptr [32 x float]* %conv_1_out_4_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_14_ad"/></StgValue>
</operation>

<operation id="1457" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="5">
<![CDATA[
branch602:1  %conv_1_out_4_14_lo = load float* %conv_1_out_4_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_14_lo"/></StgValue>
</operation>

<operation id="1458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch600:0  %conv_1_out_2_14_ad = getelementptr [32 x float]* %conv_1_out_2_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_14_ad"/></StgValue>
</operation>

<operation id="1459" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="5">
<![CDATA[
branch600:1  %conv_1_out_2_14_lo = load float* %conv_1_out_2_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_14_lo"/></StgValue>
</operation>

<operation id="1460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch598:0  %conv_1_out_0_14_ad = getelementptr [32 x float]* %conv_1_out_0_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_14_ad"/></StgValue>
</operation>

<operation id="1461" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="5">
<![CDATA[
branch598:1  %conv_1_out_0_14_lo = load float* %conv_1_out_0_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_14_lo"/></StgValue>
</operation>

<operation id="1462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch622:0  %conv_1_out_24_14_a = getelementptr [32 x float]* %conv_1_out_24_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_14_a"/></StgValue>
</operation>

<operation id="1463" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="5">
<![CDATA[
branch622:1  %conv_1_out_24_14_l = load float* %conv_1_out_24_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_14_l"/></StgValue>
</operation>

<operation id="1464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch594:0  %conv_1_out_22_15_a = getelementptr [32 x float]* %conv_1_out_22_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_15_a"/></StgValue>
</operation>

<operation id="1465" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="32" op_0_bw="5">
<![CDATA[
branch594:1  %conv_1_out_22_15_l = load float* %conv_1_out_22_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_15_l"/></StgValue>
</operation>

<operation id="1466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch592:0  %conv_1_out_20_15_a = getelementptr [32 x float]* %conv_1_out_20_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_15_a"/></StgValue>
</operation>

<operation id="1467" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="5">
<![CDATA[
branch592:1  %conv_1_out_20_15_l = load float* %conv_1_out_20_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_15_l"/></StgValue>
</operation>

<operation id="1468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch590:0  %conv_1_out_18_15_a = getelementptr [32 x float]* %conv_1_out_18_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_15_a"/></StgValue>
</operation>

<operation id="1469" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="5">
<![CDATA[
branch590:1  %conv_1_out_18_15_l = load float* %conv_1_out_18_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_15_l"/></StgValue>
</operation>

<operation id="1470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch588:0  %conv_1_out_16_15_a = getelementptr [32 x float]* %conv_1_out_16_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_15_a"/></StgValue>
</operation>

<operation id="1471" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="5">
<![CDATA[
branch588:1  %conv_1_out_16_15_l = load float* %conv_1_out_16_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_15_l"/></StgValue>
</operation>

<operation id="1472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch586:0  %conv_1_out_14_15_a = getelementptr [32 x float]* %conv_1_out_14_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_15_a"/></StgValue>
</operation>

<operation id="1473" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="5">
<![CDATA[
branch586:1  %conv_1_out_14_15_l = load float* %conv_1_out_14_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_15_l"/></StgValue>
</operation>

<operation id="1474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch584:0  %conv_1_out_12_15_a = getelementptr [32 x float]* %conv_1_out_12_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_15_a"/></StgValue>
</operation>

<operation id="1475" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="5">
<![CDATA[
branch584:1  %conv_1_out_12_15_l = load float* %conv_1_out_12_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_15_l"/></StgValue>
</operation>

<operation id="1476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch582:0  %conv_1_out_10_15_a = getelementptr [32 x float]* %conv_1_out_10_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_15_a"/></StgValue>
</operation>

<operation id="1477" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="32" op_0_bw="5">
<![CDATA[
branch582:1  %conv_1_out_10_15_l = load float* %conv_1_out_10_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_15_l"/></StgValue>
</operation>

<operation id="1478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch580:0  %conv_1_out_8_15_ad = getelementptr [32 x float]* %conv_1_out_8_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_15_ad"/></StgValue>
</operation>

<operation id="1479" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="5">
<![CDATA[
branch580:1  %conv_1_out_8_15_lo = load float* %conv_1_out_8_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_15_lo"/></StgValue>
</operation>

<operation id="1480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch578:0  %conv_1_out_6_15_ad = getelementptr [32 x float]* %conv_1_out_6_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_15_ad"/></StgValue>
</operation>

<operation id="1481" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="5">
<![CDATA[
branch578:1  %conv_1_out_6_15_lo = load float* %conv_1_out_6_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_15_lo"/></StgValue>
</operation>

<operation id="1482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch576:0  %conv_1_out_4_15_ad = getelementptr [32 x float]* %conv_1_out_4_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_15_ad"/></StgValue>
</operation>

<operation id="1483" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="5">
<![CDATA[
branch576:1  %conv_1_out_4_15_lo = load float* %conv_1_out_4_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_15_lo"/></StgValue>
</operation>

<operation id="1484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch574:0  %conv_1_out_2_15_ad = getelementptr [32 x float]* %conv_1_out_2_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_15_ad"/></StgValue>
</operation>

<operation id="1485" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="5">
<![CDATA[
branch574:1  %conv_1_out_2_15_lo = load float* %conv_1_out_2_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_15_lo"/></StgValue>
</operation>

<operation id="1486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch572:0  %conv_1_out_0_15_ad = getelementptr [32 x float]* %conv_1_out_0_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_15_ad"/></StgValue>
</operation>

<operation id="1487" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="5">
<![CDATA[
branch572:1  %conv_1_out_0_15_lo = load float* %conv_1_out_0_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_15_lo"/></StgValue>
</operation>

<operation id="1488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch596:0  %conv_1_out_24_15_a = getelementptr [32 x float]* %conv_1_out_24_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_15_a"/></StgValue>
</operation>

<operation id="1489" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="32" op_0_bw="5">
<![CDATA[
branch596:1  %conv_1_out_24_15_l = load float* %conv_1_out_24_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_15_l"/></StgValue>
</operation>

<operation id="1490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch569:0  %conv_1_out_23_14_a = getelementptr [32 x float]* %conv_1_out_23_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_14_a"/></StgValue>
</operation>

<operation id="1491" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="5">
<![CDATA[
branch569:1  %conv_1_out_23_14_l = load float* %conv_1_out_23_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_14_l"/></StgValue>
</operation>

<operation id="1492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch567:0  %conv_1_out_21_14_a = getelementptr [32 x float]* %conv_1_out_21_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_14_a"/></StgValue>
</operation>

<operation id="1493" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="5">
<![CDATA[
branch567:1  %conv_1_out_21_14_l = load float* %conv_1_out_21_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_14_l"/></StgValue>
</operation>

<operation id="1494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch565:0  %conv_1_out_19_14_a = getelementptr [32 x float]* %conv_1_out_19_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_14_a"/></StgValue>
</operation>

<operation id="1495" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="32" op_0_bw="5">
<![CDATA[
branch565:1  %conv_1_out_19_14_l = load float* %conv_1_out_19_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_14_l"/></StgValue>
</operation>

<operation id="1496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch563:0  %conv_1_out_17_14_a = getelementptr [32 x float]* %conv_1_out_17_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_14_a"/></StgValue>
</operation>

<operation id="1497" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="5">
<![CDATA[
branch563:1  %conv_1_out_17_14_l = load float* %conv_1_out_17_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_14_l"/></StgValue>
</operation>

<operation id="1498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch561:0  %conv_1_out_15_14_a = getelementptr [32 x float]* %conv_1_out_15_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_14_a"/></StgValue>
</operation>

<operation id="1499" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="5">
<![CDATA[
branch561:1  %conv_1_out_15_14_l = load float* %conv_1_out_15_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_14_l"/></StgValue>
</operation>

<operation id="1500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch559:0  %conv_1_out_13_14_a = getelementptr [32 x float]* %conv_1_out_13_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_14_a"/></StgValue>
</operation>

<operation id="1501" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="5">
<![CDATA[
branch559:1  %conv_1_out_13_14_l = load float* %conv_1_out_13_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_14_l"/></StgValue>
</operation>

<operation id="1502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch557:0  %conv_1_out_11_14_a = getelementptr [32 x float]* %conv_1_out_11_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_14_a"/></StgValue>
</operation>

<operation id="1503" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="5">
<![CDATA[
branch557:1  %conv_1_out_11_14_l = load float* %conv_1_out_11_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_14_l"/></StgValue>
</operation>

<operation id="1504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch555:0  %conv_1_out_9_14_ad = getelementptr [32 x float]* %conv_1_out_9_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_14_ad"/></StgValue>
</operation>

<operation id="1505" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="5">
<![CDATA[
branch555:1  %conv_1_out_9_14_lo = load float* %conv_1_out_9_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_14_lo"/></StgValue>
</operation>

<operation id="1506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch553:0  %conv_1_out_7_14_ad = getelementptr [32 x float]* %conv_1_out_7_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_14_ad"/></StgValue>
</operation>

<operation id="1507" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="5">
<![CDATA[
branch553:1  %conv_1_out_7_14_lo = load float* %conv_1_out_7_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_14_lo"/></StgValue>
</operation>

<operation id="1508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch551:0  %conv_1_out_5_14_ad = getelementptr [32 x float]* %conv_1_out_5_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_14_ad"/></StgValue>
</operation>

<operation id="1509" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="5">
<![CDATA[
branch551:1  %conv_1_out_5_14_lo = load float* %conv_1_out_5_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_14_lo"/></StgValue>
</operation>

<operation id="1510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch549:0  %conv_1_out_3_14_ad = getelementptr [32 x float]* %conv_1_out_3_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_14_ad"/></StgValue>
</operation>

<operation id="1511" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="5">
<![CDATA[
branch549:1  %conv_1_out_3_14_lo = load float* %conv_1_out_3_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_14_lo"/></StgValue>
</operation>

<operation id="1512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch547:0  %conv_1_out_1_14_ad = getelementptr [32 x float]* %conv_1_out_1_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_14_ad"/></StgValue>
</operation>

<operation id="1513" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="5">
<![CDATA[
branch547:1  %conv_1_out_1_14_lo = load float* %conv_1_out_1_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_14_lo"/></StgValue>
</operation>

<operation id="1514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch571:0  %conv_1_out_25_14_a = getelementptr [32 x float]* %conv_1_out_25_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_14_a"/></StgValue>
</operation>

<operation id="1515" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="5">
<![CDATA[
branch571:1  %conv_1_out_25_14_l = load float* %conv_1_out_25_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_14_l"/></StgValue>
</operation>

<operation id="1516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch543:0  %conv_1_out_23_15_a = getelementptr [32 x float]* %conv_1_out_23_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_15_a"/></StgValue>
</operation>

<operation id="1517" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="32" op_0_bw="5">
<![CDATA[
branch543:1  %conv_1_out_23_15_l = load float* %conv_1_out_23_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_15_l"/></StgValue>
</operation>

<operation id="1518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch541:0  %conv_1_out_21_15_a = getelementptr [32 x float]* %conv_1_out_21_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_15_a"/></StgValue>
</operation>

<operation id="1519" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="5">
<![CDATA[
branch541:1  %conv_1_out_21_15_l = load float* %conv_1_out_21_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_15_l"/></StgValue>
</operation>

<operation id="1520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch539:0  %conv_1_out_19_15_a = getelementptr [32 x float]* %conv_1_out_19_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_15_a"/></StgValue>
</operation>

<operation id="1521" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="5">
<![CDATA[
branch539:1  %conv_1_out_19_15_l = load float* %conv_1_out_19_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_15_l"/></StgValue>
</operation>

<operation id="1522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch537:0  %conv_1_out_17_15_a = getelementptr [32 x float]* %conv_1_out_17_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_15_a"/></StgValue>
</operation>

<operation id="1523" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="5">
<![CDATA[
branch537:1  %conv_1_out_17_15_l = load float* %conv_1_out_17_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_15_l"/></StgValue>
</operation>

<operation id="1524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch535:0  %conv_1_out_15_15_a = getelementptr [32 x float]* %conv_1_out_15_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_15_a"/></StgValue>
</operation>

<operation id="1525" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="5">
<![CDATA[
branch535:1  %conv_1_out_15_15_l = load float* %conv_1_out_15_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_15_l"/></StgValue>
</operation>

<operation id="1526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch533:0  %conv_1_out_13_15_a = getelementptr [32 x float]* %conv_1_out_13_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_15_a"/></StgValue>
</operation>

<operation id="1527" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="5">
<![CDATA[
branch533:1  %conv_1_out_13_15_l = load float* %conv_1_out_13_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_15_l"/></StgValue>
</operation>

<operation id="1528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch531:0  %conv_1_out_11_15_a = getelementptr [32 x float]* %conv_1_out_11_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_15_a"/></StgValue>
</operation>

<operation id="1529" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="32" op_0_bw="5">
<![CDATA[
branch531:1  %conv_1_out_11_15_l = load float* %conv_1_out_11_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_15_l"/></StgValue>
</operation>

<operation id="1530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch529:0  %conv_1_out_9_15_ad = getelementptr [32 x float]* %conv_1_out_9_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_15_ad"/></StgValue>
</operation>

<operation id="1531" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="5">
<![CDATA[
branch529:1  %conv_1_out_9_15_lo = load float* %conv_1_out_9_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_15_lo"/></StgValue>
</operation>

<operation id="1532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch527:0  %conv_1_out_7_15_ad = getelementptr [32 x float]* %conv_1_out_7_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_15_ad"/></StgValue>
</operation>

<operation id="1533" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="5">
<![CDATA[
branch527:1  %conv_1_out_7_15_lo = load float* %conv_1_out_7_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_15_lo"/></StgValue>
</operation>

<operation id="1534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch525:0  %conv_1_out_5_15_ad = getelementptr [32 x float]* %conv_1_out_5_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_15_ad"/></StgValue>
</operation>

<operation id="1535" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="5">
<![CDATA[
branch525:1  %conv_1_out_5_15_lo = load float* %conv_1_out_5_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_15_lo"/></StgValue>
</operation>

<operation id="1536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch523:0  %conv_1_out_3_15_ad = getelementptr [32 x float]* %conv_1_out_3_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_15_ad"/></StgValue>
</operation>

<operation id="1537" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="5">
<![CDATA[
branch523:1  %conv_1_out_3_15_lo = load float* %conv_1_out_3_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_15_lo"/></StgValue>
</operation>

<operation id="1538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch521:0  %conv_1_out_1_15_ad = getelementptr [32 x float]* %conv_1_out_1_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_15_ad"/></StgValue>
</operation>

<operation id="1539" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="5">
<![CDATA[
branch521:1  %conv_1_out_1_15_lo = load float* %conv_1_out_1_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_15_lo"/></StgValue>
</operation>

<operation id="1540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch545:0  %conv_1_out_25_15_a = getelementptr [32 x float]* %conv_1_out_25_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_15_a"/></StgValue>
</operation>

<operation id="1541" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="5">
<![CDATA[
branch545:1  %conv_1_out_25_15_l = load float* %conv_1_out_25_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_15_l"/></StgValue>
</operation>

<operation id="1542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch516:0  %conv_1_out_22_16_a = getelementptr [32 x float]* %conv_1_out_22_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_16_a"/></StgValue>
</operation>

<operation id="1543" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="5">
<![CDATA[
branch516:1  %conv_1_out_22_16_l = load float* %conv_1_out_22_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_16_l"/></StgValue>
</operation>

<operation id="1544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch514:0  %conv_1_out_20_16_a = getelementptr [32 x float]* %conv_1_out_20_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_16_a"/></StgValue>
</operation>

<operation id="1545" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="5">
<![CDATA[
branch514:1  %conv_1_out_20_16_l = load float* %conv_1_out_20_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_16_l"/></StgValue>
</operation>

<operation id="1546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch512:0  %conv_1_out_18_16_a = getelementptr [32 x float]* %conv_1_out_18_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_16_a"/></StgValue>
</operation>

<operation id="1547" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="32" op_0_bw="5">
<![CDATA[
branch512:1  %conv_1_out_18_16_l = load float* %conv_1_out_18_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_16_l"/></StgValue>
</operation>

<operation id="1548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch510:0  %conv_1_out_16_16_a = getelementptr [32 x float]* %conv_1_out_16_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_16_a"/></StgValue>
</operation>

<operation id="1549" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="5">
<![CDATA[
branch510:1  %conv_1_out_16_16_l = load float* %conv_1_out_16_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_16_l"/></StgValue>
</operation>

<operation id="1550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch508:0  %conv_1_out_14_16_a = getelementptr [32 x float]* %conv_1_out_14_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_16_a"/></StgValue>
</operation>

<operation id="1551" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="32" op_0_bw="5">
<![CDATA[
branch508:1  %conv_1_out_14_16_l = load float* %conv_1_out_14_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_16_l"/></StgValue>
</operation>

<operation id="1552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch506:0  %conv_1_out_12_16_a = getelementptr [32 x float]* %conv_1_out_12_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_16_a"/></StgValue>
</operation>

<operation id="1553" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="5">
<![CDATA[
branch506:1  %conv_1_out_12_16_l = load float* %conv_1_out_12_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_16_l"/></StgValue>
</operation>

<operation id="1554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch504:0  %conv_1_out_10_16_a = getelementptr [32 x float]* %conv_1_out_10_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_16_a"/></StgValue>
</operation>

<operation id="1555" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="5">
<![CDATA[
branch504:1  %conv_1_out_10_16_l = load float* %conv_1_out_10_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_16_l"/></StgValue>
</operation>

<operation id="1556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch502:0  %conv_1_out_8_16_ad = getelementptr [32 x float]* %conv_1_out_8_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_16_ad"/></StgValue>
</operation>

<operation id="1557" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="32" op_0_bw="5">
<![CDATA[
branch502:1  %conv_1_out_8_16_lo = load float* %conv_1_out_8_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_16_lo"/></StgValue>
</operation>

<operation id="1558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch500:0  %conv_1_out_6_16_ad = getelementptr [32 x float]* %conv_1_out_6_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_16_ad"/></StgValue>
</operation>

<operation id="1559" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="5">
<![CDATA[
branch500:1  %conv_1_out_6_16_lo = load float* %conv_1_out_6_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_16_lo"/></StgValue>
</operation>

<operation id="1560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch498:0  %conv_1_out_4_16_ad = getelementptr [32 x float]* %conv_1_out_4_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_16_ad"/></StgValue>
</operation>

<operation id="1561" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="5">
<![CDATA[
branch498:1  %conv_1_out_4_16_lo = load float* %conv_1_out_4_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_16_lo"/></StgValue>
</operation>

<operation id="1562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch496:0  %conv_1_out_2_16_ad = getelementptr [32 x float]* %conv_1_out_2_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_16_ad"/></StgValue>
</operation>

<operation id="1563" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="32" op_0_bw="5">
<![CDATA[
branch496:1  %conv_1_out_2_16_lo = load float* %conv_1_out_2_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_16_lo"/></StgValue>
</operation>

<operation id="1564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch494:0  %conv_1_out_0_16_ad = getelementptr [32 x float]* %conv_1_out_0_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_16_ad"/></StgValue>
</operation>

<operation id="1565" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="5">
<![CDATA[
branch494:1  %conv_1_out_0_16_lo = load float* %conv_1_out_0_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_16_lo"/></StgValue>
</operation>

<operation id="1566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch518:0  %conv_1_out_24_16_a = getelementptr [32 x float]* %conv_1_out_24_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_16_a"/></StgValue>
</operation>

<operation id="1567" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="5">
<![CDATA[
branch518:1  %conv_1_out_24_16_l = load float* %conv_1_out_24_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_16_l"/></StgValue>
</operation>

<operation id="1568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch490:0  %conv_1_out_22_17_a = getelementptr [32 x float]* %conv_1_out_22_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_17_a"/></StgValue>
</operation>

<operation id="1569" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="5">
<![CDATA[
branch490:1  %conv_1_out_22_17_l = load float* %conv_1_out_22_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_17_l"/></StgValue>
</operation>

<operation id="1570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch488:0  %conv_1_out_20_17_a = getelementptr [32 x float]* %conv_1_out_20_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_17_a"/></StgValue>
</operation>

<operation id="1571" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="32" op_0_bw="5">
<![CDATA[
branch488:1  %conv_1_out_20_17_l = load float* %conv_1_out_20_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_17_l"/></StgValue>
</operation>

<operation id="1572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch486:0  %conv_1_out_18_17_a = getelementptr [32 x float]* %conv_1_out_18_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_17_a"/></StgValue>
</operation>

<operation id="1573" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="32" op_0_bw="5">
<![CDATA[
branch486:1  %conv_1_out_18_17_l = load float* %conv_1_out_18_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_17_l"/></StgValue>
</operation>

<operation id="1574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch484:0  %conv_1_out_16_17_a = getelementptr [32 x float]* %conv_1_out_16_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_17_a"/></StgValue>
</operation>

<operation id="1575" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="32" op_0_bw="5">
<![CDATA[
branch484:1  %conv_1_out_16_17_l = load float* %conv_1_out_16_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_17_l"/></StgValue>
</operation>

<operation id="1576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch482:0  %conv_1_out_14_17_a = getelementptr [32 x float]* %conv_1_out_14_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_17_a"/></StgValue>
</operation>

<operation id="1577" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="32" op_0_bw="5">
<![CDATA[
branch482:1  %conv_1_out_14_17_l = load float* %conv_1_out_14_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_17_l"/></StgValue>
</operation>

<operation id="1578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch480:0  %conv_1_out_12_17_a = getelementptr [32 x float]* %conv_1_out_12_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_17_a"/></StgValue>
</operation>

<operation id="1579" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="32" op_0_bw="5">
<![CDATA[
branch480:1  %conv_1_out_12_17_l = load float* %conv_1_out_12_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_17_l"/></StgValue>
</operation>

<operation id="1580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch478:0  %conv_1_out_10_17_a = getelementptr [32 x float]* %conv_1_out_10_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_17_a"/></StgValue>
</operation>

<operation id="1581" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="32" op_0_bw="5">
<![CDATA[
branch478:1  %conv_1_out_10_17_l = load float* %conv_1_out_10_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_17_l"/></StgValue>
</operation>

<operation id="1582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch476:0  %conv_1_out_8_17_ad = getelementptr [32 x float]* %conv_1_out_8_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_17_ad"/></StgValue>
</operation>

<operation id="1583" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="5">
<![CDATA[
branch476:1  %conv_1_out_8_17_lo = load float* %conv_1_out_8_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_17_lo"/></StgValue>
</operation>

<operation id="1584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch474:0  %conv_1_out_6_17_ad = getelementptr [32 x float]* %conv_1_out_6_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_17_ad"/></StgValue>
</operation>

<operation id="1585" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="32" op_0_bw="5">
<![CDATA[
branch474:1  %conv_1_out_6_17_lo = load float* %conv_1_out_6_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_17_lo"/></StgValue>
</operation>

<operation id="1586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch472:0  %conv_1_out_4_17_ad = getelementptr [32 x float]* %conv_1_out_4_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_17_ad"/></StgValue>
</operation>

<operation id="1587" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="32" op_0_bw="5">
<![CDATA[
branch472:1  %conv_1_out_4_17_lo = load float* %conv_1_out_4_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_17_lo"/></StgValue>
</operation>

<operation id="1588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch470:0  %conv_1_out_2_17_ad = getelementptr [32 x float]* %conv_1_out_2_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_17_ad"/></StgValue>
</operation>

<operation id="1589" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="5">
<![CDATA[
branch470:1  %conv_1_out_2_17_lo = load float* %conv_1_out_2_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_17_lo"/></StgValue>
</operation>

<operation id="1590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch468:0  %conv_1_out_0_17_ad = getelementptr [32 x float]* %conv_1_out_0_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_17_ad"/></StgValue>
</operation>

<operation id="1591" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="32" op_0_bw="5">
<![CDATA[
branch468:1  %conv_1_out_0_17_lo = load float* %conv_1_out_0_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_17_lo"/></StgValue>
</operation>

<operation id="1592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch492:0  %conv_1_out_24_17_a = getelementptr [32 x float]* %conv_1_out_24_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_17_a"/></StgValue>
</operation>

<operation id="1593" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="5">
<![CDATA[
branch492:1  %conv_1_out_24_17_l = load float* %conv_1_out_24_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_17_l"/></StgValue>
</operation>

<operation id="1594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch465:0  %conv_1_out_23_16_a = getelementptr [32 x float]* %conv_1_out_23_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_16_a"/></StgValue>
</operation>

<operation id="1595" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="5">
<![CDATA[
branch465:1  %conv_1_out_23_16_l = load float* %conv_1_out_23_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_16_l"/></StgValue>
</operation>

<operation id="1596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch463:0  %conv_1_out_21_16_a = getelementptr [32 x float]* %conv_1_out_21_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_16_a"/></StgValue>
</operation>

<operation id="1597" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="5">
<![CDATA[
branch463:1  %conv_1_out_21_16_l = load float* %conv_1_out_21_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_16_l"/></StgValue>
</operation>

<operation id="1598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch461:0  %conv_1_out_19_16_a = getelementptr [32 x float]* %conv_1_out_19_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_16_a"/></StgValue>
</operation>

<operation id="1599" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="5">
<![CDATA[
branch461:1  %conv_1_out_19_16_l = load float* %conv_1_out_19_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_16_l"/></StgValue>
</operation>

<operation id="1600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch459:0  %conv_1_out_17_16_a = getelementptr [32 x float]* %conv_1_out_17_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_16_a"/></StgValue>
</operation>

<operation id="1601" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="5">
<![CDATA[
branch459:1  %conv_1_out_17_16_l = load float* %conv_1_out_17_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_16_l"/></StgValue>
</operation>

<operation id="1602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch457:0  %conv_1_out_15_16_a = getelementptr [32 x float]* %conv_1_out_15_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_16_a"/></StgValue>
</operation>

<operation id="1603" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="5">
<![CDATA[
branch457:1  %conv_1_out_15_16_l = load float* %conv_1_out_15_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_16_l"/></StgValue>
</operation>

<operation id="1604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch455:0  %conv_1_out_13_16_a = getelementptr [32 x float]* %conv_1_out_13_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_16_a"/></StgValue>
</operation>

<operation id="1605" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="5">
<![CDATA[
branch455:1  %conv_1_out_13_16_l = load float* %conv_1_out_13_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_16_l"/></StgValue>
</operation>

<operation id="1606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch453:0  %conv_1_out_11_16_a = getelementptr [32 x float]* %conv_1_out_11_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_16_a"/></StgValue>
</operation>

<operation id="1607" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="5">
<![CDATA[
branch453:1  %conv_1_out_11_16_l = load float* %conv_1_out_11_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_16_l"/></StgValue>
</operation>

<operation id="1608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch451:0  %conv_1_out_9_16_ad = getelementptr [32 x float]* %conv_1_out_9_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_16_ad"/></StgValue>
</operation>

<operation id="1609" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="5">
<![CDATA[
branch451:1  %conv_1_out_9_16_lo = load float* %conv_1_out_9_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_16_lo"/></StgValue>
</operation>

<operation id="1610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch449:0  %conv_1_out_7_16_ad = getelementptr [32 x float]* %conv_1_out_7_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_16_ad"/></StgValue>
</operation>

<operation id="1611" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="5">
<![CDATA[
branch449:1  %conv_1_out_7_16_lo = load float* %conv_1_out_7_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_16_lo"/></StgValue>
</operation>

<operation id="1612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch447:0  %conv_1_out_5_16_ad = getelementptr [32 x float]* %conv_1_out_5_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_16_ad"/></StgValue>
</operation>

<operation id="1613" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="5">
<![CDATA[
branch447:1  %conv_1_out_5_16_lo = load float* %conv_1_out_5_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_16_lo"/></StgValue>
</operation>

<operation id="1614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch445:0  %conv_1_out_3_16_ad = getelementptr [32 x float]* %conv_1_out_3_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_16_ad"/></StgValue>
</operation>

<operation id="1615" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="5">
<![CDATA[
branch445:1  %conv_1_out_3_16_lo = load float* %conv_1_out_3_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_16_lo"/></StgValue>
</operation>

<operation id="1616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch443:0  %conv_1_out_1_16_ad = getelementptr [32 x float]* %conv_1_out_1_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_16_ad"/></StgValue>
</operation>

<operation id="1617" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="5">
<![CDATA[
branch443:1  %conv_1_out_1_16_lo = load float* %conv_1_out_1_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_16_lo"/></StgValue>
</operation>

<operation id="1618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch467:0  %conv_1_out_25_16_a = getelementptr [32 x float]* %conv_1_out_25_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_16_a"/></StgValue>
</operation>

<operation id="1619" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="5">
<![CDATA[
branch467:1  %conv_1_out_25_16_l = load float* %conv_1_out_25_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_16_l"/></StgValue>
</operation>

<operation id="1620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch439:0  %conv_1_out_23_17_a = getelementptr [32 x float]* %conv_1_out_23_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_17_a"/></StgValue>
</operation>

<operation id="1621" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="5">
<![CDATA[
branch439:1  %conv_1_out_23_17_l = load float* %conv_1_out_23_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_17_l"/></StgValue>
</operation>

<operation id="1622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch437:0  %conv_1_out_21_17_a = getelementptr [32 x float]* %conv_1_out_21_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_17_a"/></StgValue>
</operation>

<operation id="1623" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="32" op_0_bw="5">
<![CDATA[
branch437:1  %conv_1_out_21_17_l = load float* %conv_1_out_21_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_17_l"/></StgValue>
</operation>

<operation id="1624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch435:0  %conv_1_out_19_17_a = getelementptr [32 x float]* %conv_1_out_19_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_17_a"/></StgValue>
</operation>

<operation id="1625" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="5">
<![CDATA[
branch435:1  %conv_1_out_19_17_l = load float* %conv_1_out_19_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_17_l"/></StgValue>
</operation>

<operation id="1626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch433:0  %conv_1_out_17_17_a = getelementptr [32 x float]* %conv_1_out_17_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_17_a"/></StgValue>
</operation>

<operation id="1627" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="5">
<![CDATA[
branch433:1  %conv_1_out_17_17_l = load float* %conv_1_out_17_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_17_l"/></StgValue>
</operation>

<operation id="1628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch431:0  %conv_1_out_15_17_a = getelementptr [32 x float]* %conv_1_out_15_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_17_a"/></StgValue>
</operation>

<operation id="1629" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="5">
<![CDATA[
branch431:1  %conv_1_out_15_17_l = load float* %conv_1_out_15_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_17_l"/></StgValue>
</operation>

<operation id="1630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch429:0  %conv_1_out_13_17_a = getelementptr [32 x float]* %conv_1_out_13_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_17_a"/></StgValue>
</operation>

<operation id="1631" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="32" op_0_bw="5">
<![CDATA[
branch429:1  %conv_1_out_13_17_l = load float* %conv_1_out_13_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_17_l"/></StgValue>
</operation>

<operation id="1632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch427:0  %conv_1_out_11_17_a = getelementptr [32 x float]* %conv_1_out_11_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_17_a"/></StgValue>
</operation>

<operation id="1633" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="32" op_0_bw="5">
<![CDATA[
branch427:1  %conv_1_out_11_17_l = load float* %conv_1_out_11_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_17_l"/></StgValue>
</operation>

<operation id="1634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch425:0  %conv_1_out_9_17_ad = getelementptr [32 x float]* %conv_1_out_9_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_17_ad"/></StgValue>
</operation>

<operation id="1635" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="5">
<![CDATA[
branch425:1  %conv_1_out_9_17_lo = load float* %conv_1_out_9_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_17_lo"/></StgValue>
</operation>

<operation id="1636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch423:0  %conv_1_out_7_17_ad = getelementptr [32 x float]* %conv_1_out_7_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_17_ad"/></StgValue>
</operation>

<operation id="1637" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="32" op_0_bw="5">
<![CDATA[
branch423:1  %conv_1_out_7_17_lo = load float* %conv_1_out_7_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_17_lo"/></StgValue>
</operation>

<operation id="1638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch421:0  %conv_1_out_5_17_ad = getelementptr [32 x float]* %conv_1_out_5_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_17_ad"/></StgValue>
</operation>

<operation id="1639" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="32" op_0_bw="5">
<![CDATA[
branch421:1  %conv_1_out_5_17_lo = load float* %conv_1_out_5_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_17_lo"/></StgValue>
</operation>

<operation id="1640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch419:0  %conv_1_out_3_17_ad = getelementptr [32 x float]* %conv_1_out_3_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_17_ad"/></StgValue>
</operation>

<operation id="1641" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="32" op_0_bw="5">
<![CDATA[
branch419:1  %conv_1_out_3_17_lo = load float* %conv_1_out_3_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_17_lo"/></StgValue>
</operation>

<operation id="1642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch417:0  %conv_1_out_1_17_ad = getelementptr [32 x float]* %conv_1_out_1_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_17_ad"/></StgValue>
</operation>

<operation id="1643" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="5">
<![CDATA[
branch417:1  %conv_1_out_1_17_lo = load float* %conv_1_out_1_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_17_lo"/></StgValue>
</operation>

<operation id="1644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch441:0  %conv_1_out_25_17_a = getelementptr [32 x float]* %conv_1_out_25_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_17_a"/></StgValue>
</operation>

<operation id="1645" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="5">
<![CDATA[
branch441:1  %conv_1_out_25_17_l = load float* %conv_1_out_25_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_17_l"/></StgValue>
</operation>

<operation id="1646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch412:0  %conv_1_out_22_18_a = getelementptr [32 x float]* %conv_1_out_22_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_18_a"/></StgValue>
</operation>

<operation id="1647" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="32" op_0_bw="5">
<![CDATA[
branch412:1  %conv_1_out_22_18_l = load float* %conv_1_out_22_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_18_l"/></StgValue>
</operation>

<operation id="1648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch410:0  %conv_1_out_20_18_a = getelementptr [32 x float]* %conv_1_out_20_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_18_a"/></StgValue>
</operation>

<operation id="1649" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="32" op_0_bw="5">
<![CDATA[
branch410:1  %conv_1_out_20_18_l = load float* %conv_1_out_20_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_18_l"/></StgValue>
</operation>

<operation id="1650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch408:0  %conv_1_out_18_18_a = getelementptr [32 x float]* %conv_1_out_18_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_18_a"/></StgValue>
</operation>

<operation id="1651" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="32" op_0_bw="5">
<![CDATA[
branch408:1  %conv_1_out_18_18_l = load float* %conv_1_out_18_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_18_l"/></StgValue>
</operation>

<operation id="1652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch406:0  %conv_1_out_16_18_a = getelementptr [32 x float]* %conv_1_out_16_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_18_a"/></StgValue>
</operation>

<operation id="1653" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="5">
<![CDATA[
branch406:1  %conv_1_out_16_18_l = load float* %conv_1_out_16_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_18_l"/></StgValue>
</operation>

<operation id="1654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch404:0  %conv_1_out_14_18_a = getelementptr [32 x float]* %conv_1_out_14_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_18_a"/></StgValue>
</operation>

<operation id="1655" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="32" op_0_bw="5">
<![CDATA[
branch404:1  %conv_1_out_14_18_l = load float* %conv_1_out_14_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_18_l"/></StgValue>
</operation>

<operation id="1656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch402:0  %conv_1_out_12_18_a = getelementptr [32 x float]* %conv_1_out_12_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_18_a"/></StgValue>
</operation>

<operation id="1657" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="5">
<![CDATA[
branch402:1  %conv_1_out_12_18_l = load float* %conv_1_out_12_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_18_l"/></StgValue>
</operation>

<operation id="1658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch400:0  %conv_1_out_10_18_a = getelementptr [32 x float]* %conv_1_out_10_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_18_a"/></StgValue>
</operation>

<operation id="1659" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="5">
<![CDATA[
branch400:1  %conv_1_out_10_18_l = load float* %conv_1_out_10_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_18_l"/></StgValue>
</operation>

<operation id="1660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch398:0  %conv_1_out_8_18_ad = getelementptr [32 x float]* %conv_1_out_8_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_18_ad"/></StgValue>
</operation>

<operation id="1661" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="32" op_0_bw="5">
<![CDATA[
branch398:1  %conv_1_out_8_18_lo = load float* %conv_1_out_8_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_18_lo"/></StgValue>
</operation>

<operation id="1662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch396:0  %conv_1_out_6_18_ad = getelementptr [32 x float]* %conv_1_out_6_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_18_ad"/></StgValue>
</operation>

<operation id="1663" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="5">
<![CDATA[
branch396:1  %conv_1_out_6_18_lo = load float* %conv_1_out_6_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_18_lo"/></StgValue>
</operation>

<operation id="1664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch394:0  %conv_1_out_4_18_ad = getelementptr [32 x float]* %conv_1_out_4_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_18_ad"/></StgValue>
</operation>

<operation id="1665" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="5">
<![CDATA[
branch394:1  %conv_1_out_4_18_lo = load float* %conv_1_out_4_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_18_lo"/></StgValue>
</operation>

<operation id="1666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch392:0  %conv_1_out_2_18_ad = getelementptr [32 x float]* %conv_1_out_2_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_18_ad"/></StgValue>
</operation>

<operation id="1667" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="5">
<![CDATA[
branch392:1  %conv_1_out_2_18_lo = load float* %conv_1_out_2_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_18_lo"/></StgValue>
</operation>

<operation id="1668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch390:0  %conv_1_out_0_18_ad = getelementptr [32 x float]* %conv_1_out_0_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_18_ad"/></StgValue>
</operation>

<operation id="1669" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="32" op_0_bw="5">
<![CDATA[
branch390:1  %conv_1_out_0_18_lo = load float* %conv_1_out_0_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_18_lo"/></StgValue>
</operation>

<operation id="1670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch414:0  %conv_1_out_24_18_a = getelementptr [32 x float]* %conv_1_out_24_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_18_a"/></StgValue>
</operation>

<operation id="1671" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="32" op_0_bw="5">
<![CDATA[
branch414:1  %conv_1_out_24_18_l = load float* %conv_1_out_24_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_18_l"/></StgValue>
</operation>

<operation id="1672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch386:0  %conv_1_out_22_19_a = getelementptr [32 x float]* %conv_1_out_22_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_19_a"/></StgValue>
</operation>

<operation id="1673" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="32" op_0_bw="5">
<![CDATA[
branch386:1  %conv_1_out_22_19_l = load float* %conv_1_out_22_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_19_l"/></StgValue>
</operation>

<operation id="1674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch384:0  %conv_1_out_20_19_a = getelementptr [32 x float]* %conv_1_out_20_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_19_a"/></StgValue>
</operation>

<operation id="1675" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="32" op_0_bw="5">
<![CDATA[
branch384:1  %conv_1_out_20_19_l = load float* %conv_1_out_20_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_19_l"/></StgValue>
</operation>

<operation id="1676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch382:0  %conv_1_out_18_19_a = getelementptr [32 x float]* %conv_1_out_18_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_19_a"/></StgValue>
</operation>

<operation id="1677" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="5">
<![CDATA[
branch382:1  %conv_1_out_18_19_l = load float* %conv_1_out_18_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_19_l"/></StgValue>
</operation>

<operation id="1678" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch380:0  %conv_1_out_16_19_a = getelementptr [32 x float]* %conv_1_out_16_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_19_a"/></StgValue>
</operation>

<operation id="1679" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="32" op_0_bw="5">
<![CDATA[
branch380:1  %conv_1_out_16_19_l = load float* %conv_1_out_16_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_19_l"/></StgValue>
</operation>

<operation id="1680" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch378:0  %conv_1_out_14_19_a = getelementptr [32 x float]* %conv_1_out_14_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_19_a"/></StgValue>
</operation>

<operation id="1681" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="5">
<![CDATA[
branch378:1  %conv_1_out_14_19_l = load float* %conv_1_out_14_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_19_l"/></StgValue>
</operation>

<operation id="1682" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch376:0  %conv_1_out_12_19_a = getelementptr [32 x float]* %conv_1_out_12_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_19_a"/></StgValue>
</operation>

<operation id="1683" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="5">
<![CDATA[
branch376:1  %conv_1_out_12_19_l = load float* %conv_1_out_12_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_19_l"/></StgValue>
</operation>

<operation id="1684" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch374:0  %conv_1_out_10_19_a = getelementptr [32 x float]* %conv_1_out_10_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_19_a"/></StgValue>
</operation>

<operation id="1685" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="32" op_0_bw="5">
<![CDATA[
branch374:1  %conv_1_out_10_19_l = load float* %conv_1_out_10_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_19_l"/></StgValue>
</operation>

<operation id="1686" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch372:0  %conv_1_out_8_19_ad = getelementptr [32 x float]* %conv_1_out_8_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_19_ad"/></StgValue>
</operation>

<operation id="1687" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="5">
<![CDATA[
branch372:1  %conv_1_out_8_19_lo = load float* %conv_1_out_8_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_19_lo"/></StgValue>
</operation>

<operation id="1688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch370:0  %conv_1_out_6_19_ad = getelementptr [32 x float]* %conv_1_out_6_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_19_ad"/></StgValue>
</operation>

<operation id="1689" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="32" op_0_bw="5">
<![CDATA[
branch370:1  %conv_1_out_6_19_lo = load float* %conv_1_out_6_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_19_lo"/></StgValue>
</operation>

<operation id="1690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch368:0  %conv_1_out_4_19_ad = getelementptr [32 x float]* %conv_1_out_4_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_19_ad"/></StgValue>
</operation>

<operation id="1691" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="32" op_0_bw="5">
<![CDATA[
branch368:1  %conv_1_out_4_19_lo = load float* %conv_1_out_4_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_19_lo"/></StgValue>
</operation>

<operation id="1692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch366:0  %conv_1_out_2_19_ad = getelementptr [32 x float]* %conv_1_out_2_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_19_ad"/></StgValue>
</operation>

<operation id="1693" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="5">
<![CDATA[
branch366:1  %conv_1_out_2_19_lo = load float* %conv_1_out_2_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_19_lo"/></StgValue>
</operation>

<operation id="1694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch364:0  %conv_1_out_0_19_ad = getelementptr [32 x float]* %conv_1_out_0_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_19_ad"/></StgValue>
</operation>

<operation id="1695" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="5">
<![CDATA[
branch364:1  %conv_1_out_0_19_lo = load float* %conv_1_out_0_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_19_lo"/></StgValue>
</operation>

<operation id="1696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch388:0  %conv_1_out_24_19_a = getelementptr [32 x float]* %conv_1_out_24_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_19_a"/></StgValue>
</operation>

<operation id="1697" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="5">
<![CDATA[
branch388:1  %conv_1_out_24_19_l = load float* %conv_1_out_24_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_19_l"/></StgValue>
</operation>

<operation id="1698" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch361:0  %conv_1_out_23_18_a = getelementptr [32 x float]* %conv_1_out_23_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_18_a"/></StgValue>
</operation>

<operation id="1699" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="5">
<![CDATA[
branch361:1  %conv_1_out_23_18_l = load float* %conv_1_out_23_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_18_l"/></StgValue>
</operation>

<operation id="1700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch359:0  %conv_1_out_21_18_a = getelementptr [32 x float]* %conv_1_out_21_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_18_a"/></StgValue>
</operation>

<operation id="1701" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="5">
<![CDATA[
branch359:1  %conv_1_out_21_18_l = load float* %conv_1_out_21_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_18_l"/></StgValue>
</operation>

<operation id="1702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch357:0  %conv_1_out_19_18_a = getelementptr [32 x float]* %conv_1_out_19_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_18_a"/></StgValue>
</operation>

<operation id="1703" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="5">
<![CDATA[
branch357:1  %conv_1_out_19_18_l = load float* %conv_1_out_19_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_18_l"/></StgValue>
</operation>

<operation id="1704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch355:0  %conv_1_out_17_18_a = getelementptr [32 x float]* %conv_1_out_17_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_18_a"/></StgValue>
</operation>

<operation id="1705" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="32" op_0_bw="5">
<![CDATA[
branch355:1  %conv_1_out_17_18_l = load float* %conv_1_out_17_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_18_l"/></StgValue>
</operation>

<operation id="1706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch353:0  %conv_1_out_15_18_a = getelementptr [32 x float]* %conv_1_out_15_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_18_a"/></StgValue>
</operation>

<operation id="1707" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="5">
<![CDATA[
branch353:1  %conv_1_out_15_18_l = load float* %conv_1_out_15_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_18_l"/></StgValue>
</operation>

<operation id="1708" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch351:0  %conv_1_out_13_18_a = getelementptr [32 x float]* %conv_1_out_13_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_18_a"/></StgValue>
</operation>

<operation id="1709" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="32" op_0_bw="5">
<![CDATA[
branch351:1  %conv_1_out_13_18_l = load float* %conv_1_out_13_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_18_l"/></StgValue>
</operation>

<operation id="1710" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch349:0  %conv_1_out_11_18_a = getelementptr [32 x float]* %conv_1_out_11_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_18_a"/></StgValue>
</operation>

<operation id="1711" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="32" op_0_bw="5">
<![CDATA[
branch349:1  %conv_1_out_11_18_l = load float* %conv_1_out_11_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_18_l"/></StgValue>
</operation>

<operation id="1712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch347:0  %conv_1_out_9_18_ad = getelementptr [32 x float]* %conv_1_out_9_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_18_ad"/></StgValue>
</operation>

<operation id="1713" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="5">
<![CDATA[
branch347:1  %conv_1_out_9_18_lo = load float* %conv_1_out_9_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_18_lo"/></StgValue>
</operation>

<operation id="1714" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch345:0  %conv_1_out_7_18_ad = getelementptr [32 x float]* %conv_1_out_7_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_18_ad"/></StgValue>
</operation>

<operation id="1715" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="5">
<![CDATA[
branch345:1  %conv_1_out_7_18_lo = load float* %conv_1_out_7_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_18_lo"/></StgValue>
</operation>

<operation id="1716" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch343:0  %conv_1_out_5_18_ad = getelementptr [32 x float]* %conv_1_out_5_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_18_ad"/></StgValue>
</operation>

<operation id="1717" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="32" op_0_bw="5">
<![CDATA[
branch343:1  %conv_1_out_5_18_lo = load float* %conv_1_out_5_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_18_lo"/></StgValue>
</operation>

<operation id="1718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4096" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch341:0  %conv_1_out_3_18_ad = getelementptr [32 x float]* %conv_1_out_3_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_18_ad"/></StgValue>
</operation>

<operation id="1719" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="5">
<![CDATA[
branch341:1  %conv_1_out_3_18_lo = load float* %conv_1_out_3_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_18_lo"/></StgValue>
</operation>

<operation id="1720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch339:0  %conv_1_out_1_18_ad = getelementptr [32 x float]* %conv_1_out_1_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_18_ad"/></StgValue>
</operation>

<operation id="1721" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="5">
<![CDATA[
branch339:1  %conv_1_out_1_18_lo = load float* %conv_1_out_1_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_18_lo"/></StgValue>
</operation>

<operation id="1722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch363:0  %conv_1_out_25_18_a = getelementptr [32 x float]* %conv_1_out_25_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_18_a"/></StgValue>
</operation>

<operation id="1723" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="32" op_0_bw="5">
<![CDATA[
branch363:1  %conv_1_out_25_18_l = load float* %conv_1_out_25_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_18_l"/></StgValue>
</operation>

<operation id="1724" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch335:0  %conv_1_out_23_19_a = getelementptr [32 x float]* %conv_1_out_23_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_19_a"/></StgValue>
</operation>

<operation id="1725" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="5">
<![CDATA[
branch335:1  %conv_1_out_23_19_l = load float* %conv_1_out_23_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_19_l"/></StgValue>
</operation>

<operation id="1726" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch333:0  %conv_1_out_21_19_a = getelementptr [32 x float]* %conv_1_out_21_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_19_a"/></StgValue>
</operation>

<operation id="1727" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="32" op_0_bw="5">
<![CDATA[
branch333:1  %conv_1_out_21_19_l = load float* %conv_1_out_21_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_19_l"/></StgValue>
</operation>

<operation id="1728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch331:0  %conv_1_out_19_19_a = getelementptr [32 x float]* %conv_1_out_19_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_19_a"/></StgValue>
</operation>

<operation id="1729" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="32" op_0_bw="5">
<![CDATA[
branch331:1  %conv_1_out_19_19_l = load float* %conv_1_out_19_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_19_l"/></StgValue>
</operation>

<operation id="1730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch329:0  %conv_1_out_17_19_a = getelementptr [32 x float]* %conv_1_out_17_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_19_a"/></StgValue>
</operation>

<operation id="1731" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="5">
<![CDATA[
branch329:1  %conv_1_out_17_19_l = load float* %conv_1_out_17_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_19_l"/></StgValue>
</operation>

<operation id="1732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch327:0  %conv_1_out_15_19_a = getelementptr [32 x float]* %conv_1_out_15_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_19_a"/></StgValue>
</operation>

<operation id="1733" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="32" op_0_bw="5">
<![CDATA[
branch327:1  %conv_1_out_15_19_l = load float* %conv_1_out_15_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_19_l"/></StgValue>
</operation>

<operation id="1734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch325:0  %conv_1_out_13_19_a = getelementptr [32 x float]* %conv_1_out_13_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_19_a"/></StgValue>
</operation>

<operation id="1735" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="5">
<![CDATA[
branch325:1  %conv_1_out_13_19_l = load float* %conv_1_out_13_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_19_l"/></StgValue>
</operation>

<operation id="1736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch323:0  %conv_1_out_11_19_a = getelementptr [32 x float]* %conv_1_out_11_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_19_a"/></StgValue>
</operation>

<operation id="1737" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="5">
<![CDATA[
branch323:1  %conv_1_out_11_19_l = load float* %conv_1_out_11_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_19_l"/></StgValue>
</operation>

<operation id="1738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch321:0  %conv_1_out_9_19_ad = getelementptr [32 x float]* %conv_1_out_9_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_19_ad"/></StgValue>
</operation>

<operation id="1739" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="5">
<![CDATA[
branch321:1  %conv_1_out_9_19_lo = load float* %conv_1_out_9_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_19_lo"/></StgValue>
</operation>

<operation id="1740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch319:0  %conv_1_out_7_19_ad = getelementptr [32 x float]* %conv_1_out_7_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_19_ad"/></StgValue>
</operation>

<operation id="1741" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="32" op_0_bw="5">
<![CDATA[
branch319:1  %conv_1_out_7_19_lo = load float* %conv_1_out_7_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_19_lo"/></StgValue>
</operation>

<operation id="1742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch317:0  %conv_1_out_5_19_ad = getelementptr [32 x float]* %conv_1_out_5_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_19_ad"/></StgValue>
</operation>

<operation id="1743" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="32" op_0_bw="5">
<![CDATA[
branch317:1  %conv_1_out_5_19_lo = load float* %conv_1_out_5_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_19_lo"/></StgValue>
</operation>

<operation id="1744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch315:0  %conv_1_out_3_19_ad = getelementptr [32 x float]* %conv_1_out_3_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_19_ad"/></StgValue>
</operation>

<operation id="1745" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="32" op_0_bw="5">
<![CDATA[
branch315:1  %conv_1_out_3_19_lo = load float* %conv_1_out_3_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_19_lo"/></StgValue>
</operation>

<operation id="1746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch313:0  %conv_1_out_1_19_ad = getelementptr [32 x float]* %conv_1_out_1_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_19_ad"/></StgValue>
</operation>

<operation id="1747" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="32" op_0_bw="5">
<![CDATA[
branch313:1  %conv_1_out_1_19_lo = load float* %conv_1_out_1_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_19_lo"/></StgValue>
</operation>

<operation id="1748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch337:0  %conv_1_out_25_19_a = getelementptr [32 x float]* %conv_1_out_25_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_19_a"/></StgValue>
</operation>

<operation id="1749" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="5">
<![CDATA[
branch337:1  %conv_1_out_25_19_l = load float* %conv_1_out_25_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_19_l"/></StgValue>
</operation>

<operation id="1750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch308:0  %conv_1_out_22_20_a = getelementptr [32 x float]* %conv_1_out_22_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_20_a"/></StgValue>
</operation>

<operation id="1751" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4200" bw="32" op_0_bw="5">
<![CDATA[
branch308:1  %conv_1_out_22_20_l = load float* %conv_1_out_22_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_20_l"/></StgValue>
</operation>

<operation id="1752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4203" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch306:0  %conv_1_out_20_20_a = getelementptr [32 x float]* %conv_1_out_20_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_20_a"/></StgValue>
</operation>

<operation id="1753" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="32" op_0_bw="5">
<![CDATA[
branch306:1  %conv_1_out_20_20_l = load float* %conv_1_out_20_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_20_l"/></StgValue>
</operation>

<operation id="1754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch304:0  %conv_1_out_18_20_a = getelementptr [32 x float]* %conv_1_out_18_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_20_a"/></StgValue>
</operation>

<operation id="1755" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="32" op_0_bw="5">
<![CDATA[
branch304:1  %conv_1_out_18_20_l = load float* %conv_1_out_18_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_20_l"/></StgValue>
</operation>

<operation id="1756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch302:0  %conv_1_out_16_20_a = getelementptr [32 x float]* %conv_1_out_16_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_20_a"/></StgValue>
</operation>

<operation id="1757" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="32" op_0_bw="5">
<![CDATA[
branch302:1  %conv_1_out_16_20_l = load float* %conv_1_out_16_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_20_l"/></StgValue>
</operation>

<operation id="1758" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch300:0  %conv_1_out_14_20_a = getelementptr [32 x float]* %conv_1_out_14_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_20_a"/></StgValue>
</operation>

<operation id="1759" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="32" op_0_bw="5">
<![CDATA[
branch300:1  %conv_1_out_14_20_l = load float* %conv_1_out_14_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_20_l"/></StgValue>
</operation>

<operation id="1760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch298:0  %conv_1_out_12_20_a = getelementptr [32 x float]* %conv_1_out_12_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_20_a"/></StgValue>
</operation>

<operation id="1761" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="32" op_0_bw="5">
<![CDATA[
branch298:1  %conv_1_out_12_20_l = load float* %conv_1_out_12_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_20_l"/></StgValue>
</operation>

<operation id="1762" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch296:0  %conv_1_out_10_20_a = getelementptr [32 x float]* %conv_1_out_10_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_20_a"/></StgValue>
</operation>

<operation id="1763" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4224" bw="32" op_0_bw="5">
<![CDATA[
branch296:1  %conv_1_out_10_20_l = load float* %conv_1_out_10_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_20_l"/></StgValue>
</operation>

<operation id="1764" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch294:0  %conv_1_out_8_20_ad = getelementptr [32 x float]* %conv_1_out_8_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_20_ad"/></StgValue>
</operation>

<operation id="1765" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="32" op_0_bw="5">
<![CDATA[
branch294:1  %conv_1_out_8_20_lo = load float* %conv_1_out_8_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_20_lo"/></StgValue>
</operation>

<operation id="1766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch292:0  %conv_1_out_6_20_ad = getelementptr [32 x float]* %conv_1_out_6_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_20_ad"/></StgValue>
</operation>

<operation id="1767" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="32" op_0_bw="5">
<![CDATA[
branch292:1  %conv_1_out_6_20_lo = load float* %conv_1_out_6_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_20_lo"/></StgValue>
</operation>

<operation id="1768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4235" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch290:0  %conv_1_out_4_20_ad = getelementptr [32 x float]* %conv_1_out_4_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_20_ad"/></StgValue>
</operation>

<operation id="1769" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="32" op_0_bw="5">
<![CDATA[
branch290:1  %conv_1_out_4_20_lo = load float* %conv_1_out_4_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_20_lo"/></StgValue>
</operation>

<operation id="1770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4239" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch288:0  %conv_1_out_2_20_ad = getelementptr [32 x float]* %conv_1_out_2_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_20_ad"/></StgValue>
</operation>

<operation id="1771" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="32" op_0_bw="5">
<![CDATA[
branch288:1  %conv_1_out_2_20_lo = load float* %conv_1_out_2_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_20_lo"/></StgValue>
</operation>

<operation id="1772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch286:0  %conv_1_out_0_20_ad = getelementptr [32 x float]* %conv_1_out_0_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_20_ad"/></StgValue>
</operation>

<operation id="1773" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="32" op_0_bw="5">
<![CDATA[
branch286:1  %conv_1_out_0_20_lo = load float* %conv_1_out_0_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_20_lo"/></StgValue>
</operation>

<operation id="1774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch310:0  %conv_1_out_24_20_a = getelementptr [32 x float]* %conv_1_out_24_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_20_a"/></StgValue>
</operation>

<operation id="1775" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="32" op_0_bw="5">
<![CDATA[
branch310:1  %conv_1_out_24_20_l = load float* %conv_1_out_24_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_20_l"/></StgValue>
</operation>

<operation id="1776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4263" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch282:0  %conv_1_out_22_21_a = getelementptr [32 x float]* %conv_1_out_22_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_21_a"/></StgValue>
</operation>

<operation id="1777" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4264" bw="32" op_0_bw="5">
<![CDATA[
branch282:1  %conv_1_out_22_21_l = load float* %conv_1_out_22_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_21_l"/></StgValue>
</operation>

<operation id="1778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch280:0  %conv_1_out_20_21_a = getelementptr [32 x float]* %conv_1_out_20_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_21_a"/></StgValue>
</operation>

<operation id="1779" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="32" op_0_bw="5">
<![CDATA[
branch280:1  %conv_1_out_20_21_l = load float* %conv_1_out_20_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_21_l"/></StgValue>
</operation>

<operation id="1780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch278:0  %conv_1_out_18_21_a = getelementptr [32 x float]* %conv_1_out_18_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_21_a"/></StgValue>
</operation>

<operation id="1781" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4272" bw="32" op_0_bw="5">
<![CDATA[
branch278:1  %conv_1_out_18_21_l = load float* %conv_1_out_18_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_21_l"/></StgValue>
</operation>

<operation id="1782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4275" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch276:0  %conv_1_out_16_21_a = getelementptr [32 x float]* %conv_1_out_16_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_21_a"/></StgValue>
</operation>

<operation id="1783" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="32" op_0_bw="5">
<![CDATA[
branch276:1  %conv_1_out_16_21_l = load float* %conv_1_out_16_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_21_l"/></StgValue>
</operation>

<operation id="1784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch274:0  %conv_1_out_14_21_a = getelementptr [32 x float]* %conv_1_out_14_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_21_a"/></StgValue>
</operation>

<operation id="1785" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="32" op_0_bw="5">
<![CDATA[
branch274:1  %conv_1_out_14_21_l = load float* %conv_1_out_14_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_21_l"/></StgValue>
</operation>

<operation id="1786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch272:0  %conv_1_out_12_21_a = getelementptr [32 x float]* %conv_1_out_12_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_21_a"/></StgValue>
</operation>

<operation id="1787" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4284" bw="32" op_0_bw="5">
<![CDATA[
branch272:1  %conv_1_out_12_21_l = load float* %conv_1_out_12_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_21_l"/></StgValue>
</operation>

<operation id="1788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4287" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch270:0  %conv_1_out_10_21_a = getelementptr [32 x float]* %conv_1_out_10_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_21_a"/></StgValue>
</operation>

<operation id="1789" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="32" op_0_bw="5">
<![CDATA[
branch270:1  %conv_1_out_10_21_l = load float* %conv_1_out_10_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_21_l"/></StgValue>
</operation>

<operation id="1790" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch268:0  %conv_1_out_8_21_ad = getelementptr [32 x float]* %conv_1_out_8_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_21_ad"/></StgValue>
</operation>

<operation id="1791" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="32" op_0_bw="5">
<![CDATA[
branch268:1  %conv_1_out_8_21_lo = load float* %conv_1_out_8_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_21_lo"/></StgValue>
</operation>

<operation id="1792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch266:0  %conv_1_out_6_21_ad = getelementptr [32 x float]* %conv_1_out_6_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_21_ad"/></StgValue>
</operation>

<operation id="1793" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4296" bw="32" op_0_bw="5">
<![CDATA[
branch266:1  %conv_1_out_6_21_lo = load float* %conv_1_out_6_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_21_lo"/></StgValue>
</operation>

<operation id="1794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch264:0  %conv_1_out_4_21_ad = getelementptr [32 x float]* %conv_1_out_4_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_21_ad"/></StgValue>
</operation>

<operation id="1795" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="32" op_0_bw="5">
<![CDATA[
branch264:1  %conv_1_out_4_21_lo = load float* %conv_1_out_4_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_21_lo"/></StgValue>
</operation>

<operation id="1796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4303" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch262:0  %conv_1_out_2_21_ad = getelementptr [32 x float]* %conv_1_out_2_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_21_ad"/></StgValue>
</operation>

<operation id="1797" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="32" op_0_bw="5">
<![CDATA[
branch262:1  %conv_1_out_2_21_lo = load float* %conv_1_out_2_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_21_lo"/></StgValue>
</operation>

<operation id="1798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch260:0  %conv_1_out_0_21_ad = getelementptr [32 x float]* %conv_1_out_0_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_21_ad"/></StgValue>
</operation>

<operation id="1799" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="32" op_0_bw="5">
<![CDATA[
branch260:1  %conv_1_out_0_21_lo = load float* %conv_1_out_0_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_21_lo"/></StgValue>
</operation>

<operation id="1800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch284:0  %conv_1_out_24_21_a = getelementptr [32 x float]* %conv_1_out_24_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_21_a"/></StgValue>
</operation>

<operation id="1801" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="32" op_0_bw="5">
<![CDATA[
branch284:1  %conv_1_out_24_21_l = load float* %conv_1_out_24_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_21_l"/></StgValue>
</operation>

<operation id="1802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch257:0  %conv_1_out_23_20_a = getelementptr [32 x float]* %conv_1_out_23_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_20_a"/></StgValue>
</operation>

<operation id="1803" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="32" op_0_bw="5">
<![CDATA[
branch257:1  %conv_1_out_23_20_l = load float* %conv_1_out_23_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_20_l"/></StgValue>
</operation>

<operation id="1804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch255:0  %conv_1_out_21_20_a = getelementptr [32 x float]* %conv_1_out_21_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_20_a"/></StgValue>
</operation>

<operation id="1805" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="5">
<![CDATA[
branch255:1  %conv_1_out_21_20_l = load float* %conv_1_out_21_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_20_l"/></StgValue>
</operation>

<operation id="1806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch253:0  %conv_1_out_19_20_a = getelementptr [32 x float]* %conv_1_out_19_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_20_a"/></StgValue>
</operation>

<operation id="1807" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="32" op_0_bw="5">
<![CDATA[
branch253:1  %conv_1_out_19_20_l = load float* %conv_1_out_19_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_20_l"/></StgValue>
</operation>

<operation id="1808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch251:0  %conv_1_out_17_20_a = getelementptr [32 x float]* %conv_1_out_17_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_20_a"/></StgValue>
</operation>

<operation id="1809" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="32" op_0_bw="5">
<![CDATA[
branch251:1  %conv_1_out_17_20_l = load float* %conv_1_out_17_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_20_l"/></StgValue>
</operation>

<operation id="1810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4350" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch249:0  %conv_1_out_15_20_a = getelementptr [32 x float]* %conv_1_out_15_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_20_a"/></StgValue>
</operation>

<operation id="1811" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="32" op_0_bw="5">
<![CDATA[
branch249:1  %conv_1_out_15_20_l = load float* %conv_1_out_15_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_20_l"/></StgValue>
</operation>

<operation id="1812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch247:0  %conv_1_out_13_20_a = getelementptr [32 x float]* %conv_1_out_13_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_20_a"/></StgValue>
</operation>

<operation id="1813" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="32" op_0_bw="5">
<![CDATA[
branch247:1  %conv_1_out_13_20_l = load float* %conv_1_out_13_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_20_l"/></StgValue>
</operation>

<operation id="1814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch245:0  %conv_1_out_11_20_a = getelementptr [32 x float]* %conv_1_out_11_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_20_a"/></StgValue>
</operation>

<operation id="1815" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="32" op_0_bw="5">
<![CDATA[
branch245:1  %conv_1_out_11_20_l = load float* %conv_1_out_11_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_20_l"/></StgValue>
</operation>

<operation id="1816" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch243:0  %conv_1_out_9_20_ad = getelementptr [32 x float]* %conv_1_out_9_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_20_ad"/></StgValue>
</operation>

<operation id="1817" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="32" op_0_bw="5">
<![CDATA[
branch243:1  %conv_1_out_9_20_lo = load float* %conv_1_out_9_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_20_lo"/></StgValue>
</operation>

<operation id="1818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch241:0  %conv_1_out_7_20_ad = getelementptr [32 x float]* %conv_1_out_7_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_20_ad"/></StgValue>
</operation>

<operation id="1819" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="5">
<![CDATA[
branch241:1  %conv_1_out_7_20_lo = load float* %conv_1_out_7_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_20_lo"/></StgValue>
</operation>

<operation id="1820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch239:0  %conv_1_out_5_20_ad = getelementptr [32 x float]* %conv_1_out_5_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_20_ad"/></StgValue>
</operation>

<operation id="1821" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="32" op_0_bw="5">
<![CDATA[
branch239:1  %conv_1_out_5_20_lo = load float* %conv_1_out_5_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_20_lo"/></StgValue>
</operation>

<operation id="1822" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4374" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch237:0  %conv_1_out_3_20_ad = getelementptr [32 x float]* %conv_1_out_3_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_20_ad"/></StgValue>
</operation>

<operation id="1823" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="32" op_0_bw="5">
<![CDATA[
branch237:1  %conv_1_out_3_20_lo = load float* %conv_1_out_3_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_20_lo"/></StgValue>
</operation>

<operation id="1824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch235:0  %conv_1_out_1_20_ad = getelementptr [32 x float]* %conv_1_out_1_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_20_ad"/></StgValue>
</operation>

<operation id="1825" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="32" op_0_bw="5">
<![CDATA[
branch235:1  %conv_1_out_1_20_lo = load float* %conv_1_out_1_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_20_lo"/></StgValue>
</operation>

<operation id="1826" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch259:0  %conv_1_out_25_20_a = getelementptr [32 x float]* %conv_1_out_25_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_20_a"/></StgValue>
</operation>

<operation id="1827" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="32" op_0_bw="5">
<![CDATA[
branch259:1  %conv_1_out_25_20_l = load float* %conv_1_out_25_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_20_l"/></StgValue>
</operation>

<operation id="1828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch231:0  %conv_1_out_23_21_a = getelementptr [32 x float]* %conv_1_out_23_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_21_a"/></StgValue>
</operation>

<operation id="1829" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="32" op_0_bw="5">
<![CDATA[
branch231:1  %conv_1_out_23_21_l = load float* %conv_1_out_23_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_21_l"/></StgValue>
</operation>

<operation id="1830" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4409" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch229:0  %conv_1_out_21_21_a = getelementptr [32 x float]* %conv_1_out_21_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_21_a"/></StgValue>
</operation>

<operation id="1831" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="32" op_0_bw="5">
<![CDATA[
branch229:1  %conv_1_out_21_21_l = load float* %conv_1_out_21_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_21_l"/></StgValue>
</operation>

<operation id="1832" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch227:0  %conv_1_out_19_21_a = getelementptr [32 x float]* %conv_1_out_19_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_21_a"/></StgValue>
</operation>

<operation id="1833" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="32" op_0_bw="5">
<![CDATA[
branch227:1  %conv_1_out_19_21_l = load float* %conv_1_out_19_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_21_l"/></StgValue>
</operation>

<operation id="1834" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4417" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch225:0  %conv_1_out_17_21_a = getelementptr [32 x float]* %conv_1_out_17_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_21_a"/></StgValue>
</operation>

<operation id="1835" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="32" op_0_bw="5">
<![CDATA[
branch225:1  %conv_1_out_17_21_l = load float* %conv_1_out_17_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_21_l"/></StgValue>
</operation>

<operation id="1836" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch223:0  %conv_1_out_15_21_a = getelementptr [32 x float]* %conv_1_out_15_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_21_a"/></StgValue>
</operation>

<operation id="1837" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4422" bw="32" op_0_bw="5">
<![CDATA[
branch223:1  %conv_1_out_15_21_l = load float* %conv_1_out_15_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_21_l"/></StgValue>
</operation>

<operation id="1838" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch221:0  %conv_1_out_13_21_a = getelementptr [32 x float]* %conv_1_out_13_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_21_a"/></StgValue>
</operation>

<operation id="1839" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="32" op_0_bw="5">
<![CDATA[
branch221:1  %conv_1_out_13_21_l = load float* %conv_1_out_13_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_21_l"/></StgValue>
</operation>

<operation id="1840" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch219:0  %conv_1_out_11_21_a = getelementptr [32 x float]* %conv_1_out_11_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_21_a"/></StgValue>
</operation>

<operation id="1841" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="32" op_0_bw="5">
<![CDATA[
branch219:1  %conv_1_out_11_21_l = load float* %conv_1_out_11_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_21_l"/></StgValue>
</operation>

<operation id="1842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch217:0  %conv_1_out_9_21_ad = getelementptr [32 x float]* %conv_1_out_9_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_21_ad"/></StgValue>
</operation>

<operation id="1843" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="32" op_0_bw="5">
<![CDATA[
branch217:1  %conv_1_out_9_21_lo = load float* %conv_1_out_9_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_21_lo"/></StgValue>
</operation>

<operation id="1844" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4437" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch215:0  %conv_1_out_7_21_ad = getelementptr [32 x float]* %conv_1_out_7_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_21_ad"/></StgValue>
</operation>

<operation id="1845" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="32" op_0_bw="5">
<![CDATA[
branch215:1  %conv_1_out_7_21_lo = load float* %conv_1_out_7_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_21_lo"/></StgValue>
</operation>

<operation id="1846" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4441" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch213:0  %conv_1_out_5_21_ad = getelementptr [32 x float]* %conv_1_out_5_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_21_ad"/></StgValue>
</operation>

<operation id="1847" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="32" op_0_bw="5">
<![CDATA[
branch213:1  %conv_1_out_5_21_lo = load float* %conv_1_out_5_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_21_lo"/></StgValue>
</operation>

<operation id="1848" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch211:0  %conv_1_out_3_21_ad = getelementptr [32 x float]* %conv_1_out_3_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_21_ad"/></StgValue>
</operation>

<operation id="1849" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="32" op_0_bw="5">
<![CDATA[
branch211:1  %conv_1_out_3_21_lo = load float* %conv_1_out_3_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_21_lo"/></StgValue>
</operation>

<operation id="1850" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch209:0  %conv_1_out_1_21_ad = getelementptr [32 x float]* %conv_1_out_1_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_21_ad"/></StgValue>
</operation>

<operation id="1851" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="32" op_0_bw="5">
<![CDATA[
branch209:1  %conv_1_out_1_21_lo = load float* %conv_1_out_1_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_21_lo"/></StgValue>
</operation>

<operation id="1852" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch233:0  %conv_1_out_25_21_a = getelementptr [32 x float]* %conv_1_out_25_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_21_a"/></StgValue>
</operation>

<operation id="1853" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="32" op_0_bw="5">
<![CDATA[
branch233:1  %conv_1_out_25_21_l = load float* %conv_1_out_25_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_21_l"/></StgValue>
</operation>

<operation id="1854" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4477" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch204:0  %conv_1_out_22_22_a = getelementptr [32 x float]* %conv_1_out_22_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_22_a"/></StgValue>
</operation>

<operation id="1855" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="32" op_0_bw="5">
<![CDATA[
branch204:1  %conv_1_out_22_22_l = load float* %conv_1_out_22_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_22_l"/></StgValue>
</operation>

<operation id="1856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch202:0  %conv_1_out_20_22_a = getelementptr [32 x float]* %conv_1_out_20_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_22_a"/></StgValue>
</operation>

<operation id="1857" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="32" op_0_bw="5">
<![CDATA[
branch202:1  %conv_1_out_20_22_l = load float* %conv_1_out_20_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_22_l"/></StgValue>
</operation>

<operation id="1858" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch200:0  %conv_1_out_18_22_a = getelementptr [32 x float]* %conv_1_out_18_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_22_a"/></StgValue>
</operation>

<operation id="1859" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="32" op_0_bw="5">
<![CDATA[
branch200:1  %conv_1_out_18_22_l = load float* %conv_1_out_18_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_22_l"/></StgValue>
</operation>

<operation id="1860" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch198:0  %conv_1_out_16_22_a = getelementptr [32 x float]* %conv_1_out_16_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_22_a"/></StgValue>
</operation>

<operation id="1861" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="32" op_0_bw="5">
<![CDATA[
branch198:1  %conv_1_out_16_22_l = load float* %conv_1_out_16_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_22_l"/></StgValue>
</operation>

<operation id="1862" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch196:0  %conv_1_out_14_22_a = getelementptr [32 x float]* %conv_1_out_14_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_22_a"/></StgValue>
</operation>

<operation id="1863" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="32" op_0_bw="5">
<![CDATA[
branch196:1  %conv_1_out_14_22_l = load float* %conv_1_out_14_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_22_l"/></StgValue>
</operation>

<operation id="1864" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch194:0  %conv_1_out_12_22_a = getelementptr [32 x float]* %conv_1_out_12_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_22_a"/></StgValue>
</operation>

<operation id="1865" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="32" op_0_bw="5">
<![CDATA[
branch194:1  %conv_1_out_12_22_l = load float* %conv_1_out_12_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_22_l"/></StgValue>
</operation>

<operation id="1866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch192:0  %conv_1_out_10_22_a = getelementptr [32 x float]* %conv_1_out_10_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_22_a"/></StgValue>
</operation>

<operation id="1867" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="32" op_0_bw="5">
<![CDATA[
branch192:1  %conv_1_out_10_22_l = load float* %conv_1_out_10_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_22_l"/></StgValue>
</operation>

<operation id="1868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch190:0  %conv_1_out_8_22_ad = getelementptr [32 x float]* %conv_1_out_8_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_22_ad"/></StgValue>
</operation>

<operation id="1869" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="32" op_0_bw="5">
<![CDATA[
branch190:1  %conv_1_out_8_22_lo = load float* %conv_1_out_8_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_22_lo"/></StgValue>
</operation>

<operation id="1870" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch188:0  %conv_1_out_6_22_ad = getelementptr [32 x float]* %conv_1_out_6_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_22_ad"/></StgValue>
</operation>

<operation id="1871" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="32" op_0_bw="5">
<![CDATA[
branch188:1  %conv_1_out_6_22_lo = load float* %conv_1_out_6_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_22_lo"/></StgValue>
</operation>

<operation id="1872" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:0  %conv_1_out_4_22_ad = getelementptr [32 x float]* %conv_1_out_4_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_22_ad"/></StgValue>
</operation>

<operation id="1873" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="32" op_0_bw="5">
<![CDATA[
branch186:1  %conv_1_out_4_22_lo = load float* %conv_1_out_4_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_22_lo"/></StgValue>
</operation>

<operation id="1874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch184:0  %conv_1_out_2_22_ad = getelementptr [32 x float]* %conv_1_out_2_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_22_ad"/></StgValue>
</operation>

<operation id="1875" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="32" op_0_bw="5">
<![CDATA[
branch184:1  %conv_1_out_2_22_lo = load float* %conv_1_out_2_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_22_lo"/></StgValue>
</operation>

<operation id="1876" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch182:0  %conv_1_out_0_22_ad = getelementptr [32 x float]* %conv_1_out_0_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_22_ad"/></StgValue>
</operation>

<operation id="1877" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="32" op_0_bw="5">
<![CDATA[
branch182:1  %conv_1_out_0_22_lo = load float* %conv_1_out_0_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_22_lo"/></StgValue>
</operation>

<operation id="1878" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch206:0  %conv_1_out_24_22_a = getelementptr [32 x float]* %conv_1_out_24_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_22_a"/></StgValue>
</operation>

<operation id="1879" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="32" op_0_bw="5">
<![CDATA[
branch206:1  %conv_1_out_24_22_l = load float* %conv_1_out_24_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_22_l"/></StgValue>
</operation>

<operation id="1880" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch178:0  %conv_1_out_22_23_a = getelementptr [32 x float]* %conv_1_out_22_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_23_a"/></StgValue>
</operation>

<operation id="1881" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="32" op_0_bw="5">
<![CDATA[
branch178:1  %conv_1_out_22_23_l = load float* %conv_1_out_22_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_23_l"/></StgValue>
</operation>

<operation id="1882" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch176:0  %conv_1_out_20_23_a = getelementptr [32 x float]* %conv_1_out_20_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_23_a"/></StgValue>
</operation>

<operation id="1883" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="32" op_0_bw="5">
<![CDATA[
branch176:1  %conv_1_out_20_23_l = load float* %conv_1_out_20_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_23_l"/></StgValue>
</operation>

<operation id="1884" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch174:0  %conv_1_out_18_23_a = getelementptr [32 x float]* %conv_1_out_18_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_23_a"/></StgValue>
</operation>

<operation id="1885" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="32" op_0_bw="5">
<![CDATA[
branch174:1  %conv_1_out_18_23_l = load float* %conv_1_out_18_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_23_l"/></StgValue>
</operation>

<operation id="1886" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch172:0  %conv_1_out_16_23_a = getelementptr [32 x float]* %conv_1_out_16_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_23_a"/></StgValue>
</operation>

<operation id="1887" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="32" op_0_bw="5">
<![CDATA[
branch172:1  %conv_1_out_16_23_l = load float* %conv_1_out_16_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_23_l"/></StgValue>
</operation>

<operation id="1888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch170:0  %conv_1_out_14_23_a = getelementptr [32 x float]* %conv_1_out_14_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_23_a"/></StgValue>
</operation>

<operation id="1889" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="32" op_0_bw="5">
<![CDATA[
branch170:1  %conv_1_out_14_23_l = load float* %conv_1_out_14_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_23_l"/></StgValue>
</operation>

<operation id="1890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4561" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch168:0  %conv_1_out_12_23_a = getelementptr [32 x float]* %conv_1_out_12_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_23_a"/></StgValue>
</operation>

<operation id="1891" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="32" op_0_bw="5">
<![CDATA[
branch168:1  %conv_1_out_12_23_l = load float* %conv_1_out_12_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_23_l"/></StgValue>
</operation>

<operation id="1892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4565" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch166:0  %conv_1_out_10_23_a = getelementptr [32 x float]* %conv_1_out_10_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_23_a"/></StgValue>
</operation>

<operation id="1893" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="32" op_0_bw="5">
<![CDATA[
branch166:1  %conv_1_out_10_23_l = load float* %conv_1_out_10_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_23_l"/></StgValue>
</operation>

<operation id="1894" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4569" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch164:0  %conv_1_out_8_23_ad = getelementptr [32 x float]* %conv_1_out_8_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_23_ad"/></StgValue>
</operation>

<operation id="1895" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="32" op_0_bw="5">
<![CDATA[
branch164:1  %conv_1_out_8_23_lo = load float* %conv_1_out_8_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_23_lo"/></StgValue>
</operation>

<operation id="1896" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4573" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch162:0  %conv_1_out_6_23_ad = getelementptr [32 x float]* %conv_1_out_6_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_23_ad"/></StgValue>
</operation>

<operation id="1897" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="32" op_0_bw="5">
<![CDATA[
branch162:1  %conv_1_out_6_23_lo = load float* %conv_1_out_6_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_23_lo"/></StgValue>
</operation>

<operation id="1898" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch160:0  %conv_1_out_4_23_ad = getelementptr [32 x float]* %conv_1_out_4_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_23_ad"/></StgValue>
</operation>

<operation id="1899" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="32" op_0_bw="5">
<![CDATA[
branch160:1  %conv_1_out_4_23_lo = load float* %conv_1_out_4_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_23_lo"/></StgValue>
</operation>

<operation id="1900" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4581" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch158:0  %conv_1_out_2_23_ad = getelementptr [32 x float]* %conv_1_out_2_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_23_ad"/></StgValue>
</operation>

<operation id="1901" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="32" op_0_bw="5">
<![CDATA[
branch158:1  %conv_1_out_2_23_lo = load float* %conv_1_out_2_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_23_lo"/></StgValue>
</operation>

<operation id="1902" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4585" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch156:0  %conv_1_out_0_23_ad = getelementptr [32 x float]* %conv_1_out_0_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_23_ad"/></StgValue>
</operation>

<operation id="1903" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="32" op_0_bw="5">
<![CDATA[
branch156:1  %conv_1_out_0_23_lo = load float* %conv_1_out_0_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_23_lo"/></StgValue>
</operation>

<operation id="1904" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch180:0  %conv_1_out_24_23_a = getelementptr [32 x float]* %conv_1_out_24_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_23_a"/></StgValue>
</operation>

<operation id="1905" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="32" op_0_bw="5">
<![CDATA[
branch180:1  %conv_1_out_24_23_l = load float* %conv_1_out_24_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_23_l"/></StgValue>
</operation>

<operation id="1906" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch153:0  %conv_1_out_23_22_a = getelementptr [32 x float]* %conv_1_out_23_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_22_a"/></StgValue>
</operation>

<operation id="1907" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="32" op_0_bw="5">
<![CDATA[
branch153:1  %conv_1_out_23_22_l = load float* %conv_1_out_23_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_22_l"/></StgValue>
</operation>

<operation id="1908" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4616" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch151:0  %conv_1_out_21_22_a = getelementptr [32 x float]* %conv_1_out_21_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_22_a"/></StgValue>
</operation>

<operation id="1909" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="32" op_0_bw="5">
<![CDATA[
branch151:1  %conv_1_out_21_22_l = load float* %conv_1_out_21_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_22_l"/></StgValue>
</operation>

<operation id="1910" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4620" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch149:0  %conv_1_out_19_22_a = getelementptr [32 x float]* %conv_1_out_19_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_22_a"/></StgValue>
</operation>

<operation id="1911" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4621" bw="32" op_0_bw="5">
<![CDATA[
branch149:1  %conv_1_out_19_22_l = load float* %conv_1_out_19_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_22_l"/></StgValue>
</operation>

<operation id="1912" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4624" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch147:0  %conv_1_out_17_22_a = getelementptr [32 x float]* %conv_1_out_17_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_22_a"/></StgValue>
</operation>

<operation id="1913" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4625" bw="32" op_0_bw="5">
<![CDATA[
branch147:1  %conv_1_out_17_22_l = load float* %conv_1_out_17_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_22_l"/></StgValue>
</operation>

<operation id="1914" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch145:0  %conv_1_out_15_22_a = getelementptr [32 x float]* %conv_1_out_15_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_22_a"/></StgValue>
</operation>

<operation id="1915" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="32" op_0_bw="5">
<![CDATA[
branch145:1  %conv_1_out_15_22_l = load float* %conv_1_out_15_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_22_l"/></StgValue>
</operation>

<operation id="1916" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4632" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:0  %conv_1_out_13_22_a = getelementptr [32 x float]* %conv_1_out_13_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_22_a"/></StgValue>
</operation>

<operation id="1917" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="32" op_0_bw="5">
<![CDATA[
branch143:1  %conv_1_out_13_22_l = load float* %conv_1_out_13_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_22_l"/></StgValue>
</operation>

<operation id="1918" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4636" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch141:0  %conv_1_out_11_22_a = getelementptr [32 x float]* %conv_1_out_11_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_22_a"/></StgValue>
</operation>

<operation id="1919" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="32" op_0_bw="5">
<![CDATA[
branch141:1  %conv_1_out_11_22_l = load float* %conv_1_out_11_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_22_l"/></StgValue>
</operation>

<operation id="1920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4640" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:0  %conv_1_out_9_22_ad = getelementptr [32 x float]* %conv_1_out_9_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_22_ad"/></StgValue>
</operation>

<operation id="1921" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="32" op_0_bw="5">
<![CDATA[
branch139:1  %conv_1_out_9_22_lo = load float* %conv_1_out_9_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_22_lo"/></StgValue>
</operation>

<operation id="1922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4644" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:0  %conv_1_out_7_22_ad = getelementptr [32 x float]* %conv_1_out_7_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_22_ad"/></StgValue>
</operation>

<operation id="1923" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="32" op_0_bw="5">
<![CDATA[
branch137:1  %conv_1_out_7_22_lo = load float* %conv_1_out_7_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_22_lo"/></StgValue>
</operation>

<operation id="1924" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:0  %conv_1_out_5_22_ad = getelementptr [32 x float]* %conv_1_out_5_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_22_ad"/></StgValue>
</operation>

<operation id="1925" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="32" op_0_bw="5">
<![CDATA[
branch135:1  %conv_1_out_5_22_lo = load float* %conv_1_out_5_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_22_lo"/></StgValue>
</operation>

<operation id="1926" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:0  %conv_1_out_3_22_ad = getelementptr [32 x float]* %conv_1_out_3_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_22_ad"/></StgValue>
</operation>

<operation id="1927" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="32" op_0_bw="5">
<![CDATA[
branch133:1  %conv_1_out_3_22_lo = load float* %conv_1_out_3_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_22_lo"/></StgValue>
</operation>

<operation id="1928" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4656" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:0  %conv_1_out_1_22_ad = getelementptr [32 x float]* %conv_1_out_1_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_22_ad"/></StgValue>
</operation>

<operation id="1929" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="32" op_0_bw="5">
<![CDATA[
branch131:1  %conv_1_out_1_22_lo = load float* %conv_1_out_1_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_22_lo"/></StgValue>
</operation>

<operation id="1930" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4660" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch155:0  %conv_1_out_25_22_a = getelementptr [32 x float]* %conv_1_out_25_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_22_a"/></StgValue>
</operation>

<operation id="1931" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="32" op_0_bw="5">
<![CDATA[
branch155:1  %conv_1_out_25_22_l = load float* %conv_1_out_25_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_22_l"/></StgValue>
</operation>

<operation id="1932" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4683" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch127:0  %conv_1_out_23_23_a = getelementptr [32 x float]* %conv_1_out_23_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_23_a"/></StgValue>
</operation>

<operation id="1933" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="32" op_0_bw="5">
<![CDATA[
branch127:1  %conv_1_out_23_23_l = load float* %conv_1_out_23_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_23_l"/></StgValue>
</operation>

<operation id="1934" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch125:0  %conv_1_out_21_23_a = getelementptr [32 x float]* %conv_1_out_21_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_23_a"/></StgValue>
</operation>

<operation id="1935" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4688" bw="32" op_0_bw="5">
<![CDATA[
branch125:1  %conv_1_out_21_23_l = load float* %conv_1_out_21_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_23_l"/></StgValue>
</operation>

<operation id="1936" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch123:0  %conv_1_out_19_23_a = getelementptr [32 x float]* %conv_1_out_19_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_23_a"/></StgValue>
</operation>

<operation id="1937" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="32" op_0_bw="5">
<![CDATA[
branch123:1  %conv_1_out_19_23_l = load float* %conv_1_out_19_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_23_l"/></StgValue>
</operation>

<operation id="1938" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch121:0  %conv_1_out_17_23_a = getelementptr [32 x float]* %conv_1_out_17_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_23_a"/></StgValue>
</operation>

<operation id="1939" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="32" op_0_bw="5">
<![CDATA[
branch121:1  %conv_1_out_17_23_l = load float* %conv_1_out_17_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_23_l"/></StgValue>
</operation>

<operation id="1940" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch119:0  %conv_1_out_15_23_a = getelementptr [32 x float]* %conv_1_out_15_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_23_a"/></StgValue>
</operation>

<operation id="1941" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="32" op_0_bw="5">
<![CDATA[
branch119:1  %conv_1_out_15_23_l = load float* %conv_1_out_15_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_23_l"/></StgValue>
</operation>

<operation id="1942" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch117:0  %conv_1_out_13_23_a = getelementptr [32 x float]* %conv_1_out_13_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_23_a"/></StgValue>
</operation>

<operation id="1943" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4704" bw="32" op_0_bw="5">
<![CDATA[
branch117:1  %conv_1_out_13_23_l = load float* %conv_1_out_13_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_23_l"/></StgValue>
</operation>

<operation id="1944" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch115:0  %conv_1_out_11_23_a = getelementptr [32 x float]* %conv_1_out_11_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_23_a"/></StgValue>
</operation>

<operation id="1945" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="32" op_0_bw="5">
<![CDATA[
branch115:1  %conv_1_out_11_23_l = load float* %conv_1_out_11_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_23_l"/></StgValue>
</operation>

<operation id="1946" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch113:0  %conv_1_out_9_23_ad = getelementptr [32 x float]* %conv_1_out_9_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_23_ad"/></StgValue>
</operation>

<operation id="1947" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="32" op_0_bw="5">
<![CDATA[
branch113:1  %conv_1_out_9_23_lo = load float* %conv_1_out_9_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_23_lo"/></StgValue>
</operation>

<operation id="1948" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch111:0  %conv_1_out_7_23_ad = getelementptr [32 x float]* %conv_1_out_7_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_23_ad"/></StgValue>
</operation>

<operation id="1949" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="32" op_0_bw="5">
<![CDATA[
branch111:1  %conv_1_out_7_23_lo = load float* %conv_1_out_7_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_23_lo"/></StgValue>
</operation>

<operation id="1950" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4719" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch109:0  %conv_1_out_5_23_ad = getelementptr [32 x float]* %conv_1_out_5_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_23_ad"/></StgValue>
</operation>

<operation id="1951" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="32" op_0_bw="5">
<![CDATA[
branch109:1  %conv_1_out_5_23_lo = load float* %conv_1_out_5_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_23_lo"/></StgValue>
</operation>

<operation id="1952" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch107:0  %conv_1_out_3_23_ad = getelementptr [32 x float]* %conv_1_out_3_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_23_ad"/></StgValue>
</operation>

<operation id="1953" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4724" bw="32" op_0_bw="5">
<![CDATA[
branch107:1  %conv_1_out_3_23_lo = load float* %conv_1_out_3_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_23_lo"/></StgValue>
</operation>

<operation id="1954" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch105:0  %conv_1_out_1_23_ad = getelementptr [32 x float]* %conv_1_out_1_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_23_ad"/></StgValue>
</operation>

<operation id="1955" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4728" bw="32" op_0_bw="5">
<![CDATA[
branch105:1  %conv_1_out_1_23_lo = load float* %conv_1_out_1_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_23_lo"/></StgValue>
</operation>

<operation id="1956" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4731" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:0  %conv_1_out_25_23_a = getelementptr [32 x float]* %conv_1_out_25_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_23_a"/></StgValue>
</operation>

<operation id="1957" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="32" op_0_bw="5">
<![CDATA[
branch129:1  %conv_1_out_25_23_l = load float* %conv_1_out_25_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_23_l"/></StgValue>
</operation>

<operation id="1958" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4755" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch100:0  %conv_1_out_22_24_a = getelementptr [32 x float]* %conv_1_out_22_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_24_a"/></StgValue>
</operation>

<operation id="1959" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4756" bw="32" op_0_bw="5">
<![CDATA[
branch100:1  %conv_1_out_22_24_l = load float* %conv_1_out_22_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_24_l"/></StgValue>
</operation>

<operation id="1960" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch98:0  %conv_1_out_20_24_a = getelementptr [32 x float]* %conv_1_out_20_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_24_a"/></StgValue>
</operation>

<operation id="1961" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4760" bw="32" op_0_bw="5">
<![CDATA[
branch98:1  %conv_1_out_20_24_l = load float* %conv_1_out_20_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_24_l"/></StgValue>
</operation>

<operation id="1962" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch96:0  %conv_1_out_18_24_a = getelementptr [32 x float]* %conv_1_out_18_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_24_a"/></StgValue>
</operation>

<operation id="1963" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="32" op_0_bw="5">
<![CDATA[
branch96:1  %conv_1_out_18_24_l = load float* %conv_1_out_18_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_24_l"/></StgValue>
</operation>

<operation id="1964" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch94:0  %conv_1_out_16_24_a = getelementptr [32 x float]* %conv_1_out_16_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_24_a"/></StgValue>
</operation>

<operation id="1965" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="32" op_0_bw="5">
<![CDATA[
branch94:1  %conv_1_out_16_24_l = load float* %conv_1_out_16_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_24_l"/></StgValue>
</operation>

<operation id="1966" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4771" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch92:0  %conv_1_out_14_24_a = getelementptr [32 x float]* %conv_1_out_14_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_24_a"/></StgValue>
</operation>

<operation id="1967" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="32" op_0_bw="5">
<![CDATA[
branch92:1  %conv_1_out_14_24_l = load float* %conv_1_out_14_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_24_l"/></StgValue>
</operation>

<operation id="1968" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch90:0  %conv_1_out_12_24_a = getelementptr [32 x float]* %conv_1_out_12_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_24_a"/></StgValue>
</operation>

<operation id="1969" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4776" bw="32" op_0_bw="5">
<![CDATA[
branch90:1  %conv_1_out_12_24_l = load float* %conv_1_out_12_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_24_l"/></StgValue>
</operation>

<operation id="1970" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch88:0  %conv_1_out_10_24_a = getelementptr [32 x float]* %conv_1_out_10_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_24_a"/></StgValue>
</operation>

<operation id="1971" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="32" op_0_bw="5">
<![CDATA[
branch88:1  %conv_1_out_10_24_l = load float* %conv_1_out_10_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_24_l"/></StgValue>
</operation>

<operation id="1972" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch86:0  %conv_1_out_8_24_ad = getelementptr [32 x float]* %conv_1_out_8_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_24_ad"/></StgValue>
</operation>

<operation id="1973" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="32" op_0_bw="5">
<![CDATA[
branch86:1  %conv_1_out_8_24_lo = load float* %conv_1_out_8_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_24_lo"/></StgValue>
</operation>

<operation id="1974" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:0  %conv_1_out_6_24_ad = getelementptr [32 x float]* %conv_1_out_6_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_24_ad"/></StgValue>
</operation>

<operation id="1975" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="32" op_0_bw="5">
<![CDATA[
branch84:1  %conv_1_out_6_24_lo = load float* %conv_1_out_6_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_24_lo"/></StgValue>
</operation>

<operation id="1976" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82:0  %conv_1_out_4_24_ad = getelementptr [32 x float]* %conv_1_out_4_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_24_ad"/></StgValue>
</operation>

<operation id="1977" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="32" op_0_bw="5">
<![CDATA[
branch82:1  %conv_1_out_4_24_lo = load float* %conv_1_out_4_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_24_lo"/></StgValue>
</operation>

<operation id="1978" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch80:0  %conv_1_out_2_24_ad = getelementptr [32 x float]* %conv_1_out_2_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_24_ad"/></StgValue>
</operation>

<operation id="1979" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="32" op_0_bw="5">
<![CDATA[
branch80:1  %conv_1_out_2_24_lo = load float* %conv_1_out_2_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_24_lo"/></StgValue>
</operation>

<operation id="1980" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch78:0  %conv_1_out_0_24_ad = getelementptr [32 x float]* %conv_1_out_0_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_24_ad"/></StgValue>
</operation>

<operation id="1981" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4800" bw="32" op_0_bw="5">
<![CDATA[
branch78:1  %conv_1_out_0_24_lo = load float* %conv_1_out_0_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_24_lo"/></StgValue>
</operation>

<operation id="1982" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch102:0  %conv_1_out_24_24_a = getelementptr [32 x float]* %conv_1_out_24_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_24_a"/></StgValue>
</operation>

<operation id="1983" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4804" bw="32" op_0_bw="5">
<![CDATA[
branch102:1  %conv_1_out_24_24_l = load float* %conv_1_out_24_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_24_l"/></StgValue>
</operation>

<operation id="1984" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4819" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch74:0  %conv_1_out_22_25_a = getelementptr [32 x float]* %conv_1_out_22_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_22_25_a"/></StgValue>
</operation>

<operation id="1985" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="32" op_0_bw="5">
<![CDATA[
branch74:1  %conv_1_out_22_25_l = load float* %conv_1_out_22_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_25_l"/></StgValue>
</operation>

<operation id="1986" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch72:0  %conv_1_out_20_25_a = getelementptr [32 x float]* %conv_1_out_20_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_20_25_a"/></StgValue>
</operation>

<operation id="1987" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="32" op_0_bw="5">
<![CDATA[
branch72:1  %conv_1_out_20_25_l = load float* %conv_1_out_20_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_25_l"/></StgValue>
</operation>

<operation id="1988" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch70:0  %conv_1_out_18_25_a = getelementptr [32 x float]* %conv_1_out_18_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_18_25_a"/></StgValue>
</operation>

<operation id="1989" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="32" op_0_bw="5">
<![CDATA[
branch70:1  %conv_1_out_18_25_l = load float* %conv_1_out_18_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_25_l"/></StgValue>
</operation>

<operation id="1990" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch68:0  %conv_1_out_16_25_a = getelementptr [32 x float]* %conv_1_out_16_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_16_25_a"/></StgValue>
</operation>

<operation id="1991" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="32" op_0_bw="5">
<![CDATA[
branch68:1  %conv_1_out_16_25_l = load float* %conv_1_out_16_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_25_l"/></StgValue>
</operation>

<operation id="1992" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:0  %conv_1_out_14_25_a = getelementptr [32 x float]* %conv_1_out_14_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_14_25_a"/></StgValue>
</operation>

<operation id="1993" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="32" op_0_bw="5">
<![CDATA[
branch66:1  %conv_1_out_14_25_l = load float* %conv_1_out_14_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_25_l"/></StgValue>
</operation>

<operation id="1994" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch64:0  %conv_1_out_12_25_a = getelementptr [32 x float]* %conv_1_out_12_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_12_25_a"/></StgValue>
</operation>

<operation id="1995" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="32" op_0_bw="5">
<![CDATA[
branch64:1  %conv_1_out_12_25_l = load float* %conv_1_out_12_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_25_l"/></StgValue>
</operation>

<operation id="1996" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch62:0  %conv_1_out_10_25_a = getelementptr [32 x float]* %conv_1_out_10_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_10_25_a"/></StgValue>
</operation>

<operation id="1997" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="32" op_0_bw="5">
<![CDATA[
branch62:1  %conv_1_out_10_25_l = load float* %conv_1_out_10_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_25_l"/></StgValue>
</operation>

<operation id="1998" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch60:0  %conv_1_out_8_25_ad = getelementptr [32 x float]* %conv_1_out_8_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_8_25_ad"/></StgValue>
</operation>

<operation id="1999" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="32" op_0_bw="5">
<![CDATA[
branch60:1  %conv_1_out_8_25_lo = load float* %conv_1_out_8_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_25_lo"/></StgValue>
</operation>

<operation id="2000" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4851" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch58:0  %conv_1_out_6_25_ad = getelementptr [32 x float]* %conv_1_out_6_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_6_25_ad"/></StgValue>
</operation>

<operation id="2001" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="32" op_0_bw="5">
<![CDATA[
branch58:1  %conv_1_out_6_25_lo = load float* %conv_1_out_6_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_25_lo"/></StgValue>
</operation>

<operation id="2002" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4855" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch56:0  %conv_1_out_4_25_ad = getelementptr [32 x float]* %conv_1_out_4_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_4_25_ad"/></StgValue>
</operation>

<operation id="2003" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="32" op_0_bw="5">
<![CDATA[
branch56:1  %conv_1_out_4_25_lo = load float* %conv_1_out_4_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_25_lo"/></StgValue>
</operation>

<operation id="2004" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4859" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch54:0  %conv_1_out_2_25_ad = getelementptr [32 x float]* %conv_1_out_2_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_2_25_ad"/></StgValue>
</operation>

<operation id="2005" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="32" op_0_bw="5">
<![CDATA[
branch54:1  %conv_1_out_2_25_lo = load float* %conv_1_out_2_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_25_lo"/></StgValue>
</operation>

<operation id="2006" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch52:0  %conv_1_out_0_25_ad = getelementptr [32 x float]* %conv_1_out_0_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_0_25_ad"/></StgValue>
</operation>

<operation id="2007" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="32" op_0_bw="5">
<![CDATA[
branch52:1  %conv_1_out_0_25_lo = load float* %conv_1_out_0_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_25_lo"/></StgValue>
</operation>

<operation id="2008" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch76:0  %conv_1_out_24_25_a = getelementptr [32 x float]* %conv_1_out_24_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_24_25_a"/></StgValue>
</operation>

<operation id="2009" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4868" bw="32" op_0_bw="5">
<![CDATA[
branch76:1  %conv_1_out_24_25_l = load float* %conv_1_out_24_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_25_l"/></StgValue>
</operation>

<operation id="2010" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4890" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:0  %conv_1_out_23_24_a = getelementptr [32 x float]* %conv_1_out_23_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_24_a"/></StgValue>
</operation>

<operation id="2011" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="32" op_0_bw="5">
<![CDATA[
branch49:1  %conv_1_out_23_24_l = load float* %conv_1_out_23_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_24_l"/></StgValue>
</operation>

<operation id="2012" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch47:0  %conv_1_out_21_24_a = getelementptr [32 x float]* %conv_1_out_21_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_24_a"/></StgValue>
</operation>

<operation id="2013" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4895" bw="32" op_0_bw="5">
<![CDATA[
branch47:1  %conv_1_out_21_24_l = load float* %conv_1_out_21_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_24_l"/></StgValue>
</operation>

<operation id="2014" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch45:0  %conv_1_out_19_24_a = getelementptr [32 x float]* %conv_1_out_19_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_24_a"/></StgValue>
</operation>

<operation id="2015" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4899" bw="32" op_0_bw="5">
<![CDATA[
branch45:1  %conv_1_out_19_24_l = load float* %conv_1_out_19_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_24_l"/></StgValue>
</operation>

<operation id="2016" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch43:0  %conv_1_out_17_24_a = getelementptr [32 x float]* %conv_1_out_17_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_24_a"/></StgValue>
</operation>

<operation id="2017" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="32" op_0_bw="5">
<![CDATA[
branch43:1  %conv_1_out_17_24_l = load float* %conv_1_out_17_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_24_l"/></StgValue>
</operation>

<operation id="2018" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch41:0  %conv_1_out_15_24_a = getelementptr [32 x float]* %conv_1_out_15_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_24_a"/></StgValue>
</operation>

<operation id="2019" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="32" op_0_bw="5">
<![CDATA[
branch41:1  %conv_1_out_15_24_l = load float* %conv_1_out_15_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_24_l"/></StgValue>
</operation>

<operation id="2020" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch39:0  %conv_1_out_13_24_a = getelementptr [32 x float]* %conv_1_out_13_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_24_a"/></StgValue>
</operation>

<operation id="2021" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="32" op_0_bw="5">
<![CDATA[
branch39:1  %conv_1_out_13_24_l = load float* %conv_1_out_13_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_24_l"/></StgValue>
</operation>

<operation id="2022" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch37:0  %conv_1_out_11_24_a = getelementptr [32 x float]* %conv_1_out_11_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_24_a"/></StgValue>
</operation>

<operation id="2023" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="32" op_0_bw="5">
<![CDATA[
branch37:1  %conv_1_out_11_24_l = load float* %conv_1_out_11_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_24_l"/></StgValue>
</operation>

<operation id="2024" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:0  %conv_1_out_9_24_ad = getelementptr [32 x float]* %conv_1_out_9_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_24_ad"/></StgValue>
</operation>

<operation id="2025" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="32" op_0_bw="5">
<![CDATA[
branch35:1  %conv_1_out_9_24_lo = load float* %conv_1_out_9_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_24_lo"/></StgValue>
</operation>

<operation id="2026" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch33:0  %conv_1_out_7_24_ad = getelementptr [32 x float]* %conv_1_out_7_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_24_ad"/></StgValue>
</operation>

<operation id="2027" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="32" op_0_bw="5">
<![CDATA[
branch33:1  %conv_1_out_7_24_lo = load float* %conv_1_out_7_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_24_lo"/></StgValue>
</operation>

<operation id="2028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4926" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch31:0  %conv_1_out_5_24_ad = getelementptr [32 x float]* %conv_1_out_5_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_24_ad"/></StgValue>
</operation>

<operation id="2029" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="32" op_0_bw="5">
<![CDATA[
branch31:1  %conv_1_out_5_24_lo = load float* %conv_1_out_5_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_24_lo"/></StgValue>
</operation>

<operation id="2030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch29:0  %conv_1_out_3_24_ad = getelementptr [32 x float]* %conv_1_out_3_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_24_ad"/></StgValue>
</operation>

<operation id="2031" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="32" op_0_bw="5">
<![CDATA[
branch29:1  %conv_1_out_3_24_lo = load float* %conv_1_out_3_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_24_lo"/></StgValue>
</operation>

<operation id="2032" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch27:0  %conv_1_out_1_24_ad = getelementptr [32 x float]* %conv_1_out_1_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_24_ad"/></StgValue>
</operation>

<operation id="2033" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="32" op_0_bw="5">
<![CDATA[
branch27:1  %conv_1_out_1_24_lo = load float* %conv_1_out_1_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_24_lo"/></StgValue>
</operation>

<operation id="2034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:0  %conv_1_out_25_24_a = getelementptr [32 x float]* %conv_1_out_25_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_24_a"/></StgValue>
</operation>

<operation id="2035" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="32" op_0_bw="5">
<![CDATA[
branch51:1  %conv_1_out_25_24_l = load float* %conv_1_out_25_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_24_l"/></StgValue>
</operation>

<operation id="2036" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4961" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch23:0  %conv_1_out_23_25_a = getelementptr [32 x float]* %conv_1_out_23_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_23_25_a"/></StgValue>
</operation>

<operation id="2037" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="32" op_0_bw="5">
<![CDATA[
branch23:1  %conv_1_out_23_25_l = load float* %conv_1_out_23_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_25_l"/></StgValue>
</operation>

<operation id="2038" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:0  %conv_1_out_21_25_a = getelementptr [32 x float]* %conv_1_out_21_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_21_25_a"/></StgValue>
</operation>

<operation id="2039" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="32" op_0_bw="5">
<![CDATA[
branch21:1  %conv_1_out_21_25_l = load float* %conv_1_out_21_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_25_l"/></StgValue>
</operation>

<operation id="2040" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch19:0  %conv_1_out_19_25_a = getelementptr [32 x float]* %conv_1_out_19_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_19_25_a"/></StgValue>
</operation>

<operation id="2041" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="32" op_0_bw="5">
<![CDATA[
branch19:1  %conv_1_out_19_25_l = load float* %conv_1_out_19_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_25_l"/></StgValue>
</operation>

<operation id="2042" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4973" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch17:0  %conv_1_out_17_25_a = getelementptr [32 x float]* %conv_1_out_17_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_17_25_a"/></StgValue>
</operation>

<operation id="2043" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4974" bw="32" op_0_bw="5">
<![CDATA[
branch17:1  %conv_1_out_17_25_l = load float* %conv_1_out_17_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_25_l"/></StgValue>
</operation>

<operation id="2044" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4977" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0  %conv_1_out_15_25_a = getelementptr [32 x float]* %conv_1_out_15_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_15_25_a"/></StgValue>
</operation>

<operation id="2045" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="32" op_0_bw="5">
<![CDATA[
branch15:1  %conv_1_out_15_25_l = load float* %conv_1_out_15_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_25_l"/></StgValue>
</operation>

<operation id="2046" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4981" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0  %conv_1_out_13_25_a = getelementptr [32 x float]* %conv_1_out_13_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_13_25_a"/></StgValue>
</operation>

<operation id="2047" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="32" op_0_bw="5">
<![CDATA[
branch13:1  %conv_1_out_13_25_l = load float* %conv_1_out_13_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_25_l"/></StgValue>
</operation>

<operation id="2048" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4985" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0  %conv_1_out_11_25_a = getelementptr [32 x float]* %conv_1_out_11_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_11_25_a"/></StgValue>
</operation>

<operation id="2049" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="32" op_0_bw="5">
<![CDATA[
branch11:1  %conv_1_out_11_25_l = load float* %conv_1_out_11_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_25_l"/></StgValue>
</operation>

<operation id="2050" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4989" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0  %conv_1_out_9_25_ad = getelementptr [32 x float]* %conv_1_out_9_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_9_25_ad"/></StgValue>
</operation>

<operation id="2051" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4990" bw="32" op_0_bw="5">
<![CDATA[
branch9:1  %conv_1_out_9_25_lo = load float* %conv_1_out_9_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_25_lo"/></StgValue>
</operation>

<operation id="2052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4993" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %conv_1_out_7_25_ad = getelementptr [32 x float]* %conv_1_out_7_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_7_25_ad"/></StgValue>
</operation>

<operation id="2053" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4994" bw="32" op_0_bw="5">
<![CDATA[
branch7:1  %conv_1_out_7_25_lo = load float* %conv_1_out_7_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_25_lo"/></StgValue>
</operation>

<operation id="2054" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4997" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %conv_1_out_5_25_ad = getelementptr [32 x float]* %conv_1_out_5_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_5_25_ad"/></StgValue>
</operation>

<operation id="2055" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="32" op_0_bw="5">
<![CDATA[
branch5:1  %conv_1_out_5_25_lo = load float* %conv_1_out_5_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_25_lo"/></StgValue>
</operation>

<operation id="2056" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5001" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %conv_1_out_3_25_ad = getelementptr [32 x float]* %conv_1_out_3_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_3_25_ad"/></StgValue>
</operation>

<operation id="2057" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5002" bw="32" op_0_bw="5">
<![CDATA[
branch3:1  %conv_1_out_3_25_lo = load float* %conv_1_out_3_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_25_lo"/></StgValue>
</operation>

<operation id="2058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5005" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0  %conv_1_out_1_25_ad = getelementptr [32 x float]* %conv_1_out_1_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_1_25_ad"/></StgValue>
</operation>

<operation id="2059" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="32" op_0_bw="5">
<![CDATA[
branch1:1  %conv_1_out_1_25_lo = load float* %conv_1_out_1_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_25_lo"/></StgValue>
</operation>

<operation id="2060" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="5009" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:0  %conv_1_out_25_25_a = getelementptr [32 x float]* %conv_1_out_25_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv_1_out_25_25_a"/></StgValue>
</operation>

<operation id="2061" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="32" op_0_bw="5">
<![CDATA[
branch25:1  %conv_1_out_25_25_l = load float* %conv_1_out_25_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_25_l"/></StgValue>
</operation>

<operation id="2062" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5032" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop_end:19  %r = add i4 1, %select_ln28_52

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="2063" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="5">
<![CDATA[
branch1348:1  %conv_1_out_22_0_lo = load float* %conv_1_out_22_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_0_lo"/></StgValue>
</operation>

<operation id="2064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0">
<![CDATA[
branch1348:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2065" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="5">
<![CDATA[
branch1346:1  %conv_1_out_20_0_lo = load float* %conv_1_out_20_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_0_lo"/></StgValue>
</operation>

<operation id="2066" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
branch1346:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2067" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="5">
<![CDATA[
branch1344:1  %conv_1_out_18_0_lo = load float* %conv_1_out_18_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_0_lo"/></StgValue>
</operation>

<operation id="2068" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0">
<![CDATA[
branch1344:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2069" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="5">
<![CDATA[
branch1342:1  %conv_1_out_16_0_lo = load float* %conv_1_out_16_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_0_lo"/></StgValue>
</operation>

<operation id="2070" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0">
<![CDATA[
branch1342:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2071" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="5">
<![CDATA[
branch1340:1  %conv_1_out_14_0_lo = load float* %conv_1_out_14_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_0_lo"/></StgValue>
</operation>

<operation id="2072" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0">
<![CDATA[
branch1340:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2073" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="5">
<![CDATA[
branch1338:1  %conv_1_out_12_0_lo = load float* %conv_1_out_12_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_0_lo"/></StgValue>
</operation>

<operation id="2074" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0">
<![CDATA[
branch1338:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2075" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="5">
<![CDATA[
branch1336:1  %conv_1_out_10_0_lo = load float* %conv_1_out_10_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_0_lo"/></StgValue>
</operation>

<operation id="2076" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0">
<![CDATA[
branch1336:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2077" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="5">
<![CDATA[
branch1334:1  %conv_1_out_8_0_loa = load float* %conv_1_out_8_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_0_loa"/></StgValue>
</operation>

<operation id="2078" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0">
<![CDATA[
branch1334:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2079" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="5">
<![CDATA[
branch1332:1  %conv_1_out_6_0_loa = load float* %conv_1_out_6_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_0_loa"/></StgValue>
</operation>

<operation id="2080" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0">
<![CDATA[
branch1332:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2081" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="5">
<![CDATA[
branch1330:1  %conv_1_out_4_0_loa = load float* %conv_1_out_4_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_0_loa"/></StgValue>
</operation>

<operation id="2082" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
branch1330:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2083" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="5">
<![CDATA[
branch1328:1  %conv_1_out_2_0_loa = load float* %conv_1_out_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa"/></StgValue>
</operation>

<operation id="2084" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0">
<![CDATA[
branch1328:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2085" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="5">
<![CDATA[
branch1326:1  %conv_1_out_0_0_loa = load float* %conv_1_out_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa"/></StgValue>
</operation>

<operation id="2086" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0">
<![CDATA[
branch1326:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2087" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="5">
<![CDATA[
branch1350:1  %conv_1_out_24_0_lo = load float* %conv_1_out_24_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_0_lo"/></StgValue>
</operation>

<operation id="2088" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
branch1350:2  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2089" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.0.0.0:0  %phi_ln28 = phi float [ %conv_1_out_0_0_loa, %branch1326 ], [ %conv_1_out_2_0_loa, %branch1328 ], [ %conv_1_out_4_0_loa, %branch1330 ], [ %conv_1_out_6_0_loa, %branch1332 ], [ %conv_1_out_8_0_loa, %branch1334 ], [ %conv_1_out_10_0_lo, %branch1336 ], [ %conv_1_out_12_0_lo, %branch1338 ], [ %conv_1_out_14_0_lo, %branch1340 ], [ %conv_1_out_16_0_lo, %branch1342 ], [ %conv_1_out_18_0_lo, %branch1344 ], [ %conv_1_out_20_0_lo, %branch1346 ], [ %conv_1_out_22_0_lo, %branch1348 ], [ %conv_1_out_24_0_lo, %branch1350 ]

]]></Node>
<StgValue><ssdm name="phi_ln28"/></StgValue>
</operation>

<operation id="2090" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0:1  %bitcast_ln28 = bitcast float %phi_ln28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="2091" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0:2  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="2092" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0:3  %trunc_ln28 = trunc i32 %bitcast_ln28 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="2093" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0:4  %icmp_ln28 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="2094" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.0:5  %icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="2095" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:6  %or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="2096" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:7  %tmp_3 = fcmp ogt float %phi_ln28, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2097" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:8  %and_ln28 = and i1 %or_ln28, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="2098" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0:9  %select_ln28 = select i1 %and_ln28, float %phi_ln28, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="2099" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.0.0.0:10  switch i4 %select_ln28_52, label %branch1324 [
    i4 0, label %branch1300
    i4 1, label %branch1302
    i4 2, label %branch1304
    i4 3, label %branch1306
    i4 4, label %branch1308
    i4 5, label %branch1310
    i4 6, label %branch1312
    i4 7, label %branch1314
    i4 -8, label %branch1316
    i4 -7, label %branch1318
    i4 -6, label %branch1320
    i4 -5, label %branch1322
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="2100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="5">
<![CDATA[
branch1322:1  %conv_1_out_22_1_lo = load float* %conv_1_out_22_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_1_lo"/></StgValue>
</operation>

<operation id="2101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0">
<![CDATA[
branch1322:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="5">
<![CDATA[
branch1320:1  %conv_1_out_20_1_lo = load float* %conv_1_out_20_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_1_lo"/></StgValue>
</operation>

<operation id="2103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0">
<![CDATA[
branch1320:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="5">
<![CDATA[
branch1318:1  %conv_1_out_18_1_lo = load float* %conv_1_out_18_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_1_lo"/></StgValue>
</operation>

<operation id="2105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0">
<![CDATA[
branch1318:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="5">
<![CDATA[
branch1316:1  %conv_1_out_16_1_lo = load float* %conv_1_out_16_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_1_lo"/></StgValue>
</operation>

<operation id="2107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="0">
<![CDATA[
branch1316:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="5">
<![CDATA[
branch1314:1  %conv_1_out_14_1_lo = load float* %conv_1_out_14_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_1_lo"/></StgValue>
</operation>

<operation id="2109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
branch1314:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="5">
<![CDATA[
branch1312:1  %conv_1_out_12_1_lo = load float* %conv_1_out_12_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_1_lo"/></StgValue>
</operation>

<operation id="2111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="0">
<![CDATA[
branch1312:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="5">
<![CDATA[
branch1310:1  %conv_1_out_10_1_lo = load float* %conv_1_out_10_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_1_lo"/></StgValue>
</operation>

<operation id="2113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0">
<![CDATA[
branch1310:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="5">
<![CDATA[
branch1308:1  %conv_1_out_8_1_loa = load float* %conv_1_out_8_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_1_loa"/></StgValue>
</operation>

<operation id="2115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
branch1308:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="5">
<![CDATA[
branch1306:1  %conv_1_out_6_1_loa = load float* %conv_1_out_6_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_1_loa"/></StgValue>
</operation>

<operation id="2117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0">
<![CDATA[
branch1306:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="5">
<![CDATA[
branch1304:1  %conv_1_out_4_1_loa = load float* %conv_1_out_4_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_1_loa"/></StgValue>
</operation>

<operation id="2119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
branch1304:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="5">
<![CDATA[
branch1302:1  %conv_1_out_2_1_loa = load float* %conv_1_out_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa"/></StgValue>
</operation>

<operation id="2121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch1302:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="5">
<![CDATA[
branch1300:1  %conv_1_out_0_1_loa = load float* %conv_1_out_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa"/></StgValue>
</operation>

<operation id="2123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0">
<![CDATA[
branch1300:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2124" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="5">
<![CDATA[
branch1324:1  %conv_1_out_24_1_lo = load float* %conv_1_out_24_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_1_lo"/></StgValue>
</operation>

<operation id="2125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
branch1324:2  br label %._crit_edge.0.0.02725

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="5">
<![CDATA[
branch1297:1  %conv_1_out_23_0_lo = load float* %conv_1_out_23_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_0_lo"/></StgValue>
</operation>

<operation id="2127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0">
<![CDATA[
branch1297:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2128" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="5">
<![CDATA[
branch1295:1  %conv_1_out_21_0_lo = load float* %conv_1_out_21_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_0_lo"/></StgValue>
</operation>

<operation id="2129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0">
<![CDATA[
branch1295:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2130" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="5">
<![CDATA[
branch1293:1  %conv_1_out_19_0_lo = load float* %conv_1_out_19_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_0_lo"/></StgValue>
</operation>

<operation id="2131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0">
<![CDATA[
branch1293:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2132" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="5">
<![CDATA[
branch1291:1  %conv_1_out_17_0_lo = load float* %conv_1_out_17_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_0_lo"/></StgValue>
</operation>

<operation id="2133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="0">
<![CDATA[
branch1291:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2134" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="5">
<![CDATA[
branch1289:1  %conv_1_out_15_0_lo = load float* %conv_1_out_15_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_0_lo"/></StgValue>
</operation>

<operation id="2135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0">
<![CDATA[
branch1289:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2136" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="5">
<![CDATA[
branch1287:1  %conv_1_out_13_0_lo = load float* %conv_1_out_13_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_0_lo"/></StgValue>
</operation>

<operation id="2137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
branch1287:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="5">
<![CDATA[
branch1285:1  %conv_1_out_11_0_lo = load float* %conv_1_out_11_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_0_lo"/></StgValue>
</operation>

<operation id="2139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0">
<![CDATA[
branch1285:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="5">
<![CDATA[
branch1283:1  %conv_1_out_9_0_loa = load float* %conv_1_out_9_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_0_loa"/></StgValue>
</operation>

<operation id="2141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0">
<![CDATA[
branch1283:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="5">
<![CDATA[
branch1281:1  %conv_1_out_7_0_loa = load float* %conv_1_out_7_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_0_loa"/></StgValue>
</operation>

<operation id="2143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
branch1281:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="5">
<![CDATA[
branch1279:1  %conv_1_out_5_0_loa = load float* %conv_1_out_5_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_0_loa"/></StgValue>
</operation>

<operation id="2145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0">
<![CDATA[
branch1279:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="5">
<![CDATA[
branch1277:1  %conv_1_out_3_0_loa = load float* %conv_1_out_3_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_0_loa"/></StgValue>
</operation>

<operation id="2147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0">
<![CDATA[
branch1277:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="5">
<![CDATA[
branch1275:1  %conv_1_out_1_0_loa = load float* %conv_1_out_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa"/></StgValue>
</operation>

<operation id="2149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0">
<![CDATA[
branch1275:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="5">
<![CDATA[
branch1299:1  %conv_1_out_25_0_lo = load float* %conv_1_out_25_0_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_0_lo"/></StgValue>
</operation>

<operation id="2151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="0">
<![CDATA[
branch1299:2  br label %._crit_edge.0.0.12671

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="5">
<![CDATA[
branch1271:1  %conv_1_out_23_1_lo = load float* %conv_1_out_23_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_1_lo"/></StgValue>
</operation>

<operation id="2153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0">
<![CDATA[
branch1271:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="5">
<![CDATA[
branch1269:1  %conv_1_out_21_1_lo = load float* %conv_1_out_21_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_1_lo"/></StgValue>
</operation>

<operation id="2155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
branch1269:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="5">
<![CDATA[
branch1267:1  %conv_1_out_19_1_lo = load float* %conv_1_out_19_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_1_lo"/></StgValue>
</operation>

<operation id="2157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
branch1267:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="5">
<![CDATA[
branch1265:1  %conv_1_out_17_1_lo = load float* %conv_1_out_17_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_1_lo"/></StgValue>
</operation>

<operation id="2159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0">
<![CDATA[
branch1265:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="5">
<![CDATA[
branch1263:1  %conv_1_out_15_1_lo = load float* %conv_1_out_15_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_1_lo"/></StgValue>
</operation>

<operation id="2161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0">
<![CDATA[
branch1263:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="5">
<![CDATA[
branch1261:1  %conv_1_out_13_1_lo = load float* %conv_1_out_13_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_1_lo"/></StgValue>
</operation>

<operation id="2163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
branch1261:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2164" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="5">
<![CDATA[
branch1259:1  %conv_1_out_11_1_lo = load float* %conv_1_out_11_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_1_lo"/></StgValue>
</operation>

<operation id="2165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
branch1259:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2166" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="5">
<![CDATA[
branch1257:1  %conv_1_out_9_1_loa = load float* %conv_1_out_9_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_1_loa"/></StgValue>
</operation>

<operation id="2167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0">
<![CDATA[
branch1257:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2168" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="5">
<![CDATA[
branch1255:1  %conv_1_out_7_1_loa = load float* %conv_1_out_7_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_1_loa"/></StgValue>
</operation>

<operation id="2169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0">
<![CDATA[
branch1255:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="5">
<![CDATA[
branch1253:1  %conv_1_out_5_1_loa = load float* %conv_1_out_5_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_1_loa"/></StgValue>
</operation>

<operation id="2171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0">
<![CDATA[
branch1253:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="5">
<![CDATA[
branch1251:1  %conv_1_out_3_1_loa = load float* %conv_1_out_3_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_1_loa"/></StgValue>
</operation>

<operation id="2173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="0">
<![CDATA[
branch1251:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2174" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="5">
<![CDATA[
branch1249:1  %conv_1_out_1_1_loa = load float* %conv_1_out_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa"/></StgValue>
</operation>

<operation id="2175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0">
<![CDATA[
branch1249:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2176" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="5">
<![CDATA[
branch1273:1  %conv_1_out_25_1_lo = load float* %conv_1_out_25_1_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_1_lo"/></StgValue>
</operation>

<operation id="2177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
branch1273:2  br label %._crit_edge.0.1.02617

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2178" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="5">
<![CDATA[
branch1244:1  %conv_1_out_22_2_lo = load float* %conv_1_out_22_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_2_lo"/></StgValue>
</operation>

<operation id="2179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0">
<![CDATA[
branch1244:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="5">
<![CDATA[
branch1242:1  %conv_1_out_20_2_lo = load float* %conv_1_out_20_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_2_lo"/></StgValue>
</operation>

<operation id="2181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="0">
<![CDATA[
branch1242:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2182" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="5">
<![CDATA[
branch1240:1  %conv_1_out_18_2_lo = load float* %conv_1_out_18_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_2_lo"/></StgValue>
</operation>

<operation id="2183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="0">
<![CDATA[
branch1240:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2184" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="5">
<![CDATA[
branch1238:1  %conv_1_out_16_2_lo = load float* %conv_1_out_16_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_2_lo"/></StgValue>
</operation>

<operation id="2185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
branch1238:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2186" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="5">
<![CDATA[
branch1236:1  %conv_1_out_14_2_lo = load float* %conv_1_out_14_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_2_lo"/></StgValue>
</operation>

<operation id="2187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0">
<![CDATA[
branch1236:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="5">
<![CDATA[
branch1234:1  %conv_1_out_12_2_lo = load float* %conv_1_out_12_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_2_lo"/></StgValue>
</operation>

<operation id="2189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0">
<![CDATA[
branch1234:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="5">
<![CDATA[
branch1232:1  %conv_1_out_10_2_lo = load float* %conv_1_out_10_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_2_lo"/></StgValue>
</operation>

<operation id="2191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0">
<![CDATA[
branch1232:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2192" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="5">
<![CDATA[
branch1230:1  %conv_1_out_8_2_loa = load float* %conv_1_out_8_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_2_loa"/></StgValue>
</operation>

<operation id="2193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
branch1230:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="5">
<![CDATA[
branch1228:1  %conv_1_out_6_2_loa = load float* %conv_1_out_6_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_2_loa"/></StgValue>
</operation>

<operation id="2195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="0">
<![CDATA[
branch1228:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="5">
<![CDATA[
branch1226:1  %conv_1_out_4_2_loa = load float* %conv_1_out_4_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_2_loa"/></StgValue>
</operation>

<operation id="2197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
branch1226:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="5">
<![CDATA[
branch1224:1  %conv_1_out_2_2_loa = load float* %conv_1_out_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa"/></StgValue>
</operation>

<operation id="2199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="0">
<![CDATA[
branch1224:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="5">
<![CDATA[
branch1222:1  %conv_1_out_0_2_loa = load float* %conv_1_out_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa"/></StgValue>
</operation>

<operation id="2201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="0">
<![CDATA[
branch1222:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2202" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="5">
<![CDATA[
branch1246:1  %conv_1_out_24_2_lo = load float* %conv_1_out_24_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_2_lo"/></StgValue>
</operation>

<operation id="2203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="0">
<![CDATA[
branch1246:2  br label %._crit_edge.0.1.12563

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.0.1.12563:0  %phi_ln28_4 = phi float [ %conv_1_out_0_2_loa, %branch1222 ], [ %conv_1_out_2_2_loa, %branch1224 ], [ %conv_1_out_4_2_loa, %branch1226 ], [ %conv_1_out_6_2_loa, %branch1228 ], [ %conv_1_out_8_2_loa, %branch1230 ], [ %conv_1_out_10_2_lo, %branch1232 ], [ %conv_1_out_12_2_lo, %branch1234 ], [ %conv_1_out_14_2_lo, %branch1236 ], [ %conv_1_out_16_2_lo, %branch1238 ], [ %conv_1_out_18_2_lo, %branch1240 ], [ %conv_1_out_20_2_lo, %branch1242 ], [ %conv_1_out_22_2_lo, %branch1244 ], [ %conv_1_out_24_2_lo, %branch1246 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_4"/></StgValue>
</operation>

<operation id="2205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.12563:1  %bitcast_ln28_7 = bitcast float %phi_ln28_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_7"/></StgValue>
</operation>

<operation id="2206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.12563:2  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.12563:3  %trunc_ln28_7 = trunc i32 %bitcast_ln28_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_7"/></StgValue>
</operation>

<operation id="2208" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.1.12563:4  %icmp_ln28_14 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_14"/></StgValue>
</operation>

<operation id="2209" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.1.12563:5  %icmp_ln28_15 = icmp eq i23 %trunc_ln28_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_15"/></StgValue>
</operation>

<operation id="2210" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.12563:6  %or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14

]]></Node>
<StgValue><ssdm name="or_ln28_7"/></StgValue>
</operation>

<operation id="2211" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.1.12563:7  %tmp_13 = fcmp ogt float %phi_ln28_4, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2212" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.12563:8  %and_ln28_7 = and i1 %or_ln28_7, %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln28_7"/></StgValue>
</operation>

<operation id="2213" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.12563:9  %select_ln28_4 = select i1 %and_ln28_7, float %phi_ln28_4, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_4"/></StgValue>
</operation>

<operation id="2214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.0.1.12563:10  switch i4 %select_ln28_52, label %branch1220 [
    i4 0, label %branch1196
    i4 1, label %branch1198
    i4 2, label %branch1200
    i4 3, label %branch1202
    i4 4, label %branch1204
    i4 5, label %branch1206
    i4 6, label %branch1208
    i4 7, label %branch1210
    i4 -8, label %branch1212
    i4 -7, label %branch1214
    i4 -6, label %branch1216
    i4 -5, label %branch1218
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="2215" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="5">
<![CDATA[
branch1218:1  %conv_1_out_22_3_lo = load float* %conv_1_out_22_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_3_lo"/></StgValue>
</operation>

<operation id="2216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="0">
<![CDATA[
branch1218:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2217" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="5">
<![CDATA[
branch1216:1  %conv_1_out_20_3_lo = load float* %conv_1_out_20_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_3_lo"/></StgValue>
</operation>

<operation id="2218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0">
<![CDATA[
branch1216:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="5">
<![CDATA[
branch1214:1  %conv_1_out_18_3_lo = load float* %conv_1_out_18_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_3_lo"/></StgValue>
</operation>

<operation id="2220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
branch1214:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="5">
<![CDATA[
branch1212:1  %conv_1_out_16_3_lo = load float* %conv_1_out_16_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_3_lo"/></StgValue>
</operation>

<operation id="2222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="0">
<![CDATA[
branch1212:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="5">
<![CDATA[
branch1210:1  %conv_1_out_14_3_lo = load float* %conv_1_out_14_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_3_lo"/></StgValue>
</operation>

<operation id="2224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0">
<![CDATA[
branch1210:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2225" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="5">
<![CDATA[
branch1208:1  %conv_1_out_12_3_lo = load float* %conv_1_out_12_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_3_lo"/></StgValue>
</operation>

<operation id="2226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0">
<![CDATA[
branch1208:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2227" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="5">
<![CDATA[
branch1206:1  %conv_1_out_10_3_lo = load float* %conv_1_out_10_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_3_lo"/></StgValue>
</operation>

<operation id="2228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="0">
<![CDATA[
branch1206:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2229" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="5">
<![CDATA[
branch1204:1  %conv_1_out_8_3_loa = load float* %conv_1_out_8_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_3_loa"/></StgValue>
</operation>

<operation id="2230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
branch1204:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="5">
<![CDATA[
branch1202:1  %conv_1_out_6_3_loa = load float* %conv_1_out_6_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_3_loa"/></StgValue>
</operation>

<operation id="2232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0">
<![CDATA[
branch1202:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2233" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="5">
<![CDATA[
branch1200:1  %conv_1_out_4_3_loa = load float* %conv_1_out_4_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_3_loa"/></StgValue>
</operation>

<operation id="2234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0">
<![CDATA[
branch1200:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2235" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="5">
<![CDATA[
branch1198:1  %conv_1_out_2_3_loa = load float* %conv_1_out_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_3_loa"/></StgValue>
</operation>

<operation id="2236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
branch1198:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2237" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="5">
<![CDATA[
branch1196:1  %conv_1_out_0_3_loa = load float* %conv_1_out_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_3_loa"/></StgValue>
</operation>

<operation id="2238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0">
<![CDATA[
branch1196:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2239" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="5">
<![CDATA[
branch1220:1  %conv_1_out_24_3_lo = load float* %conv_1_out_24_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_3_lo"/></StgValue>
</operation>

<operation id="2240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0">
<![CDATA[
branch1220:2  br label %._crit_edge.1.0.02509

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2241" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="5">
<![CDATA[
branch1193:1  %conv_1_out_23_2_lo = load float* %conv_1_out_23_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_2_lo"/></StgValue>
</operation>

<operation id="2242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="0">
<![CDATA[
branch1193:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2243" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="5">
<![CDATA[
branch1191:1  %conv_1_out_21_2_lo = load float* %conv_1_out_21_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_2_lo"/></StgValue>
</operation>

<operation id="2244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="0">
<![CDATA[
branch1191:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2245" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="5">
<![CDATA[
branch1189:1  %conv_1_out_19_2_lo = load float* %conv_1_out_19_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_2_lo"/></StgValue>
</operation>

<operation id="2246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0">
<![CDATA[
branch1189:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2247" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="5">
<![CDATA[
branch1187:1  %conv_1_out_17_2_lo = load float* %conv_1_out_17_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_2_lo"/></StgValue>
</operation>

<operation id="2248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0">
<![CDATA[
branch1187:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2249" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="5">
<![CDATA[
branch1185:1  %conv_1_out_15_2_lo = load float* %conv_1_out_15_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_2_lo"/></StgValue>
</operation>

<operation id="2250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0">
<![CDATA[
branch1185:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="5">
<![CDATA[
branch1183:1  %conv_1_out_13_2_lo = load float* %conv_1_out_13_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_2_lo"/></StgValue>
</operation>

<operation id="2252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
branch1183:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="5">
<![CDATA[
branch1181:1  %conv_1_out_11_2_lo = load float* %conv_1_out_11_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_2_lo"/></StgValue>
</operation>

<operation id="2254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="0">
<![CDATA[
branch1181:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2255" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="5">
<![CDATA[
branch1179:1  %conv_1_out_9_2_loa = load float* %conv_1_out_9_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_2_loa"/></StgValue>
</operation>

<operation id="2256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0">
<![CDATA[
branch1179:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2257" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="5">
<![CDATA[
branch1177:1  %conv_1_out_7_2_loa = load float* %conv_1_out_7_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_2_loa"/></StgValue>
</operation>

<operation id="2258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0">
<![CDATA[
branch1177:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="5">
<![CDATA[
branch1175:1  %conv_1_out_5_2_loa = load float* %conv_1_out_5_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_2_loa"/></StgValue>
</operation>

<operation id="2260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="0">
<![CDATA[
branch1175:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="5">
<![CDATA[
branch1173:1  %conv_1_out_3_2_loa = load float* %conv_1_out_3_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_2_loa"/></StgValue>
</operation>

<operation id="2262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0">
<![CDATA[
branch1173:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2263" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="5">
<![CDATA[
branch1171:1  %conv_1_out_1_2_loa = load float* %conv_1_out_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa"/></StgValue>
</operation>

<operation id="2264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0">
<![CDATA[
branch1171:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="5">
<![CDATA[
branch1195:1  %conv_1_out_25_2_lo = load float* %conv_1_out_25_2_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_2_lo"/></StgValue>
</operation>

<operation id="2266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="0">
<![CDATA[
branch1195:2  br label %._crit_edge.1.0.12455

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2267" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="5">
<![CDATA[
branch1167:1  %conv_1_out_23_3_lo = load float* %conv_1_out_23_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_3_lo"/></StgValue>
</operation>

<operation id="2268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="0">
<![CDATA[
branch1167:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="5">
<![CDATA[
branch1165:1  %conv_1_out_21_3_lo = load float* %conv_1_out_21_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_3_lo"/></StgValue>
</operation>

<operation id="2270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0">
<![CDATA[
branch1165:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2271" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="5">
<![CDATA[
branch1163:1  %conv_1_out_19_3_lo = load float* %conv_1_out_19_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_3_lo"/></StgValue>
</operation>

<operation id="2272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0">
<![CDATA[
branch1163:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2273" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="5">
<![CDATA[
branch1161:1  %conv_1_out_17_3_lo = load float* %conv_1_out_17_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_3_lo"/></StgValue>
</operation>

<operation id="2274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0">
<![CDATA[
branch1161:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2275" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="5">
<![CDATA[
branch1159:1  %conv_1_out_15_3_lo = load float* %conv_1_out_15_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_3_lo"/></StgValue>
</operation>

<operation id="2276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="0">
<![CDATA[
branch1159:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2277" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="5">
<![CDATA[
branch1157:1  %conv_1_out_13_3_lo = load float* %conv_1_out_13_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_3_lo"/></StgValue>
</operation>

<operation id="2278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="0">
<![CDATA[
branch1157:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2279" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="5">
<![CDATA[
branch1155:1  %conv_1_out_11_3_lo = load float* %conv_1_out_11_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_3_lo"/></StgValue>
</operation>

<operation id="2280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0">
<![CDATA[
branch1155:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="5">
<![CDATA[
branch1153:1  %conv_1_out_9_3_loa = load float* %conv_1_out_9_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_3_loa"/></StgValue>
</operation>

<operation id="2282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0">
<![CDATA[
branch1153:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="5">
<![CDATA[
branch1151:1  %conv_1_out_7_3_loa = load float* %conv_1_out_7_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_3_loa"/></StgValue>
</operation>

<operation id="2284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="0">
<![CDATA[
branch1151:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="5">
<![CDATA[
branch1149:1  %conv_1_out_5_3_loa = load float* %conv_1_out_5_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_3_loa"/></StgValue>
</operation>

<operation id="2286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0">
<![CDATA[
branch1149:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2287" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="5">
<![CDATA[
branch1147:1  %conv_1_out_3_3_loa = load float* %conv_1_out_3_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_3_loa"/></StgValue>
</operation>

<operation id="2288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0">
<![CDATA[
branch1147:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2289" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="5">
<![CDATA[
branch1145:1  %conv_1_out_1_3_loa = load float* %conv_1_out_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_3_loa"/></StgValue>
</operation>

<operation id="2290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="0">
<![CDATA[
branch1145:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2291" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="5">
<![CDATA[
branch1169:1  %conv_1_out_25_3_lo = load float* %conv_1_out_25_3_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_3_lo"/></StgValue>
</operation>

<operation id="2292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="0">
<![CDATA[
branch1169:2  br label %._crit_edge.1.1.02401

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2293" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="5">
<![CDATA[
branch1140:1  %conv_1_out_22_4_lo = load float* %conv_1_out_22_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_4_lo"/></StgValue>
</operation>

<operation id="2294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0">
<![CDATA[
branch1140:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2295" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="5">
<![CDATA[
branch1138:1  %conv_1_out_20_4_lo = load float* %conv_1_out_20_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_4_lo"/></StgValue>
</operation>

<operation id="2296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="0">
<![CDATA[
branch1138:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2297" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="5">
<![CDATA[
branch1136:1  %conv_1_out_18_4_lo = load float* %conv_1_out_18_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_4_lo"/></StgValue>
</operation>

<operation id="2298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0">
<![CDATA[
branch1136:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2299" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="5">
<![CDATA[
branch1134:1  %conv_1_out_16_4_lo = load float* %conv_1_out_16_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_4_lo"/></StgValue>
</operation>

<operation id="2300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0">
<![CDATA[
branch1134:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2301" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="5">
<![CDATA[
branch1132:1  %conv_1_out_14_4_lo = load float* %conv_1_out_14_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_4_lo"/></StgValue>
</operation>

<operation id="2302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0">
<![CDATA[
branch1132:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2303" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="5">
<![CDATA[
branch1130:1  %conv_1_out_12_4_lo = load float* %conv_1_out_12_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_4_lo"/></StgValue>
</operation>

<operation id="2304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="0">
<![CDATA[
branch1130:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2305" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="5">
<![CDATA[
branch1128:1  %conv_1_out_10_4_lo = load float* %conv_1_out_10_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_4_lo"/></StgValue>
</operation>

<operation id="2306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="0">
<![CDATA[
branch1128:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2307" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="5">
<![CDATA[
branch1126:1  %conv_1_out_8_4_loa = load float* %conv_1_out_8_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_4_loa"/></StgValue>
</operation>

<operation id="2308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0">
<![CDATA[
branch1126:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="5">
<![CDATA[
branch1124:1  %conv_1_out_6_4_loa = load float* %conv_1_out_6_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_4_loa"/></StgValue>
</operation>

<operation id="2310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="0">
<![CDATA[
branch1124:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2311" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="5">
<![CDATA[
branch1122:1  %conv_1_out_4_4_loa = load float* %conv_1_out_4_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_4_loa"/></StgValue>
</operation>

<operation id="2312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="0">
<![CDATA[
branch1122:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="5">
<![CDATA[
branch1120:1  %conv_1_out_2_4_loa = load float* %conv_1_out_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_4_loa"/></StgValue>
</operation>

<operation id="2314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="0">
<![CDATA[
branch1120:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2315" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="5">
<![CDATA[
branch1118:1  %conv_1_out_0_4_loa = load float* %conv_1_out_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_4_loa"/></StgValue>
</operation>

<operation id="2316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0">
<![CDATA[
branch1118:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2317" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="5">
<![CDATA[
branch1142:1  %conv_1_out_24_4_lo = load float* %conv_1_out_24_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_4_lo"/></StgValue>
</operation>

<operation id="2318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0">
<![CDATA[
branch1142:2  br label %._crit_edge.1.1.12347

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.1.1.12347:0  %phi_ln28_8 = phi float [ %conv_1_out_0_4_loa, %branch1118 ], [ %conv_1_out_2_4_loa, %branch1120 ], [ %conv_1_out_4_4_loa, %branch1122 ], [ %conv_1_out_6_4_loa, %branch1124 ], [ %conv_1_out_8_4_loa, %branch1126 ], [ %conv_1_out_10_4_lo, %branch1128 ], [ %conv_1_out_12_4_lo, %branch1130 ], [ %conv_1_out_14_4_lo, %branch1132 ], [ %conv_1_out_16_4_lo, %branch1134 ], [ %conv_1_out_18_4_lo, %branch1136 ], [ %conv_1_out_20_4_lo, %branch1138 ], [ %conv_1_out_22_4_lo, %branch1140 ], [ %conv_1_out_24_4_lo, %branch1142 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_8"/></StgValue>
</operation>

<operation id="2320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.12347:1  %bitcast_ln28_14 = bitcast float %phi_ln28_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_14"/></StgValue>
</operation>

<operation id="2321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.12347:2  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.12347:3  %trunc_ln28_14 = trunc i32 %bitcast_ln28_14 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_14"/></StgValue>
</operation>

<operation id="2323" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.1.12347:4  %icmp_ln28_28 = icmp ne i8 %tmp_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_28"/></StgValue>
</operation>

<operation id="2324" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.1.12347:5  %icmp_ln28_29 = icmp eq i23 %trunc_ln28_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_29"/></StgValue>
</operation>

<operation id="2325" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.12347:6  %or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28

]]></Node>
<StgValue><ssdm name="or_ln28_14"/></StgValue>
</operation>

<operation id="2326" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.1.12347:7  %tmp_24 = fcmp ogt float %phi_ln28_8, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2327" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.12347:8  %and_ln28_14 = and i1 %or_ln28_14, %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln28_14"/></StgValue>
</operation>

<operation id="2328" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.12347:9  %select_ln28_8 = select i1 %and_ln28_14, float %phi_ln28_8, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_8"/></StgValue>
</operation>

<operation id="2329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.1.1.12347:10  switch i4 %select_ln28_52, label %branch1116 [
    i4 0, label %branch1092
    i4 1, label %branch1094
    i4 2, label %branch1096
    i4 3, label %branch1098
    i4 4, label %branch1100
    i4 5, label %branch1102
    i4 6, label %branch1104
    i4 7, label %branch1106
    i4 -8, label %branch1108
    i4 -7, label %branch1110
    i4 -6, label %branch1112
    i4 -5, label %branch1114
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="2330" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="5">
<![CDATA[
branch1114:1  %conv_1_out_22_5_lo = load float* %conv_1_out_22_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_5_lo"/></StgValue>
</operation>

<operation id="2331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0">
<![CDATA[
branch1114:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2332" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="5">
<![CDATA[
branch1112:1  %conv_1_out_20_5_lo = load float* %conv_1_out_20_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_5_lo"/></StgValue>
</operation>

<operation id="2333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="0">
<![CDATA[
branch1112:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2334" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="5">
<![CDATA[
branch1110:1  %conv_1_out_18_5_lo = load float* %conv_1_out_18_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_5_lo"/></StgValue>
</operation>

<operation id="2335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0">
<![CDATA[
branch1110:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="5">
<![CDATA[
branch1108:1  %conv_1_out_16_5_lo = load float* %conv_1_out_16_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_5_lo"/></StgValue>
</operation>

<operation id="2337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0">
<![CDATA[
branch1108:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2338" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="5">
<![CDATA[
branch1106:1  %conv_1_out_14_5_lo = load float* %conv_1_out_14_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_5_lo"/></StgValue>
</operation>

<operation id="2339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="0">
<![CDATA[
branch1106:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="5">
<![CDATA[
branch1104:1  %conv_1_out_12_5_lo = load float* %conv_1_out_12_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_5_lo"/></StgValue>
</operation>

<operation id="2341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0">
<![CDATA[
branch1104:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2342" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="5">
<![CDATA[
branch1102:1  %conv_1_out_10_5_lo = load float* %conv_1_out_10_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_5_lo"/></StgValue>
</operation>

<operation id="2343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0">
<![CDATA[
branch1102:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="5">
<![CDATA[
branch1100:1  %conv_1_out_8_5_loa = load float* %conv_1_out_8_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_5_loa"/></StgValue>
</operation>

<operation id="2345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="0">
<![CDATA[
branch1100:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="5">
<![CDATA[
branch1098:1  %conv_1_out_6_5_loa = load float* %conv_1_out_6_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_5_loa"/></StgValue>
</operation>

<operation id="2347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="0">
<![CDATA[
branch1098:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2348" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="5">
<![CDATA[
branch1096:1  %conv_1_out_4_5_loa = load float* %conv_1_out_4_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_5_loa"/></StgValue>
</operation>

<operation id="2349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0">
<![CDATA[
branch1096:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2350" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="5">
<![CDATA[
branch1094:1  %conv_1_out_2_5_loa = load float* %conv_1_out_2_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_5_loa"/></StgValue>
</operation>

<operation id="2351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="0">
<![CDATA[
branch1094:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="5">
<![CDATA[
branch1092:1  %conv_1_out_0_5_loa = load float* %conv_1_out_0_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_5_loa"/></StgValue>
</operation>

<operation id="2353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0">
<![CDATA[
branch1092:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2354" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="5">
<![CDATA[
branch1116:1  %conv_1_out_24_5_lo = load float* %conv_1_out_24_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_5_lo"/></StgValue>
</operation>

<operation id="2355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="0">
<![CDATA[
branch1116:2  br label %._crit_edge.2.0.02293

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2356" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="5">
<![CDATA[
branch1089:1  %conv_1_out_23_4_lo = load float* %conv_1_out_23_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_4_lo"/></StgValue>
</operation>

<operation id="2357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="0">
<![CDATA[
branch1089:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2358" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="5">
<![CDATA[
branch1087:1  %conv_1_out_21_4_lo = load float* %conv_1_out_21_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_4_lo"/></StgValue>
</operation>

<operation id="2359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0">
<![CDATA[
branch1087:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2360" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="5">
<![CDATA[
branch1085:1  %conv_1_out_19_4_lo = load float* %conv_1_out_19_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_4_lo"/></StgValue>
</operation>

<operation id="2361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0">
<![CDATA[
branch1085:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="5">
<![CDATA[
branch1083:1  %conv_1_out_17_4_lo = load float* %conv_1_out_17_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_4_lo"/></StgValue>
</operation>

<operation id="2363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="0">
<![CDATA[
branch1083:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2364" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="5">
<![CDATA[
branch1081:1  %conv_1_out_15_4_lo = load float* %conv_1_out_15_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_4_lo"/></StgValue>
</operation>

<operation id="2365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="0">
<![CDATA[
branch1081:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2366" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="5">
<![CDATA[
branch1079:1  %conv_1_out_13_4_lo = load float* %conv_1_out_13_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_4_lo"/></StgValue>
</operation>

<operation id="2367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="0">
<![CDATA[
branch1079:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2368" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="5">
<![CDATA[
branch1077:1  %conv_1_out_11_4_lo = load float* %conv_1_out_11_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_4_lo"/></StgValue>
</operation>

<operation id="2369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0">
<![CDATA[
branch1077:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2370" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="5">
<![CDATA[
branch1075:1  %conv_1_out_9_4_loa = load float* %conv_1_out_9_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_4_loa"/></StgValue>
</operation>

<operation id="2371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="0">
<![CDATA[
branch1075:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2372" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="5">
<![CDATA[
branch1073:1  %conv_1_out_7_4_loa = load float* %conv_1_out_7_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_4_loa"/></StgValue>
</operation>

<operation id="2373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0">
<![CDATA[
branch1073:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2374" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="5">
<![CDATA[
branch1071:1  %conv_1_out_5_4_loa = load float* %conv_1_out_5_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_4_loa"/></StgValue>
</operation>

<operation id="2375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
branch1071:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2376" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="5">
<![CDATA[
branch1069:1  %conv_1_out_3_4_loa = load float* %conv_1_out_3_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_4_loa"/></StgValue>
</operation>

<operation id="2377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0">
<![CDATA[
branch1069:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2378" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="5">
<![CDATA[
branch1067:1  %conv_1_out_1_4_loa = load float* %conv_1_out_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_4_loa"/></StgValue>
</operation>

<operation id="2379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="0">
<![CDATA[
branch1067:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2380" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="5">
<![CDATA[
branch1091:1  %conv_1_out_25_4_lo = load float* %conv_1_out_25_4_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_4_lo"/></StgValue>
</operation>

<operation id="2381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="0">
<![CDATA[
branch1091:2  br label %._crit_edge.2.0.12239

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2382" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="5">
<![CDATA[
branch1063:1  %conv_1_out_23_5_lo = load float* %conv_1_out_23_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_5_lo"/></StgValue>
</operation>

<operation id="2383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="0">
<![CDATA[
branch1063:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2384" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="5">
<![CDATA[
branch1061:1  %conv_1_out_21_5_lo = load float* %conv_1_out_21_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_5_lo"/></StgValue>
</operation>

<operation id="2385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="0">
<![CDATA[
branch1061:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2386" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="5">
<![CDATA[
branch1059:1  %conv_1_out_19_5_lo = load float* %conv_1_out_19_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_5_lo"/></StgValue>
</operation>

<operation id="2387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="0">
<![CDATA[
branch1059:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2388" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="5">
<![CDATA[
branch1057:1  %conv_1_out_17_5_lo = load float* %conv_1_out_17_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_5_lo"/></StgValue>
</operation>

<operation id="2389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="0">
<![CDATA[
branch1057:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2390" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="5">
<![CDATA[
branch1055:1  %conv_1_out_15_5_lo = load float* %conv_1_out_15_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_5_lo"/></StgValue>
</operation>

<operation id="2391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="0">
<![CDATA[
branch1055:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2392" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="5">
<![CDATA[
branch1053:1  %conv_1_out_13_5_lo = load float* %conv_1_out_13_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_5_lo"/></StgValue>
</operation>

<operation id="2393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="0">
<![CDATA[
branch1053:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2394" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="5">
<![CDATA[
branch1051:1  %conv_1_out_11_5_lo = load float* %conv_1_out_11_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_5_lo"/></StgValue>
</operation>

<operation id="2395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="0">
<![CDATA[
branch1051:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2396" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="5">
<![CDATA[
branch1049:1  %conv_1_out_9_5_loa = load float* %conv_1_out_9_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_5_loa"/></StgValue>
</operation>

<operation id="2397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="0">
<![CDATA[
branch1049:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2398" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="5">
<![CDATA[
branch1047:1  %conv_1_out_7_5_loa = load float* %conv_1_out_7_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_5_loa"/></StgValue>
</operation>

<operation id="2399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="0">
<![CDATA[
branch1047:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2400" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="5">
<![CDATA[
branch1045:1  %conv_1_out_5_5_loa = load float* %conv_1_out_5_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_5_loa"/></StgValue>
</operation>

<operation id="2401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="0">
<![CDATA[
branch1045:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2402" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="5">
<![CDATA[
branch1043:1  %conv_1_out_3_5_loa = load float* %conv_1_out_3_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_5_loa"/></StgValue>
</operation>

<operation id="2403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="0">
<![CDATA[
branch1043:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2404" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="5">
<![CDATA[
branch1041:1  %conv_1_out_1_5_loa = load float* %conv_1_out_1_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_5_loa"/></StgValue>
</operation>

<operation id="2405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="0">
<![CDATA[
branch1041:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2406" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="5">
<![CDATA[
branch1065:1  %conv_1_out_25_5_lo = load float* %conv_1_out_25_5_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_5_lo"/></StgValue>
</operation>

<operation id="2407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0">
<![CDATA[
branch1065:2  br label %._crit_edge.2.1.02185

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2408" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="5">
<![CDATA[
branch1036:1  %conv_1_out_22_6_lo = load float* %conv_1_out_22_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_6_lo"/></StgValue>
</operation>

<operation id="2409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0">
<![CDATA[
branch1036:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2410" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="5">
<![CDATA[
branch1034:1  %conv_1_out_20_6_lo = load float* %conv_1_out_20_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_6_lo"/></StgValue>
</operation>

<operation id="2411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="0">
<![CDATA[
branch1034:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2412" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="5">
<![CDATA[
branch1032:1  %conv_1_out_18_6_lo = load float* %conv_1_out_18_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_6_lo"/></StgValue>
</operation>

<operation id="2413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="0">
<![CDATA[
branch1032:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2414" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="5">
<![CDATA[
branch1030:1  %conv_1_out_16_6_lo = load float* %conv_1_out_16_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_6_lo"/></StgValue>
</operation>

<operation id="2415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="0">
<![CDATA[
branch1030:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2416" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="5">
<![CDATA[
branch1028:1  %conv_1_out_14_6_lo = load float* %conv_1_out_14_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_6_lo"/></StgValue>
</operation>

<operation id="2417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="0">
<![CDATA[
branch1028:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2418" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="5">
<![CDATA[
branch1026:1  %conv_1_out_12_6_lo = load float* %conv_1_out_12_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_6_lo"/></StgValue>
</operation>

<operation id="2419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0">
<![CDATA[
branch1026:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2420" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="5">
<![CDATA[
branch1024:1  %conv_1_out_10_6_lo = load float* %conv_1_out_10_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_6_lo"/></StgValue>
</operation>

<operation id="2421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="0">
<![CDATA[
branch1024:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2422" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="5">
<![CDATA[
branch1022:1  %conv_1_out_8_6_loa = load float* %conv_1_out_8_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_6_loa"/></StgValue>
</operation>

<operation id="2423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="0">
<![CDATA[
branch1022:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2424" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="5">
<![CDATA[
branch1020:1  %conv_1_out_6_6_loa = load float* %conv_1_out_6_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_6_loa"/></StgValue>
</operation>

<operation id="2425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="0">
<![CDATA[
branch1020:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2426" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="5">
<![CDATA[
branch1018:1  %conv_1_out_4_6_loa = load float* %conv_1_out_4_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_6_loa"/></StgValue>
</operation>

<operation id="2427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="0">
<![CDATA[
branch1018:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2428" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="5">
<![CDATA[
branch1016:1  %conv_1_out_2_6_loa = load float* %conv_1_out_2_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_6_loa"/></StgValue>
</operation>

<operation id="2429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="0">
<![CDATA[
branch1016:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2430" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="5">
<![CDATA[
branch1014:1  %conv_1_out_0_6_loa = load float* %conv_1_out_0_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_6_loa"/></StgValue>
</operation>

<operation id="2431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="0">
<![CDATA[
branch1014:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2432" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="5">
<![CDATA[
branch1038:1  %conv_1_out_24_6_lo = load float* %conv_1_out_24_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_6_lo"/></StgValue>
</operation>

<operation id="2433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="0">
<![CDATA[
branch1038:2  br label %._crit_edge.2.1.12131

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.2.1.12131:0  %phi_ln28_12 = phi float [ %conv_1_out_0_6_loa, %branch1014 ], [ %conv_1_out_2_6_loa, %branch1016 ], [ %conv_1_out_4_6_loa, %branch1018 ], [ %conv_1_out_6_6_loa, %branch1020 ], [ %conv_1_out_8_6_loa, %branch1022 ], [ %conv_1_out_10_6_lo, %branch1024 ], [ %conv_1_out_12_6_lo, %branch1026 ], [ %conv_1_out_14_6_lo, %branch1028 ], [ %conv_1_out_16_6_lo, %branch1030 ], [ %conv_1_out_18_6_lo, %branch1032 ], [ %conv_1_out_20_6_lo, %branch1034 ], [ %conv_1_out_22_6_lo, %branch1036 ], [ %conv_1_out_24_6_lo, %branch1038 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_12"/></StgValue>
</operation>

<operation id="2435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.12131:1  %bitcast_ln28_21 = bitcast float %phi_ln28_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_21"/></StgValue>
</operation>

<operation id="2436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.12131:2  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.12131:3  %trunc_ln28_21 = trunc i32 %bitcast_ln28_21 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_21"/></StgValue>
</operation>

<operation id="2438" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.1.12131:4  %icmp_ln28_42 = icmp ne i8 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_42"/></StgValue>
</operation>

<operation id="2439" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.1.12131:5  %icmp_ln28_43 = icmp eq i23 %trunc_ln28_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_43"/></StgValue>
</operation>

<operation id="2440" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.12131:6  %or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42

]]></Node>
<StgValue><ssdm name="or_ln28_21"/></StgValue>
</operation>

<operation id="2441" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.1.12131:7  %tmp_35 = fcmp ogt float %phi_ln28_12, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2442" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.12131:8  %and_ln28_21 = and i1 %or_ln28_21, %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln28_21"/></StgValue>
</operation>

<operation id="2443" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.12131:9  %select_ln28_12 = select i1 %and_ln28_21, float %phi_ln28_12, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_12"/></StgValue>
</operation>

<operation id="2444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.2.1.12131:10  switch i4 %select_ln28_52, label %branch1012 [
    i4 0, label %branch988
    i4 1, label %branch990
    i4 2, label %branch992
    i4 3, label %branch994
    i4 4, label %branch996
    i4 5, label %branch998
    i4 6, label %branch1000
    i4 7, label %branch1002
    i4 -8, label %branch1004
    i4 -7, label %branch1006
    i4 -6, label %branch1008
    i4 -5, label %branch1010
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="2445" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="5">
<![CDATA[
branch1010:1  %conv_1_out_22_7_lo = load float* %conv_1_out_22_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_7_lo"/></StgValue>
</operation>

<operation id="2446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="0">
<![CDATA[
branch1010:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2447" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="5">
<![CDATA[
branch1008:1  %conv_1_out_20_7_lo = load float* %conv_1_out_20_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_7_lo"/></StgValue>
</operation>

<operation id="2448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="0" op_0_bw="0">
<![CDATA[
branch1008:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2449" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="5">
<![CDATA[
branch1006:1  %conv_1_out_18_7_lo = load float* %conv_1_out_18_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_7_lo"/></StgValue>
</operation>

<operation id="2450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="0">
<![CDATA[
branch1006:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2451" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="5">
<![CDATA[
branch1004:1  %conv_1_out_16_7_lo = load float* %conv_1_out_16_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_7_lo"/></StgValue>
</operation>

<operation id="2452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="0">
<![CDATA[
branch1004:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2453" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="5">
<![CDATA[
branch1002:1  %conv_1_out_14_7_lo = load float* %conv_1_out_14_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_7_lo"/></StgValue>
</operation>

<operation id="2454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0">
<![CDATA[
branch1002:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2455" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="5">
<![CDATA[
branch1000:1  %conv_1_out_12_7_lo = load float* %conv_1_out_12_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_7_lo"/></StgValue>
</operation>

<operation id="2456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="0">
<![CDATA[
branch1000:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2457" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="5">
<![CDATA[
branch998:1  %conv_1_out_10_7_lo = load float* %conv_1_out_10_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_7_lo"/></StgValue>
</operation>

<operation id="2458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="0">
<![CDATA[
branch998:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2459" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="5">
<![CDATA[
branch996:1  %conv_1_out_8_7_loa = load float* %conv_1_out_8_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_7_loa"/></StgValue>
</operation>

<operation id="2460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="0">
<![CDATA[
branch996:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2461" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="5">
<![CDATA[
branch994:1  %conv_1_out_6_7_loa = load float* %conv_1_out_6_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_7_loa"/></StgValue>
</operation>

<operation id="2462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0">
<![CDATA[
branch994:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2463" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="5">
<![CDATA[
branch992:1  %conv_1_out_4_7_loa = load float* %conv_1_out_4_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_7_loa"/></StgValue>
</operation>

<operation id="2464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="0" op_0_bw="0">
<![CDATA[
branch992:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2465" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="5">
<![CDATA[
branch990:1  %conv_1_out_2_7_loa = load float* %conv_1_out_2_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_7_loa"/></StgValue>
</operation>

<operation id="2466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="0">
<![CDATA[
branch990:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2467" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="5">
<![CDATA[
branch988:1  %conv_1_out_0_7_loa = load float* %conv_1_out_0_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_7_loa"/></StgValue>
</operation>

<operation id="2468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="0">
<![CDATA[
branch988:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2469" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="5">
<![CDATA[
branch1012:1  %conv_1_out_24_7_lo = load float* %conv_1_out_24_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_7_lo"/></StgValue>
</operation>

<operation id="2470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="0" op_0_bw="0">
<![CDATA[
branch1012:2  br label %._crit_edge.3.0.02077

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2471" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="5">
<![CDATA[
branch985:1  %conv_1_out_23_6_lo = load float* %conv_1_out_23_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_6_lo"/></StgValue>
</operation>

<operation id="2472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="0">
<![CDATA[
branch985:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2473" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="5">
<![CDATA[
branch983:1  %conv_1_out_21_6_lo = load float* %conv_1_out_21_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_6_lo"/></StgValue>
</operation>

<operation id="2474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="0">
<![CDATA[
branch983:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2475" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="5">
<![CDATA[
branch981:1  %conv_1_out_19_6_lo = load float* %conv_1_out_19_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_6_lo"/></StgValue>
</operation>

<operation id="2476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="0" op_0_bw="0">
<![CDATA[
branch981:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2477" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="5">
<![CDATA[
branch979:1  %conv_1_out_17_6_lo = load float* %conv_1_out_17_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_6_lo"/></StgValue>
</operation>

<operation id="2478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="0">
<![CDATA[
branch979:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2479" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="5">
<![CDATA[
branch977:1  %conv_1_out_15_6_lo = load float* %conv_1_out_15_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_6_lo"/></StgValue>
</operation>

<operation id="2480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="0" op_0_bw="0">
<![CDATA[
branch977:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2481" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="5">
<![CDATA[
branch975:1  %conv_1_out_13_6_lo = load float* %conv_1_out_13_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_6_lo"/></StgValue>
</operation>

<operation id="2482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="0" op_0_bw="0">
<![CDATA[
branch975:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2483" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="5">
<![CDATA[
branch973:1  %conv_1_out_11_6_lo = load float* %conv_1_out_11_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_6_lo"/></StgValue>
</operation>

<operation id="2484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0">
<![CDATA[
branch973:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2485" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="5">
<![CDATA[
branch971:1  %conv_1_out_9_6_loa = load float* %conv_1_out_9_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_6_loa"/></StgValue>
</operation>

<operation id="2486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="0">
<![CDATA[
branch971:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2487" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="5">
<![CDATA[
branch969:1  %conv_1_out_7_6_loa = load float* %conv_1_out_7_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_6_loa"/></StgValue>
</operation>

<operation id="2488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="0" op_0_bw="0">
<![CDATA[
branch969:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2489" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="5">
<![CDATA[
branch967:1  %conv_1_out_5_6_loa = load float* %conv_1_out_5_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_6_loa"/></StgValue>
</operation>

<operation id="2490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="0">
<![CDATA[
branch967:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2491" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="5">
<![CDATA[
branch965:1  %conv_1_out_3_6_loa = load float* %conv_1_out_3_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_6_loa"/></StgValue>
</operation>

<operation id="2492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="0">
<![CDATA[
branch965:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2493" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="5">
<![CDATA[
branch963:1  %conv_1_out_1_6_loa = load float* %conv_1_out_1_6_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_6_loa"/></StgValue>
</operation>

<operation id="2494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="0">
<![CDATA[
branch963:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2495" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="5">
<![CDATA[
branch987:1  %conv_1_out_25_6_lo = load float* %conv_1_out_25_6_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_6_lo"/></StgValue>
</operation>

<operation id="2496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="0">
<![CDATA[
branch987:2  br label %._crit_edge.3.0.12023

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2497" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="5">
<![CDATA[
branch959:1  %conv_1_out_23_7_lo = load float* %conv_1_out_23_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_7_lo"/></StgValue>
</operation>

<operation id="2498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="0">
<![CDATA[
branch959:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2499" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="5">
<![CDATA[
branch957:1  %conv_1_out_21_7_lo = load float* %conv_1_out_21_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_7_lo"/></StgValue>
</operation>

<operation id="2500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="0">
<![CDATA[
branch957:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2501" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="5">
<![CDATA[
branch955:1  %conv_1_out_19_7_lo = load float* %conv_1_out_19_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_7_lo"/></StgValue>
</operation>

<operation id="2502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="0" op_0_bw="0">
<![CDATA[
branch955:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2503" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="5">
<![CDATA[
branch953:1  %conv_1_out_17_7_lo = load float* %conv_1_out_17_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_7_lo"/></StgValue>
</operation>

<operation id="2504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="0">
<![CDATA[
branch953:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2505" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="5">
<![CDATA[
branch951:1  %conv_1_out_15_7_lo = load float* %conv_1_out_15_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_7_lo"/></StgValue>
</operation>

<operation id="2506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0">
<![CDATA[
branch951:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2507" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="5">
<![CDATA[
branch949:1  %conv_1_out_13_7_lo = load float* %conv_1_out_13_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_7_lo"/></StgValue>
</operation>

<operation id="2508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="0">
<![CDATA[
branch949:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2509" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="5">
<![CDATA[
branch947:1  %conv_1_out_11_7_lo = load float* %conv_1_out_11_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_7_lo"/></StgValue>
</operation>

<operation id="2510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="0">
<![CDATA[
branch947:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2511" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="5">
<![CDATA[
branch945:1  %conv_1_out_9_7_loa = load float* %conv_1_out_9_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_7_loa"/></StgValue>
</operation>

<operation id="2512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="0">
<![CDATA[
branch945:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2513" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="5">
<![CDATA[
branch943:1  %conv_1_out_7_7_loa = load float* %conv_1_out_7_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_7_loa"/></StgValue>
</operation>

<operation id="2514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="0">
<![CDATA[
branch943:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2515" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="5">
<![CDATA[
branch941:1  %conv_1_out_5_7_loa = load float* %conv_1_out_5_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_7_loa"/></StgValue>
</operation>

<operation id="2516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="0">
<![CDATA[
branch941:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2517" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="5">
<![CDATA[
branch939:1  %conv_1_out_3_7_loa = load float* %conv_1_out_3_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_7_loa"/></StgValue>
</operation>

<operation id="2518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="0">
<![CDATA[
branch939:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2519" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="5">
<![CDATA[
branch937:1  %conv_1_out_1_7_loa = load float* %conv_1_out_1_7_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_7_loa"/></StgValue>
</operation>

<operation id="2520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="0">
<![CDATA[
branch937:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2521" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="5">
<![CDATA[
branch961:1  %conv_1_out_25_7_lo = load float* %conv_1_out_25_7_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_7_lo"/></StgValue>
</operation>

<operation id="2522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="0">
<![CDATA[
branch961:2  br label %._crit_edge.3.1.01969

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2523" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="5">
<![CDATA[
branch932:1  %conv_1_out_22_8_lo = load float* %conv_1_out_22_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_8_lo"/></StgValue>
</operation>

<operation id="2524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="0">
<![CDATA[
branch932:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2525" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="5">
<![CDATA[
branch930:1  %conv_1_out_20_8_lo = load float* %conv_1_out_20_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_8_lo"/></StgValue>
</operation>

<operation id="2526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="0">
<![CDATA[
branch930:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2527" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="5">
<![CDATA[
branch928:1  %conv_1_out_18_8_lo = load float* %conv_1_out_18_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_8_lo"/></StgValue>
</operation>

<operation id="2528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="0">
<![CDATA[
branch928:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2529" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="5">
<![CDATA[
branch926:1  %conv_1_out_16_8_lo = load float* %conv_1_out_16_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_8_lo"/></StgValue>
</operation>

<operation id="2530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0">
<![CDATA[
branch926:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2531" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="5">
<![CDATA[
branch924:1  %conv_1_out_14_8_lo = load float* %conv_1_out_14_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_8_lo"/></StgValue>
</operation>

<operation id="2532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="0" op_0_bw="0">
<![CDATA[
branch924:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2533" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="5">
<![CDATA[
branch922:1  %conv_1_out_12_8_lo = load float* %conv_1_out_12_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_8_lo"/></StgValue>
</operation>

<operation id="2534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="0">
<![CDATA[
branch922:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2535" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="5">
<![CDATA[
branch920:1  %conv_1_out_10_8_lo = load float* %conv_1_out_10_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_8_lo"/></StgValue>
</operation>

<operation id="2536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="0">
<![CDATA[
branch920:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2537" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="5">
<![CDATA[
branch918:1  %conv_1_out_8_8_loa = load float* %conv_1_out_8_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_8_loa"/></StgValue>
</operation>

<operation id="2538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0">
<![CDATA[
branch918:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2539" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="5">
<![CDATA[
branch916:1  %conv_1_out_6_8_loa = load float* %conv_1_out_6_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_8_loa"/></StgValue>
</operation>

<operation id="2540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="0" op_0_bw="0">
<![CDATA[
branch916:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2541" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="5">
<![CDATA[
branch914:1  %conv_1_out_4_8_loa = load float* %conv_1_out_4_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_8_loa"/></StgValue>
</operation>

<operation id="2542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="0" op_0_bw="0">
<![CDATA[
branch914:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2543" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="5">
<![CDATA[
branch912:1  %conv_1_out_2_8_loa = load float* %conv_1_out_2_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_8_loa"/></StgValue>
</operation>

<operation id="2544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="0">
<![CDATA[
branch912:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2545" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="5">
<![CDATA[
branch910:1  %conv_1_out_0_8_loa = load float* %conv_1_out_0_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_8_loa"/></StgValue>
</operation>

<operation id="2546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="0">
<![CDATA[
branch910:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2547" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="5">
<![CDATA[
branch934:1  %conv_1_out_24_8_lo = load float* %conv_1_out_24_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_8_lo"/></StgValue>
</operation>

<operation id="2548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="0">
<![CDATA[
branch934:2  br label %._crit_edge.3.1.11915

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.3.1.11915:0  %phi_ln28_16 = phi float [ %conv_1_out_0_8_loa, %branch910 ], [ %conv_1_out_2_8_loa, %branch912 ], [ %conv_1_out_4_8_loa, %branch914 ], [ %conv_1_out_6_8_loa, %branch916 ], [ %conv_1_out_8_8_loa, %branch918 ], [ %conv_1_out_10_8_lo, %branch920 ], [ %conv_1_out_12_8_lo, %branch922 ], [ %conv_1_out_14_8_lo, %branch924 ], [ %conv_1_out_16_8_lo, %branch926 ], [ %conv_1_out_18_8_lo, %branch928 ], [ %conv_1_out_20_8_lo, %branch930 ], [ %conv_1_out_22_8_lo, %branch932 ], [ %conv_1_out_24_8_lo, %branch934 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_16"/></StgValue>
</operation>

<operation id="2550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.11915:1  %bitcast_ln28_28 = bitcast float %phi_ln28_16 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_28"/></StgValue>
</operation>

<operation id="2551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.1.11915:2  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.11915:3  %trunc_ln28_28 = trunc i32 %bitcast_ln28_28 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_28"/></StgValue>
</operation>

<operation id="2553" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.1.11915:4  %icmp_ln28_56 = icmp ne i8 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_56"/></StgValue>
</operation>

<operation id="2554" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.1.11915:5  %icmp_ln28_57 = icmp eq i23 %trunc_ln28_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_57"/></StgValue>
</operation>

<operation id="2555" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.11915:6  %or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56

]]></Node>
<StgValue><ssdm name="or_ln28_28"/></StgValue>
</operation>

<operation id="2556" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3.1.11915:7  %tmp_46 = fcmp ogt float %phi_ln28_16, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2557" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.11915:8  %and_ln28_28 = and i1 %or_ln28_28, %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln28_28"/></StgValue>
</operation>

<operation id="2558" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3.1.11915:9  %select_ln28_16 = select i1 %and_ln28_28, float %phi_ln28_16, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_16"/></StgValue>
</operation>

<operation id="2559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.3.1.11915:10  switch i4 %select_ln28_52, label %branch908 [
    i4 0, label %branch884
    i4 1, label %branch886
    i4 2, label %branch888
    i4 3, label %branch890
    i4 4, label %branch892
    i4 5, label %branch894
    i4 6, label %branch896
    i4 7, label %branch898
    i4 -8, label %branch900
    i4 -7, label %branch902
    i4 -6, label %branch904
    i4 -5, label %branch906
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="2560" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="5">
<![CDATA[
branch906:1  %conv_1_out_22_9_lo = load float* %conv_1_out_22_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_9_lo"/></StgValue>
</operation>

<operation id="2561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0">
<![CDATA[
branch906:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2562" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="5">
<![CDATA[
branch904:1  %conv_1_out_20_9_lo = load float* %conv_1_out_20_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_9_lo"/></StgValue>
</operation>

<operation id="2563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="0">
<![CDATA[
branch904:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2564" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="5">
<![CDATA[
branch902:1  %conv_1_out_18_9_lo = load float* %conv_1_out_18_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_9_lo"/></StgValue>
</operation>

<operation id="2565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="0">
<![CDATA[
branch902:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2566" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="5">
<![CDATA[
branch900:1  %conv_1_out_16_9_lo = load float* %conv_1_out_16_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_9_lo"/></StgValue>
</operation>

<operation id="2567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="0">
<![CDATA[
branch900:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2568" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="5">
<![CDATA[
branch898:1  %conv_1_out_14_9_lo = load float* %conv_1_out_14_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_9_lo"/></StgValue>
</operation>

<operation id="2569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="0" op_0_bw="0">
<![CDATA[
branch898:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2570" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="5">
<![CDATA[
branch896:1  %conv_1_out_12_9_lo = load float* %conv_1_out_12_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_9_lo"/></StgValue>
</operation>

<operation id="2571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="0" op_0_bw="0">
<![CDATA[
branch896:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2572" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="5">
<![CDATA[
branch894:1  %conv_1_out_10_9_lo = load float* %conv_1_out_10_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_9_lo"/></StgValue>
</operation>

<operation id="2573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="0">
<![CDATA[
branch894:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2574" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="5">
<![CDATA[
branch892:1  %conv_1_out_8_9_loa = load float* %conv_1_out_8_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_9_loa"/></StgValue>
</operation>

<operation id="2575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="0">
<![CDATA[
branch892:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2576" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="5">
<![CDATA[
branch890:1  %conv_1_out_6_9_loa = load float* %conv_1_out_6_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_9_loa"/></StgValue>
</operation>

<operation id="2577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="0" op_0_bw="0">
<![CDATA[
branch890:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2578" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="5">
<![CDATA[
branch888:1  %conv_1_out_4_9_loa = load float* %conv_1_out_4_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_9_loa"/></StgValue>
</operation>

<operation id="2579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="0" op_0_bw="0">
<![CDATA[
branch888:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2580" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="5">
<![CDATA[
branch886:1  %conv_1_out_2_9_loa = load float* %conv_1_out_2_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_9_loa"/></StgValue>
</operation>

<operation id="2581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="0" op_0_bw="0">
<![CDATA[
branch886:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2582" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="5">
<![CDATA[
branch884:1  %conv_1_out_0_9_loa = load float* %conv_1_out_0_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_9_loa"/></StgValue>
</operation>

<operation id="2583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="0">
<![CDATA[
branch884:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2584" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="5">
<![CDATA[
branch908:1  %conv_1_out_24_9_lo = load float* %conv_1_out_24_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_9_lo"/></StgValue>
</operation>

<operation id="2585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="0" op_0_bw="0">
<![CDATA[
branch908:2  br label %._crit_edge.4.0.01861

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2586" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="5">
<![CDATA[
branch881:1  %conv_1_out_23_8_lo = load float* %conv_1_out_23_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_8_lo"/></StgValue>
</operation>

<operation id="2587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="0" op_0_bw="0">
<![CDATA[
branch881:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2588" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="5">
<![CDATA[
branch879:1  %conv_1_out_21_8_lo = load float* %conv_1_out_21_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_8_lo"/></StgValue>
</operation>

<operation id="2589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="0">
<![CDATA[
branch879:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2590" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="5">
<![CDATA[
branch877:1  %conv_1_out_19_8_lo = load float* %conv_1_out_19_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_8_lo"/></StgValue>
</operation>

<operation id="2591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="0">
<![CDATA[
branch877:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2592" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="5">
<![CDATA[
branch875:1  %conv_1_out_17_8_lo = load float* %conv_1_out_17_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_8_lo"/></StgValue>
</operation>

<operation id="2593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="0">
<![CDATA[
branch875:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2594" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="5">
<![CDATA[
branch873:1  %conv_1_out_15_8_lo = load float* %conv_1_out_15_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_8_lo"/></StgValue>
</operation>

<operation id="2595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="0">
<![CDATA[
branch873:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2596" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="5">
<![CDATA[
branch871:1  %conv_1_out_13_8_lo = load float* %conv_1_out_13_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_8_lo"/></StgValue>
</operation>

<operation id="2597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="0">
<![CDATA[
branch871:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2598" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="5">
<![CDATA[
branch869:1  %conv_1_out_11_8_lo = load float* %conv_1_out_11_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_8_lo"/></StgValue>
</operation>

<operation id="2599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0">
<![CDATA[
branch869:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2600" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="5">
<![CDATA[
branch867:1  %conv_1_out_9_8_loa = load float* %conv_1_out_9_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_8_loa"/></StgValue>
</operation>

<operation id="2601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0">
<![CDATA[
branch867:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2602" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="5">
<![CDATA[
branch865:1  %conv_1_out_7_8_loa = load float* %conv_1_out_7_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_8_loa"/></StgValue>
</operation>

<operation id="2603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="0">
<![CDATA[
branch865:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2604" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="5">
<![CDATA[
branch863:1  %conv_1_out_5_8_loa = load float* %conv_1_out_5_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_8_loa"/></StgValue>
</operation>

<operation id="2605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
branch863:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2606" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="5">
<![CDATA[
branch861:1  %conv_1_out_3_8_loa = load float* %conv_1_out_3_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_8_loa"/></StgValue>
</operation>

<operation id="2607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0">
<![CDATA[
branch861:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2608" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="5">
<![CDATA[
branch859:1  %conv_1_out_1_8_loa = load float* %conv_1_out_1_8_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_8_loa"/></StgValue>
</operation>

<operation id="2609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="0">
<![CDATA[
branch859:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2610" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="5">
<![CDATA[
branch883:1  %conv_1_out_25_8_lo = load float* %conv_1_out_25_8_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_8_lo"/></StgValue>
</operation>

<operation id="2611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="0">
<![CDATA[
branch883:2  br label %._crit_edge.4.0.11807

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2612" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="5">
<![CDATA[
branch855:1  %conv_1_out_23_9_lo = load float* %conv_1_out_23_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_9_lo"/></StgValue>
</operation>

<operation id="2613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="0">
<![CDATA[
branch855:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2614" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="5">
<![CDATA[
branch853:1  %conv_1_out_21_9_lo = load float* %conv_1_out_21_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_9_lo"/></StgValue>
</operation>

<operation id="2615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="0" op_0_bw="0">
<![CDATA[
branch853:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2616" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="5">
<![CDATA[
branch851:1  %conv_1_out_19_9_lo = load float* %conv_1_out_19_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_9_lo"/></StgValue>
</operation>

<operation id="2617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0">
<![CDATA[
branch851:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2618" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="5">
<![CDATA[
branch849:1  %conv_1_out_17_9_lo = load float* %conv_1_out_17_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_9_lo"/></StgValue>
</operation>

<operation id="2619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="0" op_0_bw="0">
<![CDATA[
branch849:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2620" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="5">
<![CDATA[
branch847:1  %conv_1_out_15_9_lo = load float* %conv_1_out_15_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_9_lo"/></StgValue>
</operation>

<operation id="2621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="0" op_0_bw="0">
<![CDATA[
branch847:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2622" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="5">
<![CDATA[
branch845:1  %conv_1_out_13_9_lo = load float* %conv_1_out_13_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_9_lo"/></StgValue>
</operation>

<operation id="2623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="0">
<![CDATA[
branch845:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2624" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="5">
<![CDATA[
branch843:1  %conv_1_out_11_9_lo = load float* %conv_1_out_11_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_9_lo"/></StgValue>
</operation>

<operation id="2625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="0" op_0_bw="0">
<![CDATA[
branch843:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2626" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="5">
<![CDATA[
branch841:1  %conv_1_out_9_9_loa = load float* %conv_1_out_9_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_9_loa"/></StgValue>
</operation>

<operation id="2627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="0" op_0_bw="0">
<![CDATA[
branch841:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2628" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="5">
<![CDATA[
branch839:1  %conv_1_out_7_9_loa = load float* %conv_1_out_7_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_9_loa"/></StgValue>
</operation>

<operation id="2629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="0">
<![CDATA[
branch839:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2630" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="5">
<![CDATA[
branch837:1  %conv_1_out_5_9_loa = load float* %conv_1_out_5_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_9_loa"/></StgValue>
</operation>

<operation id="2631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="0" op_0_bw="0">
<![CDATA[
branch837:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2632" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="5">
<![CDATA[
branch835:1  %conv_1_out_3_9_loa = load float* %conv_1_out_3_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_9_loa"/></StgValue>
</operation>

<operation id="2633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="0" op_0_bw="0">
<![CDATA[
branch835:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2634" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="5">
<![CDATA[
branch833:1  %conv_1_out_1_9_loa = load float* %conv_1_out_1_9_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_9_loa"/></StgValue>
</operation>

<operation id="2635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="0">
<![CDATA[
branch833:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2636" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="5">
<![CDATA[
branch857:1  %conv_1_out_25_9_lo = load float* %conv_1_out_25_9_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_9_lo"/></StgValue>
</operation>

<operation id="2637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="0" op_0_bw="0">
<![CDATA[
branch857:2  br label %._crit_edge.4.1.01753

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2638" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="5">
<![CDATA[
branch828:1  %conv_1_out_22_10_l = load float* %conv_1_out_22_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_10_l"/></StgValue>
</operation>

<operation id="2639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="0" op_0_bw="0">
<![CDATA[
branch828:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2640" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="5">
<![CDATA[
branch826:1  %conv_1_out_20_10_l = load float* %conv_1_out_20_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_10_l"/></StgValue>
</operation>

<operation id="2641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="0" op_0_bw="0">
<![CDATA[
branch826:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2642" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="5">
<![CDATA[
branch824:1  %conv_1_out_18_10_l = load float* %conv_1_out_18_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_10_l"/></StgValue>
</operation>

<operation id="2643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="0" op_0_bw="0">
<![CDATA[
branch824:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2644" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="5">
<![CDATA[
branch822:1  %conv_1_out_16_10_l = load float* %conv_1_out_16_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_10_l"/></StgValue>
</operation>

<operation id="2645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="0" op_0_bw="0">
<![CDATA[
branch822:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2646" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="5">
<![CDATA[
branch820:1  %conv_1_out_14_10_l = load float* %conv_1_out_14_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_10_l"/></StgValue>
</operation>

<operation id="2647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="0" op_0_bw="0">
<![CDATA[
branch820:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2648" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="5">
<![CDATA[
branch818:1  %conv_1_out_12_10_l = load float* %conv_1_out_12_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_10_l"/></StgValue>
</operation>

<operation id="2649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="0" op_0_bw="0">
<![CDATA[
branch818:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2650" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="32" op_0_bw="5">
<![CDATA[
branch816:1  %conv_1_out_10_10_l = load float* %conv_1_out_10_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_10_l"/></StgValue>
</operation>

<operation id="2651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="0" op_0_bw="0">
<![CDATA[
branch816:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2652" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="5">
<![CDATA[
branch814:1  %conv_1_out_8_10_lo = load float* %conv_1_out_8_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_10_lo"/></StgValue>
</operation>

<operation id="2653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="0" op_0_bw="0">
<![CDATA[
branch814:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2654" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="5">
<![CDATA[
branch812:1  %conv_1_out_6_10_lo = load float* %conv_1_out_6_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_10_lo"/></StgValue>
</operation>

<operation id="2655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="0" op_0_bw="0">
<![CDATA[
branch812:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2656" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="5">
<![CDATA[
branch810:1  %conv_1_out_4_10_lo = load float* %conv_1_out_4_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_10_lo"/></StgValue>
</operation>

<operation id="2657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="0" op_0_bw="0">
<![CDATA[
branch810:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2658" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="32" op_0_bw="5">
<![CDATA[
branch808:1  %conv_1_out_2_10_lo = load float* %conv_1_out_2_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_10_lo"/></StgValue>
</operation>

<operation id="2659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="0" op_0_bw="0">
<![CDATA[
branch808:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2660" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="5">
<![CDATA[
branch806:1  %conv_1_out_0_10_lo = load float* %conv_1_out_0_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_10_lo"/></StgValue>
</operation>

<operation id="2661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="0" op_0_bw="0">
<![CDATA[
branch806:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2662" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="5">
<![CDATA[
branch830:1  %conv_1_out_24_10_l = load float* %conv_1_out_24_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_10_l"/></StgValue>
</operation>

<operation id="2663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="0">
<![CDATA[
branch830:2  br label %._crit_edge.4.1.11699

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.4.1.11699:0  %phi_ln28_20 = phi float [ %conv_1_out_0_10_lo, %branch806 ], [ %conv_1_out_2_10_lo, %branch808 ], [ %conv_1_out_4_10_lo, %branch810 ], [ %conv_1_out_6_10_lo, %branch812 ], [ %conv_1_out_8_10_lo, %branch814 ], [ %conv_1_out_10_10_l, %branch816 ], [ %conv_1_out_12_10_l, %branch818 ], [ %conv_1_out_14_10_l, %branch820 ], [ %conv_1_out_16_10_l, %branch822 ], [ %conv_1_out_18_10_l, %branch824 ], [ %conv_1_out_20_10_l, %branch826 ], [ %conv_1_out_22_10_l, %branch828 ], [ %conv_1_out_24_10_l, %branch830 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_20"/></StgValue>
</operation>

<operation id="2665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.11699:1  %bitcast_ln28_35 = bitcast float %phi_ln28_20 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_35"/></StgValue>
</operation>

<operation id="2666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.1.11699:2  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.11699:3  %trunc_ln28_35 = trunc i32 %bitcast_ln28_35 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_35"/></StgValue>
</operation>

<operation id="2668" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.1.11699:4  %icmp_ln28_70 = icmp ne i8 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_70"/></StgValue>
</operation>

<operation id="2669" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.1.11699:5  %icmp_ln28_71 = icmp eq i23 %trunc_ln28_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_71"/></StgValue>
</operation>

<operation id="2670" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.11699:6  %or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70

]]></Node>
<StgValue><ssdm name="or_ln28_35"/></StgValue>
</operation>

<operation id="2671" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4.1.11699:7  %tmp_57 = fcmp ogt float %phi_ln28_20, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2672" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.11699:8  %and_ln28_35 = and i1 %or_ln28_35, %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln28_35"/></StgValue>
</operation>

<operation id="2673" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4.1.11699:9  %select_ln28_20 = select i1 %and_ln28_35, float %phi_ln28_20, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_20"/></StgValue>
</operation>

<operation id="2674" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.4.1.11699:10  switch i4 %select_ln28_52, label %branch804 [
    i4 0, label %branch780
    i4 1, label %branch782
    i4 2, label %branch784
    i4 3, label %branch786
    i4 4, label %branch788
    i4 5, label %branch790
    i4 6, label %branch792
    i4 7, label %branch794
    i4 -8, label %branch796
    i4 -7, label %branch798
    i4 -6, label %branch800
    i4 -5, label %branch802
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="2675" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="5">
<![CDATA[
branch802:1  %conv_1_out_22_11_l = load float* %conv_1_out_22_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_11_l"/></StgValue>
</operation>

<operation id="2676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="0" op_0_bw="0">
<![CDATA[
branch802:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2677" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="5">
<![CDATA[
branch800:1  %conv_1_out_20_11_l = load float* %conv_1_out_20_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_11_l"/></StgValue>
</operation>

<operation id="2678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="0">
<![CDATA[
branch800:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2679" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="5">
<![CDATA[
branch798:1  %conv_1_out_18_11_l = load float* %conv_1_out_18_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_11_l"/></StgValue>
</operation>

<operation id="2680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="0" op_0_bw="0">
<![CDATA[
branch798:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2681" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="5">
<![CDATA[
branch796:1  %conv_1_out_16_11_l = load float* %conv_1_out_16_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_11_l"/></StgValue>
</operation>

<operation id="2682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="0" op_0_bw="0">
<![CDATA[
branch796:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2683" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="5">
<![CDATA[
branch794:1  %conv_1_out_14_11_l = load float* %conv_1_out_14_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_11_l"/></StgValue>
</operation>

<operation id="2684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="0" op_0_bw="0">
<![CDATA[
branch794:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2685" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="5">
<![CDATA[
branch792:1  %conv_1_out_12_11_l = load float* %conv_1_out_12_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_11_l"/></StgValue>
</operation>

<operation id="2686" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="0">
<![CDATA[
branch792:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2687" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="32" op_0_bw="5">
<![CDATA[
branch790:1  %conv_1_out_10_11_l = load float* %conv_1_out_10_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_11_l"/></StgValue>
</operation>

<operation id="2688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="0" op_0_bw="0">
<![CDATA[
branch790:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2689" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="5">
<![CDATA[
branch788:1  %conv_1_out_8_11_lo = load float* %conv_1_out_8_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_11_lo"/></StgValue>
</operation>

<operation id="2690" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="0">
<![CDATA[
branch788:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2691" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="32" op_0_bw="5">
<![CDATA[
branch786:1  %conv_1_out_6_11_lo = load float* %conv_1_out_6_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_11_lo"/></StgValue>
</operation>

<operation id="2692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="0" op_0_bw="0">
<![CDATA[
branch786:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2693" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="32" op_0_bw="5">
<![CDATA[
branch784:1  %conv_1_out_4_11_lo = load float* %conv_1_out_4_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_11_lo"/></StgValue>
</operation>

<operation id="2694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="0">
<![CDATA[
branch784:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2695" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="5">
<![CDATA[
branch782:1  %conv_1_out_2_11_lo = load float* %conv_1_out_2_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_11_lo"/></StgValue>
</operation>

<operation id="2696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="0">
<![CDATA[
branch782:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2697" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="5">
<![CDATA[
branch780:1  %conv_1_out_0_11_lo = load float* %conv_1_out_0_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_11_lo"/></StgValue>
</operation>

<operation id="2698" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="0" op_0_bw="0">
<![CDATA[
branch780:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2699" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="5">
<![CDATA[
branch804:1  %conv_1_out_24_11_l = load float* %conv_1_out_24_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_11_l"/></StgValue>
</operation>

<operation id="2700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="0">
<![CDATA[
branch804:2  br label %._crit_edge.5.0.01645

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2701" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="5">
<![CDATA[
branch777:1  %conv_1_out_23_10_l = load float* %conv_1_out_23_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_10_l"/></StgValue>
</operation>

<operation id="2702" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="0">
<![CDATA[
branch777:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2703" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="5">
<![CDATA[
branch775:1  %conv_1_out_21_10_l = load float* %conv_1_out_21_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_10_l"/></StgValue>
</operation>

<operation id="2704" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="0" op_0_bw="0">
<![CDATA[
branch775:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2705" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="5">
<![CDATA[
branch773:1  %conv_1_out_19_10_l = load float* %conv_1_out_19_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_10_l"/></StgValue>
</operation>

<operation id="2706" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="0" op_0_bw="0">
<![CDATA[
branch773:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2707" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="5">
<![CDATA[
branch771:1  %conv_1_out_17_10_l = load float* %conv_1_out_17_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_10_l"/></StgValue>
</operation>

<operation id="2708" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="0" op_0_bw="0">
<![CDATA[
branch771:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2709" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="5">
<![CDATA[
branch769:1  %conv_1_out_15_10_l = load float* %conv_1_out_15_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_10_l"/></StgValue>
</operation>

<operation id="2710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="0" op_0_bw="0">
<![CDATA[
branch769:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2711" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="5">
<![CDATA[
branch767:1  %conv_1_out_13_10_l = load float* %conv_1_out_13_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_10_l"/></StgValue>
</operation>

<operation id="2712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="0" op_0_bw="0">
<![CDATA[
branch767:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2713" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="5">
<![CDATA[
branch765:1  %conv_1_out_11_10_l = load float* %conv_1_out_11_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_10_l"/></StgValue>
</operation>

<operation id="2714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="0" op_0_bw="0">
<![CDATA[
branch765:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2715" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="5">
<![CDATA[
branch763:1  %conv_1_out_9_10_lo = load float* %conv_1_out_9_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_10_lo"/></StgValue>
</operation>

<operation id="2716" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="0" op_0_bw="0">
<![CDATA[
branch763:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2717" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="5">
<![CDATA[
branch761:1  %conv_1_out_7_10_lo = load float* %conv_1_out_7_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_10_lo"/></StgValue>
</operation>

<operation id="2718" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="0">
<![CDATA[
branch761:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2719" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="5">
<![CDATA[
branch759:1  %conv_1_out_5_10_lo = load float* %conv_1_out_5_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_10_lo"/></StgValue>
</operation>

<operation id="2720" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="0" op_0_bw="0">
<![CDATA[
branch759:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2721" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="5">
<![CDATA[
branch757:1  %conv_1_out_3_10_lo = load float* %conv_1_out_3_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_10_lo"/></StgValue>
</operation>

<operation id="2722" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="0" op_0_bw="0">
<![CDATA[
branch757:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2723" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="5">
<![CDATA[
branch755:1  %conv_1_out_1_10_lo = load float* %conv_1_out_1_10_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_10_lo"/></StgValue>
</operation>

<operation id="2724" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="0">
<![CDATA[
branch755:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2725" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="5">
<![CDATA[
branch779:1  %conv_1_out_25_10_l = load float* %conv_1_out_25_10_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_10_l"/></StgValue>
</operation>

<operation id="2726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="0">
<![CDATA[
branch779:2  br label %._crit_edge.5.0.11591

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2727" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="5">
<![CDATA[
branch751:1  %conv_1_out_23_11_l = load float* %conv_1_out_23_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_11_l"/></StgValue>
</operation>

<operation id="2728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="0">
<![CDATA[
branch751:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2729" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="5">
<![CDATA[
branch749:1  %conv_1_out_21_11_l = load float* %conv_1_out_21_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_11_l"/></StgValue>
</operation>

<operation id="2730" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="0">
<![CDATA[
branch749:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2731" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="5">
<![CDATA[
branch747:1  %conv_1_out_19_11_l = load float* %conv_1_out_19_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_11_l"/></StgValue>
</operation>

<operation id="2732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="0">
<![CDATA[
branch747:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2733" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="5">
<![CDATA[
branch745:1  %conv_1_out_17_11_l = load float* %conv_1_out_17_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_11_l"/></StgValue>
</operation>

<operation id="2734" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="0">
<![CDATA[
branch745:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2735" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="5">
<![CDATA[
branch743:1  %conv_1_out_15_11_l = load float* %conv_1_out_15_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_11_l"/></StgValue>
</operation>

<operation id="2736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0">
<![CDATA[
branch743:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2737" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="5">
<![CDATA[
branch741:1  %conv_1_out_13_11_l = load float* %conv_1_out_13_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_11_l"/></StgValue>
</operation>

<operation id="2738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="0">
<![CDATA[
branch741:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2739" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="5">
<![CDATA[
branch739:1  %conv_1_out_11_11_l = load float* %conv_1_out_11_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_11_l"/></StgValue>
</operation>

<operation id="2740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="0">
<![CDATA[
branch739:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2741" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="5">
<![CDATA[
branch737:1  %conv_1_out_9_11_lo = load float* %conv_1_out_9_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_11_lo"/></StgValue>
</operation>

<operation id="2742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="0">
<![CDATA[
branch737:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2743" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="5">
<![CDATA[
branch735:1  %conv_1_out_7_11_lo = load float* %conv_1_out_7_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_11_lo"/></StgValue>
</operation>

<operation id="2744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="0">
<![CDATA[
branch735:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2745" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="5">
<![CDATA[
branch733:1  %conv_1_out_5_11_lo = load float* %conv_1_out_5_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_11_lo"/></StgValue>
</operation>

<operation id="2746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="0">
<![CDATA[
branch733:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2747" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="5">
<![CDATA[
branch731:1  %conv_1_out_3_11_lo = load float* %conv_1_out_3_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_11_lo"/></StgValue>
</operation>

<operation id="2748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="0">
<![CDATA[
branch731:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2749" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="5">
<![CDATA[
branch729:1  %conv_1_out_1_11_lo = load float* %conv_1_out_1_11_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_11_lo"/></StgValue>
</operation>

<operation id="2750" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="0" op_0_bw="0">
<![CDATA[
branch729:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2751" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="5">
<![CDATA[
branch753:1  %conv_1_out_25_11_l = load float* %conv_1_out_25_11_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_11_l"/></StgValue>
</operation>

<operation id="2752" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="0">
<![CDATA[
branch753:2  br label %._crit_edge.5.1.01537

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2753" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="5">
<![CDATA[
branch724:1  %conv_1_out_22_12_l = load float* %conv_1_out_22_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_12_l"/></StgValue>
</operation>

<operation id="2754" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="0" op_0_bw="0">
<![CDATA[
branch724:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2755" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="5">
<![CDATA[
branch722:1  %conv_1_out_20_12_l = load float* %conv_1_out_20_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_12_l"/></StgValue>
</operation>

<operation id="2756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="0">
<![CDATA[
branch722:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2757" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="5">
<![CDATA[
branch720:1  %conv_1_out_18_12_l = load float* %conv_1_out_18_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_12_l"/></StgValue>
</operation>

<operation id="2758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0">
<![CDATA[
branch720:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2759" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="5">
<![CDATA[
branch718:1  %conv_1_out_16_12_l = load float* %conv_1_out_16_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_12_l"/></StgValue>
</operation>

<operation id="2760" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="0">
<![CDATA[
branch718:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2761" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="5">
<![CDATA[
branch716:1  %conv_1_out_14_12_l = load float* %conv_1_out_14_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_12_l"/></StgValue>
</operation>

<operation id="2762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="0">
<![CDATA[
branch716:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2763" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="5">
<![CDATA[
branch714:1  %conv_1_out_12_12_l = load float* %conv_1_out_12_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_12_l"/></StgValue>
</operation>

<operation id="2764" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="0">
<![CDATA[
branch714:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2765" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="5">
<![CDATA[
branch712:1  %conv_1_out_10_12_l = load float* %conv_1_out_10_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_12_l"/></StgValue>
</operation>

<operation id="2766" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="0">
<![CDATA[
branch712:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2767" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="5">
<![CDATA[
branch710:1  %conv_1_out_8_12_lo = load float* %conv_1_out_8_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_12_lo"/></StgValue>
</operation>

<operation id="2768" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="0">
<![CDATA[
branch710:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2769" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="5">
<![CDATA[
branch708:1  %conv_1_out_6_12_lo = load float* %conv_1_out_6_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_12_lo"/></StgValue>
</operation>

<operation id="2770" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0">
<![CDATA[
branch708:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2771" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="5">
<![CDATA[
branch706:1  %conv_1_out_4_12_lo = load float* %conv_1_out_4_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_12_lo"/></StgValue>
</operation>

<operation id="2772" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="0">
<![CDATA[
branch706:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2773" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="5">
<![CDATA[
branch704:1  %conv_1_out_2_12_lo = load float* %conv_1_out_2_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_12_lo"/></StgValue>
</operation>

<operation id="2774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="0">
<![CDATA[
branch704:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2775" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="5">
<![CDATA[
branch702:1  %conv_1_out_0_12_lo = load float* %conv_1_out_0_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_12_lo"/></StgValue>
</operation>

<operation id="2776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="0">
<![CDATA[
branch702:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2777" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="5">
<![CDATA[
branch726:1  %conv_1_out_24_12_l = load float* %conv_1_out_24_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_12_l"/></StgValue>
</operation>

<operation id="2778" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="0">
<![CDATA[
branch726:2  br label %._crit_edge.5.1.11483

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.5.1.11483:0  %phi_ln28_24 = phi float [ %conv_1_out_0_12_lo, %branch702 ], [ %conv_1_out_2_12_lo, %branch704 ], [ %conv_1_out_4_12_lo, %branch706 ], [ %conv_1_out_6_12_lo, %branch708 ], [ %conv_1_out_8_12_lo, %branch710 ], [ %conv_1_out_10_12_l, %branch712 ], [ %conv_1_out_12_12_l, %branch714 ], [ %conv_1_out_14_12_l, %branch716 ], [ %conv_1_out_16_12_l, %branch718 ], [ %conv_1_out_18_12_l, %branch720 ], [ %conv_1_out_20_12_l, %branch722 ], [ %conv_1_out_22_12_l, %branch724 ], [ %conv_1_out_24_12_l, %branch726 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_24"/></StgValue>
</operation>

<operation id="2780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.11483:1  %bitcast_ln28_42 = bitcast float %phi_ln28_24 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_42"/></StgValue>
</operation>

<operation id="2781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.1.11483:2  %tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2782" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.11483:3  %trunc_ln28_42 = trunc i32 %bitcast_ln28_42 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_42"/></StgValue>
</operation>

<operation id="2783" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.1.11483:4  %icmp_ln28_84 = icmp ne i8 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_84"/></StgValue>
</operation>

<operation id="2784" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.1.11483:5  %icmp_ln28_85 = icmp eq i23 %trunc_ln28_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_85"/></StgValue>
</operation>

<operation id="2785" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.11483:6  %or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84

]]></Node>
<StgValue><ssdm name="or_ln28_42"/></StgValue>
</operation>

<operation id="2786" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5.1.11483:7  %tmp_68 = fcmp ogt float %phi_ln28_24, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2787" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.11483:8  %and_ln28_42 = and i1 %or_ln28_42, %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln28_42"/></StgValue>
</operation>

<operation id="2788" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5.1.11483:9  %select_ln28_24 = select i1 %and_ln28_42, float %phi_ln28_24, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_24"/></StgValue>
</operation>

<operation id="2789" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.5.1.11483:10  switch i4 %select_ln28_52, label %branch700 [
    i4 0, label %branch676
    i4 1, label %branch678
    i4 2, label %branch680
    i4 3, label %branch682
    i4 4, label %branch684
    i4 5, label %branch686
    i4 6, label %branch688
    i4 7, label %branch690
    i4 -8, label %branch692
    i4 -7, label %branch694
    i4 -6, label %branch696
    i4 -5, label %branch698
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="2790" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="5">
<![CDATA[
branch698:1  %conv_1_out_22_13_l = load float* %conv_1_out_22_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_13_l"/></StgValue>
</operation>

<operation id="2791" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="0">
<![CDATA[
branch698:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2792" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="5">
<![CDATA[
branch696:1  %conv_1_out_20_13_l = load float* %conv_1_out_20_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_13_l"/></StgValue>
</operation>

<operation id="2793" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="0" op_0_bw="0">
<![CDATA[
branch696:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2794" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="5">
<![CDATA[
branch694:1  %conv_1_out_18_13_l = load float* %conv_1_out_18_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_13_l"/></StgValue>
</operation>

<operation id="2795" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="0">
<![CDATA[
branch694:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2796" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="5">
<![CDATA[
branch692:1  %conv_1_out_16_13_l = load float* %conv_1_out_16_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_13_l"/></StgValue>
</operation>

<operation id="2797" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="0">
<![CDATA[
branch692:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2798" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="5">
<![CDATA[
branch690:1  %conv_1_out_14_13_l = load float* %conv_1_out_14_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_13_l"/></StgValue>
</operation>

<operation id="2799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="0">
<![CDATA[
branch690:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2800" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="5">
<![CDATA[
branch688:1  %conv_1_out_12_13_l = load float* %conv_1_out_12_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_13_l"/></StgValue>
</operation>

<operation id="2801" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="0">
<![CDATA[
branch688:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2802" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="5">
<![CDATA[
branch686:1  %conv_1_out_10_13_l = load float* %conv_1_out_10_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_13_l"/></StgValue>
</operation>

<operation id="2803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="0">
<![CDATA[
branch686:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2804" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="32" op_0_bw="5">
<![CDATA[
branch684:1  %conv_1_out_8_13_lo = load float* %conv_1_out_8_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_13_lo"/></StgValue>
</operation>

<operation id="2805" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="0">
<![CDATA[
branch684:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2806" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="5">
<![CDATA[
branch682:1  %conv_1_out_6_13_lo = load float* %conv_1_out_6_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_13_lo"/></StgValue>
</operation>

<operation id="2807" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="0">
<![CDATA[
branch682:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2808" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="5">
<![CDATA[
branch680:1  %conv_1_out_4_13_lo = load float* %conv_1_out_4_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_13_lo"/></StgValue>
</operation>

<operation id="2809" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="0">
<![CDATA[
branch680:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2810" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="5">
<![CDATA[
branch678:1  %conv_1_out_2_13_lo = load float* %conv_1_out_2_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_13_lo"/></StgValue>
</operation>

<operation id="2811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="0">
<![CDATA[
branch678:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2812" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="5">
<![CDATA[
branch676:1  %conv_1_out_0_13_lo = load float* %conv_1_out_0_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_13_lo"/></StgValue>
</operation>

<operation id="2813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0">
<![CDATA[
branch676:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2814" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="5">
<![CDATA[
branch700:1  %conv_1_out_24_13_l = load float* %conv_1_out_24_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_13_l"/></StgValue>
</operation>

<operation id="2815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="0">
<![CDATA[
branch700:2  br label %._crit_edge.6.0.01429

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2816" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="5">
<![CDATA[
branch673:1  %conv_1_out_23_12_l = load float* %conv_1_out_23_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_12_l"/></StgValue>
</operation>

<operation id="2817" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0">
<![CDATA[
branch673:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2818" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="5">
<![CDATA[
branch671:1  %conv_1_out_21_12_l = load float* %conv_1_out_21_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_12_l"/></StgValue>
</operation>

<operation id="2819" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="0">
<![CDATA[
branch671:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2820" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="5">
<![CDATA[
branch669:1  %conv_1_out_19_12_l = load float* %conv_1_out_19_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_12_l"/></StgValue>
</operation>

<operation id="2821" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="0">
<![CDATA[
branch669:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2822" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="5">
<![CDATA[
branch667:1  %conv_1_out_17_12_l = load float* %conv_1_out_17_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_12_l"/></StgValue>
</operation>

<operation id="2823" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="0">
<![CDATA[
branch667:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2824" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="5">
<![CDATA[
branch665:1  %conv_1_out_15_12_l = load float* %conv_1_out_15_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_12_l"/></StgValue>
</operation>

<operation id="2825" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="0">
<![CDATA[
branch665:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2826" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="5">
<![CDATA[
branch663:1  %conv_1_out_13_12_l = load float* %conv_1_out_13_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_12_l"/></StgValue>
</operation>

<operation id="2827" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="0">
<![CDATA[
branch663:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2828" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="5">
<![CDATA[
branch661:1  %conv_1_out_11_12_l = load float* %conv_1_out_11_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_12_l"/></StgValue>
</operation>

<operation id="2829" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0">
<![CDATA[
branch661:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2830" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="5">
<![CDATA[
branch659:1  %conv_1_out_9_12_lo = load float* %conv_1_out_9_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_12_lo"/></StgValue>
</operation>

<operation id="2831" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="0">
<![CDATA[
branch659:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2832" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="5">
<![CDATA[
branch657:1  %conv_1_out_7_12_lo = load float* %conv_1_out_7_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_12_lo"/></StgValue>
</operation>

<operation id="2833" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0">
<![CDATA[
branch657:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2834" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="5">
<![CDATA[
branch655:1  %conv_1_out_5_12_lo = load float* %conv_1_out_5_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_12_lo"/></StgValue>
</operation>

<operation id="2835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="0">
<![CDATA[
branch655:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2836" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="5">
<![CDATA[
branch653:1  %conv_1_out_3_12_lo = load float* %conv_1_out_3_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_12_lo"/></StgValue>
</operation>

<operation id="2837" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="0">
<![CDATA[
branch653:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2838" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="5">
<![CDATA[
branch651:1  %conv_1_out_1_12_lo = load float* %conv_1_out_1_12_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_12_lo"/></StgValue>
</operation>

<operation id="2839" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="0">
<![CDATA[
branch651:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2840" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="5">
<![CDATA[
branch675:1  %conv_1_out_25_12_l = load float* %conv_1_out_25_12_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_12_l"/></StgValue>
</operation>

<operation id="2841" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="0">
<![CDATA[
branch675:2  br label %._crit_edge.6.0.11375

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2842" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="5">
<![CDATA[
branch647:1  %conv_1_out_23_13_l = load float* %conv_1_out_23_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_13_l"/></StgValue>
</operation>

<operation id="2843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="0">
<![CDATA[
branch647:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2844" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="5">
<![CDATA[
branch645:1  %conv_1_out_21_13_l = load float* %conv_1_out_21_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_13_l"/></StgValue>
</operation>

<operation id="2845" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="0">
<![CDATA[
branch645:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2846" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="5">
<![CDATA[
branch643:1  %conv_1_out_19_13_l = load float* %conv_1_out_19_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_13_l"/></StgValue>
</operation>

<operation id="2847" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="0">
<![CDATA[
branch643:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2848" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="5">
<![CDATA[
branch641:1  %conv_1_out_17_13_l = load float* %conv_1_out_17_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_13_l"/></StgValue>
</operation>

<operation id="2849" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="0">
<![CDATA[
branch641:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2850" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="5">
<![CDATA[
branch639:1  %conv_1_out_15_13_l = load float* %conv_1_out_15_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_13_l"/></StgValue>
</operation>

<operation id="2851" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0">
<![CDATA[
branch639:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2852" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="5">
<![CDATA[
branch637:1  %conv_1_out_13_13_l = load float* %conv_1_out_13_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_13_l"/></StgValue>
</operation>

<operation id="2853" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="0">
<![CDATA[
branch637:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2854" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="5">
<![CDATA[
branch635:1  %conv_1_out_11_13_l = load float* %conv_1_out_11_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_13_l"/></StgValue>
</operation>

<operation id="2855" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="0">
<![CDATA[
branch635:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2856" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="5">
<![CDATA[
branch633:1  %conv_1_out_9_13_lo = load float* %conv_1_out_9_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_13_lo"/></StgValue>
</operation>

<operation id="2857" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="0">
<![CDATA[
branch633:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2858" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="5">
<![CDATA[
branch631:1  %conv_1_out_7_13_lo = load float* %conv_1_out_7_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_13_lo"/></StgValue>
</operation>

<operation id="2859" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="0" op_0_bw="0">
<![CDATA[
branch631:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2860" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="5">
<![CDATA[
branch629:1  %conv_1_out_5_13_lo = load float* %conv_1_out_5_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_13_lo"/></StgValue>
</operation>

<operation id="2861" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="0">
<![CDATA[
branch629:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2862" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="5">
<![CDATA[
branch627:1  %conv_1_out_3_13_lo = load float* %conv_1_out_3_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_13_lo"/></StgValue>
</operation>

<operation id="2863" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="0">
<![CDATA[
branch627:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2864" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="5">
<![CDATA[
branch625:1  %conv_1_out_1_13_lo = load float* %conv_1_out_1_13_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_13_lo"/></StgValue>
</operation>

<operation id="2865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="0">
<![CDATA[
branch625:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2866" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="5">
<![CDATA[
branch649:1  %conv_1_out_25_13_l = load float* %conv_1_out_25_13_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_13_l"/></StgValue>
</operation>

<operation id="2867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="0">
<![CDATA[
branch649:2  br label %._crit_edge.6.1.01321

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2868" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="5">
<![CDATA[
branch620:1  %conv_1_out_22_14_l = load float* %conv_1_out_22_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_14_l"/></StgValue>
</operation>

<operation id="2869" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="0">
<![CDATA[
branch620:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2870" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="5">
<![CDATA[
branch618:1  %conv_1_out_20_14_l = load float* %conv_1_out_20_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_14_l"/></StgValue>
</operation>

<operation id="2871" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="0">
<![CDATA[
branch618:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2872" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="32" op_0_bw="5">
<![CDATA[
branch616:1  %conv_1_out_18_14_l = load float* %conv_1_out_18_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_14_l"/></StgValue>
</operation>

<operation id="2873" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="0">
<![CDATA[
branch616:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2874" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="5">
<![CDATA[
branch614:1  %conv_1_out_16_14_l = load float* %conv_1_out_16_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_14_l"/></StgValue>
</operation>

<operation id="2875" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="0">
<![CDATA[
branch614:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2876" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="32" op_0_bw="5">
<![CDATA[
branch612:1  %conv_1_out_14_14_l = load float* %conv_1_out_14_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_14_l"/></StgValue>
</operation>

<operation id="2877" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="0">
<![CDATA[
branch612:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2878" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="32" op_0_bw="5">
<![CDATA[
branch610:1  %conv_1_out_12_14_l = load float* %conv_1_out_12_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_14_l"/></StgValue>
</operation>

<operation id="2879" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="0">
<![CDATA[
branch610:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2880" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="32" op_0_bw="5">
<![CDATA[
branch608:1  %conv_1_out_10_14_l = load float* %conv_1_out_10_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_14_l"/></StgValue>
</operation>

<operation id="2881" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="0">
<![CDATA[
branch608:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2882" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="5">
<![CDATA[
branch606:1  %conv_1_out_8_14_lo = load float* %conv_1_out_8_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_14_lo"/></StgValue>
</operation>

<operation id="2883" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="0">
<![CDATA[
branch606:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2884" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="32" op_0_bw="5">
<![CDATA[
branch604:1  %conv_1_out_6_14_lo = load float* %conv_1_out_6_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_14_lo"/></StgValue>
</operation>

<operation id="2885" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="0">
<![CDATA[
branch604:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2886" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="5">
<![CDATA[
branch602:1  %conv_1_out_4_14_lo = load float* %conv_1_out_4_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_14_lo"/></StgValue>
</operation>

<operation id="2887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="0">
<![CDATA[
branch602:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2888" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="5">
<![CDATA[
branch600:1  %conv_1_out_2_14_lo = load float* %conv_1_out_2_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_14_lo"/></StgValue>
</operation>

<operation id="2889" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="0">
<![CDATA[
branch600:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2890" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="5">
<![CDATA[
branch598:1  %conv_1_out_0_14_lo = load float* %conv_1_out_0_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_14_lo"/></StgValue>
</operation>

<operation id="2891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="0">
<![CDATA[
branch598:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2892" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="5">
<![CDATA[
branch622:1  %conv_1_out_24_14_l = load float* %conv_1_out_24_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_14_l"/></StgValue>
</operation>

<operation id="2893" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="0">
<![CDATA[
branch622:2  br label %._crit_edge.6.1.11267

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2894" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.6.1.11267:0  %phi_ln28_28 = phi float [ %conv_1_out_0_14_lo, %branch598 ], [ %conv_1_out_2_14_lo, %branch600 ], [ %conv_1_out_4_14_lo, %branch602 ], [ %conv_1_out_6_14_lo, %branch604 ], [ %conv_1_out_8_14_lo, %branch606 ], [ %conv_1_out_10_14_l, %branch608 ], [ %conv_1_out_12_14_l, %branch610 ], [ %conv_1_out_14_14_l, %branch612 ], [ %conv_1_out_16_14_l, %branch614 ], [ %conv_1_out_18_14_l, %branch616 ], [ %conv_1_out_20_14_l, %branch618 ], [ %conv_1_out_22_14_l, %branch620 ], [ %conv_1_out_24_14_l, %branch622 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_28"/></StgValue>
</operation>

<operation id="2895" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.11267:1  %bitcast_ln28_49 = bitcast float %phi_ln28_28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_49"/></StgValue>
</operation>

<operation id="2896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.1.11267:2  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2897" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.11267:3  %trunc_ln28_49 = trunc i32 %bitcast_ln28_49 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_49"/></StgValue>
</operation>

<operation id="2898" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.1.11267:4  %icmp_ln28_98 = icmp ne i8 %tmp_78, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_98"/></StgValue>
</operation>

<operation id="2899" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.1.11267:5  %icmp_ln28_99 = icmp eq i23 %trunc_ln28_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_99"/></StgValue>
</operation>

<operation id="2900" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.11267:6  %or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98

]]></Node>
<StgValue><ssdm name="or_ln28_49"/></StgValue>
</operation>

<operation id="2901" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6.1.11267:7  %tmp_79 = fcmp ogt float %phi_ln28_28, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2902" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.11267:8  %and_ln28_49 = and i1 %or_ln28_49, %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln28_49"/></StgValue>
</operation>

<operation id="2903" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6.1.11267:9  %select_ln28_28 = select i1 %and_ln28_49, float %phi_ln28_28, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_28"/></StgValue>
</operation>

<operation id="2904" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.6.1.11267:10  switch i4 %select_ln28_52, label %branch596 [
    i4 0, label %branch572
    i4 1, label %branch574
    i4 2, label %branch576
    i4 3, label %branch578
    i4 4, label %branch580
    i4 5, label %branch582
    i4 6, label %branch584
    i4 7, label %branch586
    i4 -8, label %branch588
    i4 -7, label %branch590
    i4 -6, label %branch592
    i4 -5, label %branch594
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="2905" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="32" op_0_bw="5">
<![CDATA[
branch594:1  %conv_1_out_22_15_l = load float* %conv_1_out_22_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_15_l"/></StgValue>
</operation>

<operation id="2906" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="0">
<![CDATA[
branch594:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2907" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="5">
<![CDATA[
branch592:1  %conv_1_out_20_15_l = load float* %conv_1_out_20_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_15_l"/></StgValue>
</operation>

<operation id="2908" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="0" op_0_bw="0">
<![CDATA[
branch592:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2909" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="5">
<![CDATA[
branch590:1  %conv_1_out_18_15_l = load float* %conv_1_out_18_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_15_l"/></StgValue>
</operation>

<operation id="2910" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="0" op_0_bw="0">
<![CDATA[
branch590:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2911" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="5">
<![CDATA[
branch588:1  %conv_1_out_16_15_l = load float* %conv_1_out_16_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_15_l"/></StgValue>
</operation>

<operation id="2912" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="0">
<![CDATA[
branch588:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2913" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="5">
<![CDATA[
branch586:1  %conv_1_out_14_15_l = load float* %conv_1_out_14_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_15_l"/></StgValue>
</operation>

<operation id="2914" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="0">
<![CDATA[
branch586:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2915" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="5">
<![CDATA[
branch584:1  %conv_1_out_12_15_l = load float* %conv_1_out_12_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_15_l"/></StgValue>
</operation>

<operation id="2916" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="0">
<![CDATA[
branch584:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2917" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="32" op_0_bw="5">
<![CDATA[
branch582:1  %conv_1_out_10_15_l = load float* %conv_1_out_10_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_15_l"/></StgValue>
</operation>

<operation id="2918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="0">
<![CDATA[
branch582:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2919" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="5">
<![CDATA[
branch580:1  %conv_1_out_8_15_lo = load float* %conv_1_out_8_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_15_lo"/></StgValue>
</operation>

<operation id="2920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="0">
<![CDATA[
branch580:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2921" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="5">
<![CDATA[
branch578:1  %conv_1_out_6_15_lo = load float* %conv_1_out_6_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_15_lo"/></StgValue>
</operation>

<operation id="2922" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="0">
<![CDATA[
branch578:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2923" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="5">
<![CDATA[
branch576:1  %conv_1_out_4_15_lo = load float* %conv_1_out_4_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_15_lo"/></StgValue>
</operation>

<operation id="2924" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="0">
<![CDATA[
branch576:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2925" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="5">
<![CDATA[
branch574:1  %conv_1_out_2_15_lo = load float* %conv_1_out_2_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_15_lo"/></StgValue>
</operation>

<operation id="2926" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="0">
<![CDATA[
branch574:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2927" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="5">
<![CDATA[
branch572:1  %conv_1_out_0_15_lo = load float* %conv_1_out_0_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_15_lo"/></StgValue>
</operation>

<operation id="2928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="0">
<![CDATA[
branch572:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2929" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="32" op_0_bw="5">
<![CDATA[
branch596:1  %conv_1_out_24_15_l = load float* %conv_1_out_24_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_15_l"/></StgValue>
</operation>

<operation id="2930" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="0">
<![CDATA[
branch596:2  br label %._crit_edge.7.0.01213

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2931" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="5">
<![CDATA[
branch569:1  %conv_1_out_23_14_l = load float* %conv_1_out_23_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_14_l"/></StgValue>
</operation>

<operation id="2932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="0">
<![CDATA[
branch569:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2933" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="5">
<![CDATA[
branch567:1  %conv_1_out_21_14_l = load float* %conv_1_out_21_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_14_l"/></StgValue>
</operation>

<operation id="2934" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="0">
<![CDATA[
branch567:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2935" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="32" op_0_bw="5">
<![CDATA[
branch565:1  %conv_1_out_19_14_l = load float* %conv_1_out_19_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_14_l"/></StgValue>
</operation>

<operation id="2936" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="0">
<![CDATA[
branch565:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2937" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="5">
<![CDATA[
branch563:1  %conv_1_out_17_14_l = load float* %conv_1_out_17_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_14_l"/></StgValue>
</operation>

<operation id="2938" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="0">
<![CDATA[
branch563:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2939" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="5">
<![CDATA[
branch561:1  %conv_1_out_15_14_l = load float* %conv_1_out_15_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_14_l"/></StgValue>
</operation>

<operation id="2940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="0">
<![CDATA[
branch561:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2941" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="5">
<![CDATA[
branch559:1  %conv_1_out_13_14_l = load float* %conv_1_out_13_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_14_l"/></StgValue>
</operation>

<operation id="2942" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="0">
<![CDATA[
branch559:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2943" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="5">
<![CDATA[
branch557:1  %conv_1_out_11_14_l = load float* %conv_1_out_11_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_14_l"/></StgValue>
</operation>

<operation id="2944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="0">
<![CDATA[
branch557:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2945" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="5">
<![CDATA[
branch555:1  %conv_1_out_9_14_lo = load float* %conv_1_out_9_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_14_lo"/></StgValue>
</operation>

<operation id="2946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="0">
<![CDATA[
branch555:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2947" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="5">
<![CDATA[
branch553:1  %conv_1_out_7_14_lo = load float* %conv_1_out_7_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_14_lo"/></StgValue>
</operation>

<operation id="2948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="0" op_0_bw="0">
<![CDATA[
branch553:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2949" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="5">
<![CDATA[
branch551:1  %conv_1_out_5_14_lo = load float* %conv_1_out_5_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_14_lo"/></StgValue>
</operation>

<operation id="2950" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="0">
<![CDATA[
branch551:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2951" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="5">
<![CDATA[
branch549:1  %conv_1_out_3_14_lo = load float* %conv_1_out_3_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_14_lo"/></StgValue>
</operation>

<operation id="2952" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="0">
<![CDATA[
branch549:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2953" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="5">
<![CDATA[
branch547:1  %conv_1_out_1_14_lo = load float* %conv_1_out_1_14_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_14_lo"/></StgValue>
</operation>

<operation id="2954" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="0">
<![CDATA[
branch547:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2955" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="5">
<![CDATA[
branch571:1  %conv_1_out_25_14_l = load float* %conv_1_out_25_14_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_14_l"/></StgValue>
</operation>

<operation id="2956" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="0">
<![CDATA[
branch571:2  br label %._crit_edge.7.0.11159

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2957" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="32" op_0_bw="5">
<![CDATA[
branch543:1  %conv_1_out_23_15_l = load float* %conv_1_out_23_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_15_l"/></StgValue>
</operation>

<operation id="2958" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="0">
<![CDATA[
branch543:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2959" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="5">
<![CDATA[
branch541:1  %conv_1_out_21_15_l = load float* %conv_1_out_21_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_15_l"/></StgValue>
</operation>

<operation id="2960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="0">
<![CDATA[
branch541:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2961" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="5">
<![CDATA[
branch539:1  %conv_1_out_19_15_l = load float* %conv_1_out_19_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_15_l"/></StgValue>
</operation>

<operation id="2962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="0">
<![CDATA[
branch539:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2963" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="5">
<![CDATA[
branch537:1  %conv_1_out_17_15_l = load float* %conv_1_out_17_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_15_l"/></StgValue>
</operation>

<operation id="2964" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="0">
<![CDATA[
branch537:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2965" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="5">
<![CDATA[
branch535:1  %conv_1_out_15_15_l = load float* %conv_1_out_15_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_15_l"/></StgValue>
</operation>

<operation id="2966" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0">
<![CDATA[
branch535:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2967" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="5">
<![CDATA[
branch533:1  %conv_1_out_13_15_l = load float* %conv_1_out_13_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_15_l"/></StgValue>
</operation>

<operation id="2968" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0">
<![CDATA[
branch533:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2969" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="32" op_0_bw="5">
<![CDATA[
branch531:1  %conv_1_out_11_15_l = load float* %conv_1_out_11_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_15_l"/></StgValue>
</operation>

<operation id="2970" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="0">
<![CDATA[
branch531:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2971" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="5">
<![CDATA[
branch529:1  %conv_1_out_9_15_lo = load float* %conv_1_out_9_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_15_lo"/></StgValue>
</operation>

<operation id="2972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0">
<![CDATA[
branch529:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2973" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="5">
<![CDATA[
branch527:1  %conv_1_out_7_15_lo = load float* %conv_1_out_7_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_15_lo"/></StgValue>
</operation>

<operation id="2974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="0">
<![CDATA[
branch527:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2975" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="5">
<![CDATA[
branch525:1  %conv_1_out_5_15_lo = load float* %conv_1_out_5_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_15_lo"/></StgValue>
</operation>

<operation id="2976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="0">
<![CDATA[
branch525:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2977" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="5">
<![CDATA[
branch523:1  %conv_1_out_3_15_lo = load float* %conv_1_out_3_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_15_lo"/></StgValue>
</operation>

<operation id="2978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="0">
<![CDATA[
branch523:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2979" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="5">
<![CDATA[
branch521:1  %conv_1_out_1_15_lo = load float* %conv_1_out_1_15_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_15_lo"/></StgValue>
</operation>

<operation id="2980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="0">
<![CDATA[
branch521:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2981" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="5">
<![CDATA[
branch545:1  %conv_1_out_25_15_l = load float* %conv_1_out_25_15_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_15_l"/></StgValue>
</operation>

<operation id="2982" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="0">
<![CDATA[
branch545:2  br label %._crit_edge.7.1.01105

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2983" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="5">
<![CDATA[
branch516:1  %conv_1_out_22_16_l = load float* %conv_1_out_22_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_16_l"/></StgValue>
</operation>

<operation id="2984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="0">
<![CDATA[
branch516:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2985" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="5">
<![CDATA[
branch514:1  %conv_1_out_20_16_l = load float* %conv_1_out_20_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_16_l"/></StgValue>
</operation>

<operation id="2986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="0">
<![CDATA[
branch514:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2987" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="32" op_0_bw="5">
<![CDATA[
branch512:1  %conv_1_out_18_16_l = load float* %conv_1_out_18_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_16_l"/></StgValue>
</operation>

<operation id="2988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="0">
<![CDATA[
branch512:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2989" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="5">
<![CDATA[
branch510:1  %conv_1_out_16_16_l = load float* %conv_1_out_16_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_16_l"/></StgValue>
</operation>

<operation id="2990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="0">
<![CDATA[
branch510:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2991" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="32" op_0_bw="5">
<![CDATA[
branch508:1  %conv_1_out_14_16_l = load float* %conv_1_out_14_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_16_l"/></StgValue>
</operation>

<operation id="2992" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0">
<![CDATA[
branch508:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2993" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="5">
<![CDATA[
branch506:1  %conv_1_out_12_16_l = load float* %conv_1_out_12_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_16_l"/></StgValue>
</operation>

<operation id="2994" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="0">
<![CDATA[
branch506:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2995" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="5">
<![CDATA[
branch504:1  %conv_1_out_10_16_l = load float* %conv_1_out_10_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_16_l"/></StgValue>
</operation>

<operation id="2996" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="0">
<![CDATA[
branch504:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2997" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="32" op_0_bw="5">
<![CDATA[
branch502:1  %conv_1_out_8_16_lo = load float* %conv_1_out_8_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_16_lo"/></StgValue>
</operation>

<operation id="2998" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0">
<![CDATA[
branch502:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2999" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="5">
<![CDATA[
branch500:1  %conv_1_out_6_16_lo = load float* %conv_1_out_6_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_16_lo"/></StgValue>
</operation>

<operation id="3000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="0">
<![CDATA[
branch500:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3001" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="5">
<![CDATA[
branch498:1  %conv_1_out_4_16_lo = load float* %conv_1_out_4_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_16_lo"/></StgValue>
</operation>

<operation id="3002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="0">
<![CDATA[
branch498:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3003" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="32" op_0_bw="5">
<![CDATA[
branch496:1  %conv_1_out_2_16_lo = load float* %conv_1_out_2_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_16_lo"/></StgValue>
</operation>

<operation id="3004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="0">
<![CDATA[
branch496:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3005" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="5">
<![CDATA[
branch494:1  %conv_1_out_0_16_lo = load float* %conv_1_out_0_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_16_lo"/></StgValue>
</operation>

<operation id="3006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="0">
<![CDATA[
branch494:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3007" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="5">
<![CDATA[
branch518:1  %conv_1_out_24_16_l = load float* %conv_1_out_24_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_16_l"/></StgValue>
</operation>

<operation id="3008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="0">
<![CDATA[
branch518:2  br label %._crit_edge.7.1.11051

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.7.1.11051:0  %phi_ln28_32 = phi float [ %conv_1_out_0_16_lo, %branch494 ], [ %conv_1_out_2_16_lo, %branch496 ], [ %conv_1_out_4_16_lo, %branch498 ], [ %conv_1_out_6_16_lo, %branch500 ], [ %conv_1_out_8_16_lo, %branch502 ], [ %conv_1_out_10_16_l, %branch504 ], [ %conv_1_out_12_16_l, %branch506 ], [ %conv_1_out_14_16_l, %branch508 ], [ %conv_1_out_16_16_l, %branch510 ], [ %conv_1_out_18_16_l, %branch512 ], [ %conv_1_out_20_16_l, %branch514 ], [ %conv_1_out_22_16_l, %branch516 ], [ %conv_1_out_24_16_l, %branch518 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_32"/></StgValue>
</operation>

<operation id="3010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.11051:1  %bitcast_ln28_56 = bitcast float %phi_ln28_32 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_56"/></StgValue>
</operation>

<operation id="3011" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.1.11051:2  %tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="3012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.11051:3  %trunc_ln28_56 = trunc i32 %bitcast_ln28_56 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_56"/></StgValue>
</operation>

<operation id="3013" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.1.11051:4  %icmp_ln28_112 = icmp ne i8 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_112"/></StgValue>
</operation>

<operation id="3014" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.1.11051:5  %icmp_ln28_113 = icmp eq i23 %trunc_ln28_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_113"/></StgValue>
</operation>

<operation id="3015" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.11051:6  %or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112

]]></Node>
<StgValue><ssdm name="or_ln28_56"/></StgValue>
</operation>

<operation id="3016" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7.1.11051:7  %tmp_90 = fcmp ogt float %phi_ln28_32, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="3017" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.11051:8  %and_ln28_56 = and i1 %or_ln28_56, %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln28_56"/></StgValue>
</operation>

<operation id="3018" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7.1.11051:9  %select_ln28_32 = select i1 %and_ln28_56, float %phi_ln28_32, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_32"/></StgValue>
</operation>

<operation id="3019" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.7.1.11051:10  switch i4 %select_ln28_52, label %branch492 [
    i4 0, label %branch468
    i4 1, label %branch470
    i4 2, label %branch472
    i4 3, label %branch474
    i4 4, label %branch476
    i4 5, label %branch478
    i4 6, label %branch480
    i4 7, label %branch482
    i4 -8, label %branch484
    i4 -7, label %branch486
    i4 -6, label %branch488
    i4 -5, label %branch490
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3020" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="5">
<![CDATA[
branch490:1  %conv_1_out_22_17_l = load float* %conv_1_out_22_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_17_l"/></StgValue>
</operation>

<operation id="3021" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="0">
<![CDATA[
branch490:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3022" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="32" op_0_bw="5">
<![CDATA[
branch488:1  %conv_1_out_20_17_l = load float* %conv_1_out_20_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_17_l"/></StgValue>
</operation>

<operation id="3023" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="0">
<![CDATA[
branch488:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3024" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="32" op_0_bw="5">
<![CDATA[
branch486:1  %conv_1_out_18_17_l = load float* %conv_1_out_18_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_17_l"/></StgValue>
</operation>

<operation id="3025" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="0" op_0_bw="0">
<![CDATA[
branch486:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3026" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="32" op_0_bw="5">
<![CDATA[
branch484:1  %conv_1_out_16_17_l = load float* %conv_1_out_16_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_17_l"/></StgValue>
</operation>

<operation id="3027" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="0">
<![CDATA[
branch484:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3028" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="32" op_0_bw="5">
<![CDATA[
branch482:1  %conv_1_out_14_17_l = load float* %conv_1_out_14_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_17_l"/></StgValue>
</operation>

<operation id="3029" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="0">
<![CDATA[
branch482:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3030" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="32" op_0_bw="5">
<![CDATA[
branch480:1  %conv_1_out_12_17_l = load float* %conv_1_out_12_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_17_l"/></StgValue>
</operation>

<operation id="3031" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="0">
<![CDATA[
branch480:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3032" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="32" op_0_bw="5">
<![CDATA[
branch478:1  %conv_1_out_10_17_l = load float* %conv_1_out_10_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_17_l"/></StgValue>
</operation>

<operation id="3033" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="0">
<![CDATA[
branch478:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3034" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="5">
<![CDATA[
branch476:1  %conv_1_out_8_17_lo = load float* %conv_1_out_8_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_17_lo"/></StgValue>
</operation>

<operation id="3035" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="0">
<![CDATA[
branch476:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3036" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="32" op_0_bw="5">
<![CDATA[
branch474:1  %conv_1_out_6_17_lo = load float* %conv_1_out_6_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_17_lo"/></StgValue>
</operation>

<operation id="3037" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0">
<![CDATA[
branch474:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3038" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="32" op_0_bw="5">
<![CDATA[
branch472:1  %conv_1_out_4_17_lo = load float* %conv_1_out_4_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_17_lo"/></StgValue>
</operation>

<operation id="3039" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="0">
<![CDATA[
branch472:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3040" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="5">
<![CDATA[
branch470:1  %conv_1_out_2_17_lo = load float* %conv_1_out_2_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_17_lo"/></StgValue>
</operation>

<operation id="3041" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="0" op_0_bw="0">
<![CDATA[
branch470:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3042" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="32" op_0_bw="5">
<![CDATA[
branch468:1  %conv_1_out_0_17_lo = load float* %conv_1_out_0_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_17_lo"/></StgValue>
</operation>

<operation id="3043" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="0" op_0_bw="0">
<![CDATA[
branch468:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3044" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="5">
<![CDATA[
branch492:1  %conv_1_out_24_17_l = load float* %conv_1_out_24_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_17_l"/></StgValue>
</operation>

<operation id="3045" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="0">
<![CDATA[
branch492:2  br label %._crit_edge.8.0.0997

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3046" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="5">
<![CDATA[
branch465:1  %conv_1_out_23_16_l = load float* %conv_1_out_23_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_16_l"/></StgValue>
</operation>

<operation id="3047" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="0" op_0_bw="0">
<![CDATA[
branch465:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3048" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="5">
<![CDATA[
branch463:1  %conv_1_out_21_16_l = load float* %conv_1_out_21_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_16_l"/></StgValue>
</operation>

<operation id="3049" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="0" op_0_bw="0">
<![CDATA[
branch463:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3050" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="5">
<![CDATA[
branch461:1  %conv_1_out_19_16_l = load float* %conv_1_out_19_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_16_l"/></StgValue>
</operation>

<operation id="3051" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="0" op_0_bw="0">
<![CDATA[
branch461:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3052" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="5">
<![CDATA[
branch459:1  %conv_1_out_17_16_l = load float* %conv_1_out_17_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_16_l"/></StgValue>
</operation>

<operation id="3053" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="0" op_0_bw="0">
<![CDATA[
branch459:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3054" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="5">
<![CDATA[
branch457:1  %conv_1_out_15_16_l = load float* %conv_1_out_15_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_16_l"/></StgValue>
</operation>

<operation id="3055" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="0" op_0_bw="0">
<![CDATA[
branch457:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3056" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="5">
<![CDATA[
branch455:1  %conv_1_out_13_16_l = load float* %conv_1_out_13_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_16_l"/></StgValue>
</operation>

<operation id="3057" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="0">
<![CDATA[
branch455:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3058" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="5">
<![CDATA[
branch453:1  %conv_1_out_11_16_l = load float* %conv_1_out_11_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_16_l"/></StgValue>
</operation>

<operation id="3059" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="0" op_0_bw="0">
<![CDATA[
branch453:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3060" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="5">
<![CDATA[
branch451:1  %conv_1_out_9_16_lo = load float* %conv_1_out_9_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_16_lo"/></StgValue>
</operation>

<operation id="3061" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="0" op_0_bw="0">
<![CDATA[
branch451:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3062" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="5">
<![CDATA[
branch449:1  %conv_1_out_7_16_lo = load float* %conv_1_out_7_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_16_lo"/></StgValue>
</operation>

<operation id="3063" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="0">
<![CDATA[
branch449:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3064" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="5">
<![CDATA[
branch447:1  %conv_1_out_5_16_lo = load float* %conv_1_out_5_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_16_lo"/></StgValue>
</operation>

<operation id="3065" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0">
<![CDATA[
branch447:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3066" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="5">
<![CDATA[
branch445:1  %conv_1_out_3_16_lo = load float* %conv_1_out_3_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_16_lo"/></StgValue>
</operation>

<operation id="3067" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="0" op_0_bw="0">
<![CDATA[
branch445:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3068" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="5">
<![CDATA[
branch443:1  %conv_1_out_1_16_lo = load float* %conv_1_out_1_16_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_16_lo"/></StgValue>
</operation>

<operation id="3069" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="0">
<![CDATA[
branch443:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3070" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="5">
<![CDATA[
branch467:1  %conv_1_out_25_16_l = load float* %conv_1_out_25_16_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_16_l"/></StgValue>
</operation>

<operation id="3071" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="0">
<![CDATA[
branch467:2  br label %._crit_edge.8.0.1943

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3072" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="5">
<![CDATA[
branch439:1  %conv_1_out_23_17_l = load float* %conv_1_out_23_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_17_l"/></StgValue>
</operation>

<operation id="3073" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="0">
<![CDATA[
branch439:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3074" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="32" op_0_bw="5">
<![CDATA[
branch437:1  %conv_1_out_21_17_l = load float* %conv_1_out_21_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_17_l"/></StgValue>
</operation>

<operation id="3075" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="0">
<![CDATA[
branch437:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3076" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="5">
<![CDATA[
branch435:1  %conv_1_out_19_17_l = load float* %conv_1_out_19_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_17_l"/></StgValue>
</operation>

<operation id="3077" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="0">
<![CDATA[
branch435:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3078" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="5">
<![CDATA[
branch433:1  %conv_1_out_17_17_l = load float* %conv_1_out_17_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_17_l"/></StgValue>
</operation>

<operation id="3079" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="0">
<![CDATA[
branch433:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3080" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="5">
<![CDATA[
branch431:1  %conv_1_out_15_17_l = load float* %conv_1_out_15_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_17_l"/></StgValue>
</operation>

<operation id="3081" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="0" op_0_bw="0">
<![CDATA[
branch431:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3082" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="32" op_0_bw="5">
<![CDATA[
branch429:1  %conv_1_out_13_17_l = load float* %conv_1_out_13_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_17_l"/></StgValue>
</operation>

<operation id="3083" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="0">
<![CDATA[
branch429:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3084" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="32" op_0_bw="5">
<![CDATA[
branch427:1  %conv_1_out_11_17_l = load float* %conv_1_out_11_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_17_l"/></StgValue>
</operation>

<operation id="3085" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="0">
<![CDATA[
branch427:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3086" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="5">
<![CDATA[
branch425:1  %conv_1_out_9_17_lo = load float* %conv_1_out_9_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_17_lo"/></StgValue>
</operation>

<operation id="3087" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="0">
<![CDATA[
branch425:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3088" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="32" op_0_bw="5">
<![CDATA[
branch423:1  %conv_1_out_7_17_lo = load float* %conv_1_out_7_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_17_lo"/></StgValue>
</operation>

<operation id="3089" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="0" op_0_bw="0">
<![CDATA[
branch423:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3090" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="32" op_0_bw="5">
<![CDATA[
branch421:1  %conv_1_out_5_17_lo = load float* %conv_1_out_5_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_17_lo"/></StgValue>
</operation>

<operation id="3091" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="0">
<![CDATA[
branch421:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3092" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="32" op_0_bw="5">
<![CDATA[
branch419:1  %conv_1_out_3_17_lo = load float* %conv_1_out_3_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_17_lo"/></StgValue>
</operation>

<operation id="3093" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="0" op_0_bw="0">
<![CDATA[
branch419:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3094" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="5">
<![CDATA[
branch417:1  %conv_1_out_1_17_lo = load float* %conv_1_out_1_17_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_17_lo"/></StgValue>
</operation>

<operation id="3095" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="0">
<![CDATA[
branch417:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3096" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="5">
<![CDATA[
branch441:1  %conv_1_out_25_17_l = load float* %conv_1_out_25_17_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_17_l"/></StgValue>
</operation>

<operation id="3097" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="0">
<![CDATA[
branch441:2  br label %._crit_edge.8.1.0889

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3098" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="32" op_0_bw="5">
<![CDATA[
branch412:1  %conv_1_out_22_18_l = load float* %conv_1_out_22_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_18_l"/></StgValue>
</operation>

<operation id="3099" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="0" op_0_bw="0">
<![CDATA[
branch412:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="32" op_0_bw="5">
<![CDATA[
branch410:1  %conv_1_out_20_18_l = load float* %conv_1_out_20_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_18_l"/></StgValue>
</operation>

<operation id="3101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="0" op_0_bw="0">
<![CDATA[
branch410:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="32" op_0_bw="5">
<![CDATA[
branch408:1  %conv_1_out_18_18_l = load float* %conv_1_out_18_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_18_l"/></StgValue>
</operation>

<operation id="3103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="0">
<![CDATA[
branch408:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="5">
<![CDATA[
branch406:1  %conv_1_out_16_18_l = load float* %conv_1_out_16_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_18_l"/></StgValue>
</operation>

<operation id="3105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="0" op_0_bw="0">
<![CDATA[
branch406:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="32" op_0_bw="5">
<![CDATA[
branch404:1  %conv_1_out_14_18_l = load float* %conv_1_out_14_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_18_l"/></StgValue>
</operation>

<operation id="3107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="0" op_0_bw="0">
<![CDATA[
branch404:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="5">
<![CDATA[
branch402:1  %conv_1_out_12_18_l = load float* %conv_1_out_12_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_18_l"/></StgValue>
</operation>

<operation id="3109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="0" op_0_bw="0">
<![CDATA[
branch402:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="5">
<![CDATA[
branch400:1  %conv_1_out_10_18_l = load float* %conv_1_out_10_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_18_l"/></StgValue>
</operation>

<operation id="3111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="0">
<![CDATA[
branch400:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="32" op_0_bw="5">
<![CDATA[
branch398:1  %conv_1_out_8_18_lo = load float* %conv_1_out_8_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_18_lo"/></StgValue>
</operation>

<operation id="3113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="0">
<![CDATA[
branch398:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="5">
<![CDATA[
branch396:1  %conv_1_out_6_18_lo = load float* %conv_1_out_6_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_18_lo"/></StgValue>
</operation>

<operation id="3115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="0" op_0_bw="0">
<![CDATA[
branch396:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="5">
<![CDATA[
branch394:1  %conv_1_out_4_18_lo = load float* %conv_1_out_4_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_18_lo"/></StgValue>
</operation>

<operation id="3117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="0">
<![CDATA[
branch394:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="5">
<![CDATA[
branch392:1  %conv_1_out_2_18_lo = load float* %conv_1_out_2_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_18_lo"/></StgValue>
</operation>

<operation id="3119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="0" op_0_bw="0">
<![CDATA[
branch392:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="32" op_0_bw="5">
<![CDATA[
branch390:1  %conv_1_out_0_18_lo = load float* %conv_1_out_0_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_18_lo"/></StgValue>
</operation>

<operation id="3121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="0" op_0_bw="0">
<![CDATA[
branch390:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="32" op_0_bw="5">
<![CDATA[
branch414:1  %conv_1_out_24_18_l = load float* %conv_1_out_24_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_18_l"/></StgValue>
</operation>

<operation id="3123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="0" op_0_bw="0">
<![CDATA[
branch414:2  br label %._crit_edge.8.1.1835

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.8.1.1835:0  %phi_ln28_36 = phi float [ %conv_1_out_0_18_lo, %branch390 ], [ %conv_1_out_2_18_lo, %branch392 ], [ %conv_1_out_4_18_lo, %branch394 ], [ %conv_1_out_6_18_lo, %branch396 ], [ %conv_1_out_8_18_lo, %branch398 ], [ %conv_1_out_10_18_l, %branch400 ], [ %conv_1_out_12_18_l, %branch402 ], [ %conv_1_out_14_18_l, %branch404 ], [ %conv_1_out_16_18_l, %branch406 ], [ %conv_1_out_18_18_l, %branch408 ], [ %conv_1_out_20_18_l, %branch410 ], [ %conv_1_out_22_18_l, %branch412 ], [ %conv_1_out_24_18_l, %branch414 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_36"/></StgValue>
</operation>

<operation id="3125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.1835:1  %bitcast_ln28_63 = bitcast float %phi_ln28_36 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_63"/></StgValue>
</operation>

<operation id="3126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.1.1835:2  %tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="3127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.1835:3  %trunc_ln28_63 = trunc i32 %bitcast_ln28_63 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_63"/></StgValue>
</operation>

<operation id="3128" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.1.1835:4  %icmp_ln28_126 = icmp ne i8 %tmp_100, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_126"/></StgValue>
</operation>

<operation id="3129" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.1.1835:5  %icmp_ln28_127 = icmp eq i23 %trunc_ln28_63, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_127"/></StgValue>
</operation>

<operation id="3130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.1835:6  %or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126

]]></Node>
<StgValue><ssdm name="or_ln28_63"/></StgValue>
</operation>

<operation id="3131" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8.1.1835:7  %tmp_101 = fcmp ogt float %phi_ln28_36, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="3132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.1835:8  %and_ln28_63 = and i1 %or_ln28_63, %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln28_63"/></StgValue>
</operation>

<operation id="3133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8.1.1835:9  %select_ln28_36 = select i1 %and_ln28_63, float %phi_ln28_36, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_36"/></StgValue>
</operation>

<operation id="3134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.8.1.1835:10  switch i4 %select_ln28_52, label %branch388 [
    i4 0, label %branch364
    i4 1, label %branch366
    i4 2, label %branch368
    i4 3, label %branch370
    i4 4, label %branch372
    i4 5, label %branch374
    i4 6, label %branch376
    i4 7, label %branch378
    i4 -8, label %branch380
    i4 -7, label %branch382
    i4 -6, label %branch384
    i4 -5, label %branch386
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3135" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="32" op_0_bw="5">
<![CDATA[
branch386:1  %conv_1_out_22_19_l = load float* %conv_1_out_22_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_19_l"/></StgValue>
</operation>

<operation id="3136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="0" op_0_bw="0">
<![CDATA[
branch386:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3137" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="32" op_0_bw="5">
<![CDATA[
branch384:1  %conv_1_out_20_19_l = load float* %conv_1_out_20_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_19_l"/></StgValue>
</operation>

<operation id="3138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="0" op_0_bw="0">
<![CDATA[
branch384:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3139" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="5">
<![CDATA[
branch382:1  %conv_1_out_18_19_l = load float* %conv_1_out_18_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_19_l"/></StgValue>
</operation>

<operation id="3140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="0" op_0_bw="0">
<![CDATA[
branch382:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="32" op_0_bw="5">
<![CDATA[
branch380:1  %conv_1_out_16_19_l = load float* %conv_1_out_16_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_19_l"/></StgValue>
</operation>

<operation id="3142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="0" op_0_bw="0">
<![CDATA[
branch380:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3143" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="5">
<![CDATA[
branch378:1  %conv_1_out_14_19_l = load float* %conv_1_out_14_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_19_l"/></StgValue>
</operation>

<operation id="3144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="0" op_0_bw="0">
<![CDATA[
branch378:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="5">
<![CDATA[
branch376:1  %conv_1_out_12_19_l = load float* %conv_1_out_12_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_19_l"/></StgValue>
</operation>

<operation id="3146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="0">
<![CDATA[
branch376:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3147" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="32" op_0_bw="5">
<![CDATA[
branch374:1  %conv_1_out_10_19_l = load float* %conv_1_out_10_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_19_l"/></StgValue>
</operation>

<operation id="3148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="0">
<![CDATA[
branch374:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="5">
<![CDATA[
branch372:1  %conv_1_out_8_19_lo = load float* %conv_1_out_8_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_19_lo"/></StgValue>
</operation>

<operation id="3150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="0" op_0_bw="0">
<![CDATA[
branch372:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="32" op_0_bw="5">
<![CDATA[
branch370:1  %conv_1_out_6_19_lo = load float* %conv_1_out_6_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_19_lo"/></StgValue>
</operation>

<operation id="3152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="0">
<![CDATA[
branch370:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="32" op_0_bw="5">
<![CDATA[
branch368:1  %conv_1_out_4_19_lo = load float* %conv_1_out_4_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_19_lo"/></StgValue>
</operation>

<operation id="3154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="0">
<![CDATA[
branch368:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="5">
<![CDATA[
branch366:1  %conv_1_out_2_19_lo = load float* %conv_1_out_2_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_19_lo"/></StgValue>
</operation>

<operation id="3156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="0" op_0_bw="0">
<![CDATA[
branch366:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3157" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="5">
<![CDATA[
branch364:1  %conv_1_out_0_19_lo = load float* %conv_1_out_0_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_19_lo"/></StgValue>
</operation>

<operation id="3158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0">
<![CDATA[
branch364:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="5">
<![CDATA[
branch388:1  %conv_1_out_24_19_l = load float* %conv_1_out_24_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_19_l"/></StgValue>
</operation>

<operation id="3160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="0">
<![CDATA[
branch388:2  br label %._crit_edge.9.0.0781

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="5">
<![CDATA[
branch361:1  %conv_1_out_23_18_l = load float* %conv_1_out_23_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_18_l"/></StgValue>
</operation>

<operation id="3162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="0" op_0_bw="0">
<![CDATA[
branch361:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="5">
<![CDATA[
branch359:1  %conv_1_out_21_18_l = load float* %conv_1_out_21_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_18_l"/></StgValue>
</operation>

<operation id="3164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="0" op_0_bw="0">
<![CDATA[
branch359:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3165" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="5">
<![CDATA[
branch357:1  %conv_1_out_19_18_l = load float* %conv_1_out_19_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_18_l"/></StgValue>
</operation>

<operation id="3166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="0" op_0_bw="0">
<![CDATA[
branch357:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="32" op_0_bw="5">
<![CDATA[
branch355:1  %conv_1_out_17_18_l = load float* %conv_1_out_17_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_18_l"/></StgValue>
</operation>

<operation id="3168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="0" op_0_bw="0">
<![CDATA[
branch355:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="5">
<![CDATA[
branch353:1  %conv_1_out_15_18_l = load float* %conv_1_out_15_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_18_l"/></StgValue>
</operation>

<operation id="3170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="0" op_0_bw="0">
<![CDATA[
branch353:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="32" op_0_bw="5">
<![CDATA[
branch351:1  %conv_1_out_13_18_l = load float* %conv_1_out_13_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_18_l"/></StgValue>
</operation>

<operation id="3172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="0" op_0_bw="0">
<![CDATA[
branch351:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3173" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="32" op_0_bw="5">
<![CDATA[
branch349:1  %conv_1_out_11_18_l = load float* %conv_1_out_11_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_18_l"/></StgValue>
</operation>

<operation id="3174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="0" op_0_bw="0">
<![CDATA[
branch349:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3175" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="5">
<![CDATA[
branch347:1  %conv_1_out_9_18_lo = load float* %conv_1_out_9_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_18_lo"/></StgValue>
</operation>

<operation id="3176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="0" op_0_bw="0">
<![CDATA[
branch347:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3177" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="5">
<![CDATA[
branch345:1  %conv_1_out_7_18_lo = load float* %conv_1_out_7_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_18_lo"/></StgValue>
</operation>

<operation id="3178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="0" op_0_bw="0">
<![CDATA[
branch345:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3179" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="32" op_0_bw="5">
<![CDATA[
branch343:1  %conv_1_out_5_18_lo = load float* %conv_1_out_5_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_18_lo"/></StgValue>
</operation>

<operation id="3180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="0" op_0_bw="0">
<![CDATA[
branch343:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="5">
<![CDATA[
branch341:1  %conv_1_out_3_18_lo = load float* %conv_1_out_3_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_18_lo"/></StgValue>
</operation>

<operation id="3182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="0" op_0_bw="0">
<![CDATA[
branch341:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3183" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="5">
<![CDATA[
branch339:1  %conv_1_out_1_18_lo = load float* %conv_1_out_1_18_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_18_lo"/></StgValue>
</operation>

<operation id="3184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="0" op_0_bw="0">
<![CDATA[
branch339:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3185" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="32" op_0_bw="5">
<![CDATA[
branch363:1  %conv_1_out_25_18_l = load float* %conv_1_out_25_18_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_18_l"/></StgValue>
</operation>

<operation id="3186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="0" op_0_bw="0">
<![CDATA[
branch363:2  br label %._crit_edge.9.0.1727

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="5">
<![CDATA[
branch335:1  %conv_1_out_23_19_l = load float* %conv_1_out_23_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_19_l"/></StgValue>
</operation>

<operation id="3188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="0" op_0_bw="0">
<![CDATA[
branch335:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3189" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="32" op_0_bw="5">
<![CDATA[
branch333:1  %conv_1_out_21_19_l = load float* %conv_1_out_21_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_19_l"/></StgValue>
</operation>

<operation id="3190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="0" op_0_bw="0">
<![CDATA[
branch333:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="32" op_0_bw="5">
<![CDATA[
branch331:1  %conv_1_out_19_19_l = load float* %conv_1_out_19_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_19_l"/></StgValue>
</operation>

<operation id="3192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="0" op_0_bw="0">
<![CDATA[
branch331:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="5">
<![CDATA[
branch329:1  %conv_1_out_17_19_l = load float* %conv_1_out_17_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_19_l"/></StgValue>
</operation>

<operation id="3194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="0" op_0_bw="0">
<![CDATA[
branch329:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="32" op_0_bw="5">
<![CDATA[
branch327:1  %conv_1_out_15_19_l = load float* %conv_1_out_15_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_19_l"/></StgValue>
</operation>

<operation id="3196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="0" op_0_bw="0">
<![CDATA[
branch327:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3197" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="5">
<![CDATA[
branch325:1  %conv_1_out_13_19_l = load float* %conv_1_out_13_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_19_l"/></StgValue>
</operation>

<operation id="3198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4149" bw="0" op_0_bw="0">
<![CDATA[
branch325:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="5">
<![CDATA[
branch323:1  %conv_1_out_11_19_l = load float* %conv_1_out_11_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_19_l"/></StgValue>
</operation>

<operation id="3200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="0" op_0_bw="0">
<![CDATA[
branch323:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="5">
<![CDATA[
branch321:1  %conv_1_out_9_19_lo = load float* %conv_1_out_9_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_19_lo"/></StgValue>
</operation>

<operation id="3202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="0">
<![CDATA[
branch321:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3203" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="32" op_0_bw="5">
<![CDATA[
branch319:1  %conv_1_out_7_19_lo = load float* %conv_1_out_7_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_19_lo"/></StgValue>
</operation>

<operation id="3204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="0">
<![CDATA[
branch319:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3205" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="32" op_0_bw="5">
<![CDATA[
branch317:1  %conv_1_out_5_19_lo = load float* %conv_1_out_5_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_19_lo"/></StgValue>
</operation>

<operation id="3206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="0">
<![CDATA[
branch317:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="32" op_0_bw="5">
<![CDATA[
branch315:1  %conv_1_out_3_19_lo = load float* %conv_1_out_3_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_19_lo"/></StgValue>
</operation>

<operation id="3208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0">
<![CDATA[
branch315:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="32" op_0_bw="5">
<![CDATA[
branch313:1  %conv_1_out_1_19_lo = load float* %conv_1_out_1_19_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_19_lo"/></StgValue>
</operation>

<operation id="3210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="0" op_0_bw="0">
<![CDATA[
branch313:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="5">
<![CDATA[
branch337:1  %conv_1_out_25_19_l = load float* %conv_1_out_25_19_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_19_l"/></StgValue>
</operation>

<operation id="3212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="0" op_0_bw="0">
<![CDATA[
branch337:2  br label %._crit_edge.9.1.0673

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3213" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4200" bw="32" op_0_bw="5">
<![CDATA[
branch308:1  %conv_1_out_22_20_l = load float* %conv_1_out_22_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_20_l"/></StgValue>
</operation>

<operation id="3214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="0" op_0_bw="0">
<![CDATA[
branch308:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3215" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="32" op_0_bw="5">
<![CDATA[
branch306:1  %conv_1_out_20_20_l = load float* %conv_1_out_20_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_20_l"/></StgValue>
</operation>

<operation id="3216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="0" op_0_bw="0">
<![CDATA[
branch306:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3217" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="32" op_0_bw="5">
<![CDATA[
branch304:1  %conv_1_out_18_20_l = load float* %conv_1_out_18_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_20_l"/></StgValue>
</operation>

<operation id="3218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="0" op_0_bw="0">
<![CDATA[
branch304:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="32" op_0_bw="5">
<![CDATA[
branch302:1  %conv_1_out_16_20_l = load float* %conv_1_out_16_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_20_l"/></StgValue>
</operation>

<operation id="3220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="0" op_0_bw="0">
<![CDATA[
branch302:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="32" op_0_bw="5">
<![CDATA[
branch300:1  %conv_1_out_14_20_l = load float* %conv_1_out_14_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_20_l"/></StgValue>
</operation>

<operation id="3222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="0">
<![CDATA[
branch300:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="32" op_0_bw="5">
<![CDATA[
branch298:1  %conv_1_out_12_20_l = load float* %conv_1_out_12_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_20_l"/></StgValue>
</operation>

<operation id="3224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4221" bw="0" op_0_bw="0">
<![CDATA[
branch298:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3225" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4224" bw="32" op_0_bw="5">
<![CDATA[
branch296:1  %conv_1_out_10_20_l = load float* %conv_1_out_10_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_20_l"/></StgValue>
</operation>

<operation id="3226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4225" bw="0" op_0_bw="0">
<![CDATA[
branch296:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3227" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="32" op_0_bw="5">
<![CDATA[
branch294:1  %conv_1_out_8_20_lo = load float* %conv_1_out_8_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_20_lo"/></StgValue>
</operation>

<operation id="3228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="0" op_0_bw="0">
<![CDATA[
branch294:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3229" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="32" op_0_bw="5">
<![CDATA[
branch292:1  %conv_1_out_6_20_lo = load float* %conv_1_out_6_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_20_lo"/></StgValue>
</operation>

<operation id="3230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4233" bw="0" op_0_bw="0">
<![CDATA[
branch292:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="32" op_0_bw="5">
<![CDATA[
branch290:1  %conv_1_out_4_20_lo = load float* %conv_1_out_4_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_20_lo"/></StgValue>
</operation>

<operation id="3232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="0" op_0_bw="0">
<![CDATA[
branch290:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3233" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="32" op_0_bw="5">
<![CDATA[
branch288:1  %conv_1_out_2_20_lo = load float* %conv_1_out_2_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_20_lo"/></StgValue>
</operation>

<operation id="3234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0">
<![CDATA[
branch288:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3235" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="32" op_0_bw="5">
<![CDATA[
branch286:1  %conv_1_out_0_20_lo = load float* %conv_1_out_0_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_20_lo"/></StgValue>
</operation>

<operation id="3236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="0" op_0_bw="0">
<![CDATA[
branch286:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3237" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="32" op_0_bw="5">
<![CDATA[
branch310:1  %conv_1_out_24_20_l = load float* %conv_1_out_24_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_20_l"/></StgValue>
</operation>

<operation id="3238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="0" op_0_bw="0">
<![CDATA[
branch310:2  br label %._crit_edge.9.1.1619

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.9.1.1619:0  %phi_ln28_40 = phi float [ %conv_1_out_0_20_lo, %branch286 ], [ %conv_1_out_2_20_lo, %branch288 ], [ %conv_1_out_4_20_lo, %branch290 ], [ %conv_1_out_6_20_lo, %branch292 ], [ %conv_1_out_8_20_lo, %branch294 ], [ %conv_1_out_10_20_l, %branch296 ], [ %conv_1_out_12_20_l, %branch298 ], [ %conv_1_out_14_20_l, %branch300 ], [ %conv_1_out_16_20_l, %branch302 ], [ %conv_1_out_18_20_l, %branch304 ], [ %conv_1_out_20_20_l, %branch306 ], [ %conv_1_out_22_20_l, %branch308 ], [ %conv_1_out_24_20_l, %branch310 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_40"/></StgValue>
</operation>

<operation id="3240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.1619:1  %bitcast_ln28_70 = bitcast float %phi_ln28_40 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_70"/></StgValue>
</operation>

<operation id="3241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.1.1619:2  %tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_70, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="3242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.1619:3  %trunc_ln28_70 = trunc i32 %bitcast_ln28_70 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_70"/></StgValue>
</operation>

<operation id="3243" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.1.1619:4  %icmp_ln28_140 = icmp ne i8 %tmp_111, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_140"/></StgValue>
</operation>

<operation id="3244" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.1.1619:5  %icmp_ln28_141 = icmp eq i23 %trunc_ln28_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_141"/></StgValue>
</operation>

<operation id="3245" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.1619:6  %or_ln28_70 = or i1 %icmp_ln28_141, %icmp_ln28_140

]]></Node>
<StgValue><ssdm name="or_ln28_70"/></StgValue>
</operation>

<operation id="3246" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9.1.1619:7  %tmp_112 = fcmp ogt float %phi_ln28_40, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="3247" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.1619:8  %and_ln28_70 = and i1 %or_ln28_70, %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln28_70"/></StgValue>
</operation>

<operation id="3248" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9.1.1619:9  %select_ln28_40 = select i1 %and_ln28_70, float %phi_ln28_40, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_40"/></StgValue>
</operation>

<operation id="3249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.9.1.1619:10  switch i4 %select_ln28_52, label %branch284 [
    i4 0, label %branch260
    i4 1, label %branch262
    i4 2, label %branch264
    i4 3, label %branch266
    i4 4, label %branch268
    i4 5, label %branch270
    i4 6, label %branch272
    i4 7, label %branch274
    i4 -8, label %branch276
    i4 -7, label %branch278
    i4 -6, label %branch280
    i4 -5, label %branch282
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3250" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4264" bw="32" op_0_bw="5">
<![CDATA[
branch282:1  %conv_1_out_22_21_l = load float* %conv_1_out_22_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_21_l"/></StgValue>
</operation>

<operation id="3251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="0" op_0_bw="0">
<![CDATA[
branch282:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3252" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="32" op_0_bw="5">
<![CDATA[
branch280:1  %conv_1_out_20_21_l = load float* %conv_1_out_20_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_21_l"/></StgValue>
</operation>

<operation id="3253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4269" bw="0" op_0_bw="0">
<![CDATA[
branch280:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3254" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4272" bw="32" op_0_bw="5">
<![CDATA[
branch278:1  %conv_1_out_18_21_l = load float* %conv_1_out_18_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_21_l"/></StgValue>
</operation>

<operation id="3255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="0" op_0_bw="0">
<![CDATA[
branch278:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="32" op_0_bw="5">
<![CDATA[
branch276:1  %conv_1_out_16_21_l = load float* %conv_1_out_16_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_21_l"/></StgValue>
</operation>

<operation id="3257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="0">
<![CDATA[
branch276:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="32" op_0_bw="5">
<![CDATA[
branch274:1  %conv_1_out_14_21_l = load float* %conv_1_out_14_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_21_l"/></StgValue>
</operation>

<operation id="3259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4281" bw="0" op_0_bw="0">
<![CDATA[
branch274:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4284" bw="32" op_0_bw="5">
<![CDATA[
branch272:1  %conv_1_out_12_21_l = load float* %conv_1_out_12_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_21_l"/></StgValue>
</operation>

<operation id="3261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="0" op_0_bw="0">
<![CDATA[
branch272:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="32" op_0_bw="5">
<![CDATA[
branch270:1  %conv_1_out_10_21_l = load float* %conv_1_out_10_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_21_l"/></StgValue>
</operation>

<operation id="3263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="0" op_0_bw="0">
<![CDATA[
branch270:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="32" op_0_bw="5">
<![CDATA[
branch268:1  %conv_1_out_8_21_lo = load float* %conv_1_out_8_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_21_lo"/></StgValue>
</operation>

<operation id="3265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="0" op_0_bw="0">
<![CDATA[
branch268:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4296" bw="32" op_0_bw="5">
<![CDATA[
branch266:1  %conv_1_out_6_21_lo = load float* %conv_1_out_6_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_21_lo"/></StgValue>
</operation>

<operation id="3267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4297" bw="0" op_0_bw="0">
<![CDATA[
branch266:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="32" op_0_bw="5">
<![CDATA[
branch264:1  %conv_1_out_4_21_lo = load float* %conv_1_out_4_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_21_lo"/></StgValue>
</operation>

<operation id="3269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="0" op_0_bw="0">
<![CDATA[
branch264:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="32" op_0_bw="5">
<![CDATA[
branch262:1  %conv_1_out_2_21_lo = load float* %conv_1_out_2_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_21_lo"/></StgValue>
</operation>

<operation id="3271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="0" op_0_bw="0">
<![CDATA[
branch262:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="32" op_0_bw="5">
<![CDATA[
branch260:1  %conv_1_out_0_21_lo = load float* %conv_1_out_0_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_21_lo"/></StgValue>
</operation>

<operation id="3273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="0" op_0_bw="0">
<![CDATA[
branch260:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="32" op_0_bw="5">
<![CDATA[
branch284:1  %conv_1_out_24_21_l = load float* %conv_1_out_24_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_21_l"/></StgValue>
</operation>

<operation id="3275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="0" op_0_bw="0">
<![CDATA[
branch284:2  br label %._crit_edge.10.0.0565

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3276" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="32" op_0_bw="5">
<![CDATA[
branch257:1  %conv_1_out_23_20_l = load float* %conv_1_out_23_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_20_l"/></StgValue>
</operation>

<operation id="3277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="0" op_0_bw="0">
<![CDATA[
branch257:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="5">
<![CDATA[
branch255:1  %conv_1_out_21_20_l = load float* %conv_1_out_21_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_20_l"/></StgValue>
</operation>

<operation id="3279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="0" op_0_bw="0">
<![CDATA[
branch255:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3280" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="32" op_0_bw="5">
<![CDATA[
branch253:1  %conv_1_out_19_20_l = load float* %conv_1_out_19_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_20_l"/></StgValue>
</operation>

<operation id="3281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4344" bw="0" op_0_bw="0">
<![CDATA[
branch253:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="32" op_0_bw="5">
<![CDATA[
branch251:1  %conv_1_out_17_20_l = load float* %conv_1_out_17_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_20_l"/></StgValue>
</operation>

<operation id="3283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="0" op_0_bw="0">
<![CDATA[
branch251:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="32" op_0_bw="5">
<![CDATA[
branch249:1  %conv_1_out_15_20_l = load float* %conv_1_out_15_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_20_l"/></StgValue>
</operation>

<operation id="3285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="0" op_0_bw="0">
<![CDATA[
branch249:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="32" op_0_bw="5">
<![CDATA[
branch247:1  %conv_1_out_13_20_l = load float* %conv_1_out_13_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_20_l"/></StgValue>
</operation>

<operation id="3287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="0" op_0_bw="0">
<![CDATA[
branch247:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3288" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="32" op_0_bw="5">
<![CDATA[
branch245:1  %conv_1_out_11_20_l = load float* %conv_1_out_11_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_20_l"/></StgValue>
</operation>

<operation id="3289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4360" bw="0" op_0_bw="0">
<![CDATA[
branch245:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="32" op_0_bw="5">
<![CDATA[
branch243:1  %conv_1_out_9_20_lo = load float* %conv_1_out_9_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_20_lo"/></StgValue>
</operation>

<operation id="3291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="0" op_0_bw="0">
<![CDATA[
branch243:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3292" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="5">
<![CDATA[
branch241:1  %conv_1_out_7_20_lo = load float* %conv_1_out_7_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_20_lo"/></StgValue>
</operation>

<operation id="3293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4368" bw="0" op_0_bw="0">
<![CDATA[
branch241:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3294" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="32" op_0_bw="5">
<![CDATA[
branch239:1  %conv_1_out_5_20_lo = load float* %conv_1_out_5_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_20_lo"/></StgValue>
</operation>

<operation id="3295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4372" bw="0" op_0_bw="0">
<![CDATA[
branch239:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="32" op_0_bw="5">
<![CDATA[
branch237:1  %conv_1_out_3_20_lo = load float* %conv_1_out_3_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_20_lo"/></StgValue>
</operation>

<operation id="3297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="0" op_0_bw="0">
<![CDATA[
branch237:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="32" op_0_bw="5">
<![CDATA[
branch235:1  %conv_1_out_1_20_lo = load float* %conv_1_out_1_20_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_20_lo"/></StgValue>
</operation>

<operation id="3299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4380" bw="0" op_0_bw="0">
<![CDATA[
branch235:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="32" op_0_bw="5">
<![CDATA[
branch259:1  %conv_1_out_25_20_l = load float* %conv_1_out_25_20_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_20_l"/></StgValue>
</operation>

<operation id="3301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4384" bw="0" op_0_bw="0">
<![CDATA[
branch259:2  br label %._crit_edge.10.0.1511

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3302" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="32" op_0_bw="5">
<![CDATA[
branch231:1  %conv_1_out_23_21_l = load float* %conv_1_out_23_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_21_l"/></StgValue>
</operation>

<operation id="3303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4407" bw="0" op_0_bw="0">
<![CDATA[
branch231:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3304" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="32" op_0_bw="5">
<![CDATA[
branch229:1  %conv_1_out_21_21_l = load float* %conv_1_out_21_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_21_l"/></StgValue>
</operation>

<operation id="3305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="0" op_0_bw="0">
<![CDATA[
branch229:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3306" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="32" op_0_bw="5">
<![CDATA[
branch227:1  %conv_1_out_19_21_l = load float* %conv_1_out_19_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_21_l"/></StgValue>
</operation>

<operation id="3307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="0" op_0_bw="0">
<![CDATA[
branch227:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="32" op_0_bw="5">
<![CDATA[
branch225:1  %conv_1_out_17_21_l = load float* %conv_1_out_17_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_21_l"/></StgValue>
</operation>

<operation id="3309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4419" bw="0" op_0_bw="0">
<![CDATA[
branch225:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4422" bw="32" op_0_bw="5">
<![CDATA[
branch223:1  %conv_1_out_15_21_l = load float* %conv_1_out_15_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_21_l"/></StgValue>
</operation>

<operation id="3311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="0" op_0_bw="0">
<![CDATA[
branch223:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3312" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="32" op_0_bw="5">
<![CDATA[
branch221:1  %conv_1_out_13_21_l = load float* %conv_1_out_13_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_21_l"/></StgValue>
</operation>

<operation id="3313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="0" op_0_bw="0">
<![CDATA[
branch221:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3314" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="32" op_0_bw="5">
<![CDATA[
branch219:1  %conv_1_out_11_21_l = load float* %conv_1_out_11_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_21_l"/></StgValue>
</operation>

<operation id="3315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="0" op_0_bw="0">
<![CDATA[
branch219:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3316" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="32" op_0_bw="5">
<![CDATA[
branch217:1  %conv_1_out_9_21_lo = load float* %conv_1_out_9_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_21_lo"/></StgValue>
</operation>

<operation id="3317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="0" op_0_bw="0">
<![CDATA[
branch217:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3318" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="32" op_0_bw="5">
<![CDATA[
branch215:1  %conv_1_out_7_21_lo = load float* %conv_1_out_7_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_21_lo"/></StgValue>
</operation>

<operation id="3319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="0" op_0_bw="0">
<![CDATA[
branch215:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3320" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="32" op_0_bw="5">
<![CDATA[
branch213:1  %conv_1_out_5_21_lo = load float* %conv_1_out_5_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_21_lo"/></StgValue>
</operation>

<operation id="3321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4443" bw="0" op_0_bw="0">
<![CDATA[
branch213:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3322" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="32" op_0_bw="5">
<![CDATA[
branch211:1  %conv_1_out_3_21_lo = load float* %conv_1_out_3_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_21_lo"/></StgValue>
</operation>

<operation id="3323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="0" op_0_bw="0">
<![CDATA[
branch211:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3324" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="32" op_0_bw="5">
<![CDATA[
branch209:1  %conv_1_out_1_21_lo = load float* %conv_1_out_1_21_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_21_lo"/></StgValue>
</operation>

<operation id="3325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4451" bw="0" op_0_bw="0">
<![CDATA[
branch209:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="32" op_0_bw="5">
<![CDATA[
branch233:1  %conv_1_out_25_21_l = load float* %conv_1_out_25_21_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_21_l"/></StgValue>
</operation>

<operation id="3327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4455" bw="0" op_0_bw="0">
<![CDATA[
branch233:2  br label %._crit_edge.10.1.0457

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3328" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="32" op_0_bw="5">
<![CDATA[
branch204:1  %conv_1_out_22_22_l = load float* %conv_1_out_22_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_22_l"/></StgValue>
</operation>

<operation id="3329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4479" bw="0" op_0_bw="0">
<![CDATA[
branch204:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3330" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="32" op_0_bw="5">
<![CDATA[
branch202:1  %conv_1_out_20_22_l = load float* %conv_1_out_20_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_22_l"/></StgValue>
</operation>

<operation id="3331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="0">
<![CDATA[
branch202:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3332" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="32" op_0_bw="5">
<![CDATA[
branch200:1  %conv_1_out_18_22_l = load float* %conv_1_out_18_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_22_l"/></StgValue>
</operation>

<operation id="3333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="0">
<![CDATA[
branch200:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3334" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="32" op_0_bw="5">
<![CDATA[
branch198:1  %conv_1_out_16_22_l = load float* %conv_1_out_16_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_22_l"/></StgValue>
</operation>

<operation id="3335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="0" op_0_bw="0">
<![CDATA[
branch198:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="32" op_0_bw="5">
<![CDATA[
branch196:1  %conv_1_out_14_22_l = load float* %conv_1_out_14_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_22_l"/></StgValue>
</operation>

<operation id="3337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4495" bw="0" op_0_bw="0">
<![CDATA[
branch196:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3338" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="32" op_0_bw="5">
<![CDATA[
branch194:1  %conv_1_out_12_22_l = load float* %conv_1_out_12_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_22_l"/></StgValue>
</operation>

<operation id="3339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4499" bw="0" op_0_bw="0">
<![CDATA[
branch194:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="32" op_0_bw="5">
<![CDATA[
branch192:1  %conv_1_out_10_22_l = load float* %conv_1_out_10_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_22_l"/></StgValue>
</operation>

<operation id="3341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="0" op_0_bw="0">
<![CDATA[
branch192:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3342" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="32" op_0_bw="5">
<![CDATA[
branch190:1  %conv_1_out_8_22_lo = load float* %conv_1_out_8_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_22_lo"/></StgValue>
</operation>

<operation id="3343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="0">
<![CDATA[
branch190:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="32" op_0_bw="5">
<![CDATA[
branch188:1  %conv_1_out_6_22_lo = load float* %conv_1_out_6_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_22_lo"/></StgValue>
</operation>

<operation id="3345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="0">
<![CDATA[
branch188:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="32" op_0_bw="5">
<![CDATA[
branch186:1  %conv_1_out_4_22_lo = load float* %conv_1_out_4_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_22_lo"/></StgValue>
</operation>

<operation id="3347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4515" bw="0" op_0_bw="0">
<![CDATA[
branch186:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3348" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="32" op_0_bw="5">
<![CDATA[
branch184:1  %conv_1_out_2_22_lo = load float* %conv_1_out_2_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_22_lo"/></StgValue>
</operation>

<operation id="3349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4519" bw="0" op_0_bw="0">
<![CDATA[
branch184:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3350" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="32" op_0_bw="5">
<![CDATA[
branch182:1  %conv_1_out_0_22_lo = load float* %conv_1_out_0_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_22_lo"/></StgValue>
</operation>

<operation id="3351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="0" op_0_bw="0">
<![CDATA[
branch182:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="32" op_0_bw="5">
<![CDATA[
branch206:1  %conv_1_out_24_22_l = load float* %conv_1_out_24_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_22_l"/></StgValue>
</operation>

<operation id="3353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="0" op_0_bw="0">
<![CDATA[
branch206:2  br label %._crit_edge.10.1.1403

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.10.1.1403:0  %phi_ln28_44 = phi float [ %conv_1_out_0_22_lo, %branch182 ], [ %conv_1_out_2_22_lo, %branch184 ], [ %conv_1_out_4_22_lo, %branch186 ], [ %conv_1_out_6_22_lo, %branch188 ], [ %conv_1_out_8_22_lo, %branch190 ], [ %conv_1_out_10_22_l, %branch192 ], [ %conv_1_out_12_22_l, %branch194 ], [ %conv_1_out_14_22_l, %branch196 ], [ %conv_1_out_16_22_l, %branch198 ], [ %conv_1_out_18_22_l, %branch200 ], [ %conv_1_out_20_22_l, %branch202 ], [ %conv_1_out_22_22_l, %branch204 ], [ %conv_1_out_24_22_l, %branch206 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_44"/></StgValue>
</operation>

<operation id="3355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.1403:1  %bitcast_ln28_77 = bitcast float %phi_ln28_44 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_77"/></StgValue>
</operation>

<operation id="3356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.1.1403:2  %tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_77, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="3357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.1403:3  %trunc_ln28_77 = trunc i32 %bitcast_ln28_77 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_77"/></StgValue>
</operation>

<operation id="3358" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.1.1403:4  %icmp_ln28_154 = icmp ne i8 %tmp_122, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_154"/></StgValue>
</operation>

<operation id="3359" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.1.1403:5  %icmp_ln28_155 = icmp eq i23 %trunc_ln28_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_155"/></StgValue>
</operation>

<operation id="3360" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.1403:6  %or_ln28_77 = or i1 %icmp_ln28_155, %icmp_ln28_154

]]></Node>
<StgValue><ssdm name="or_ln28_77"/></StgValue>
</operation>

<operation id="3361" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10.1.1403:7  %tmp_123 = fcmp ogt float %phi_ln28_44, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="3362" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.1403:8  %and_ln28_77 = and i1 %or_ln28_77, %tmp_123

]]></Node>
<StgValue><ssdm name="and_ln28_77"/></StgValue>
</operation>

<operation id="3363" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10.1.1403:9  %select_ln28_44 = select i1 %and_ln28_77, float %phi_ln28_44, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_44"/></StgValue>
</operation>

<operation id="3364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.10.1.1403:10  switch i4 %select_ln28_52, label %branch180 [
    i4 0, label %branch156
    i4 1, label %branch158
    i4 2, label %branch160
    i4 3, label %branch162
    i4 4, label %branch164
    i4 5, label %branch166
    i4 6, label %branch168
    i4 7, label %branch170
    i4 -8, label %branch172
    i4 -7, label %branch174
    i4 -6, label %branch176
    i4 -5, label %branch178
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3365" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="32" op_0_bw="5">
<![CDATA[
branch178:1  %conv_1_out_22_23_l = load float* %conv_1_out_22_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_23_l"/></StgValue>
</operation>

<operation id="3366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4543" bw="0" op_0_bw="0">
<![CDATA[
branch178:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3367" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="32" op_0_bw="5">
<![CDATA[
branch176:1  %conv_1_out_20_23_l = load float* %conv_1_out_20_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_23_l"/></StgValue>
</operation>

<operation id="3368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="0">
<![CDATA[
branch176:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3369" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="32" op_0_bw="5">
<![CDATA[
branch174:1  %conv_1_out_18_23_l = load float* %conv_1_out_18_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_23_l"/></StgValue>
</operation>

<operation id="3370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4551" bw="0" op_0_bw="0">
<![CDATA[
branch174:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3371" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="32" op_0_bw="5">
<![CDATA[
branch172:1  %conv_1_out_16_23_l = load float* %conv_1_out_16_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_23_l"/></StgValue>
</operation>

<operation id="3372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="0" op_0_bw="0">
<![CDATA[
branch172:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3373" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="32" op_0_bw="5">
<![CDATA[
branch170:1  %conv_1_out_14_23_l = load float* %conv_1_out_14_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_23_l"/></StgValue>
</operation>

<operation id="3374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4559" bw="0" op_0_bw="0">
<![CDATA[
branch170:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3375" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="32" op_0_bw="5">
<![CDATA[
branch168:1  %conv_1_out_12_23_l = load float* %conv_1_out_12_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_23_l"/></StgValue>
</operation>

<operation id="3376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4563" bw="0" op_0_bw="0">
<![CDATA[
branch168:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3377" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="32" op_0_bw="5">
<![CDATA[
branch166:1  %conv_1_out_10_23_l = load float* %conv_1_out_10_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_23_l"/></StgValue>
</operation>

<operation id="3378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4567" bw="0" op_0_bw="0">
<![CDATA[
branch166:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3379" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="32" op_0_bw="5">
<![CDATA[
branch164:1  %conv_1_out_8_23_lo = load float* %conv_1_out_8_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_23_lo"/></StgValue>
</operation>

<operation id="3380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4571" bw="0" op_0_bw="0">
<![CDATA[
branch164:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3381" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="32" op_0_bw="5">
<![CDATA[
branch162:1  %conv_1_out_6_23_lo = load float* %conv_1_out_6_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_23_lo"/></StgValue>
</operation>

<operation id="3382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4575" bw="0" op_0_bw="0">
<![CDATA[
branch162:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3383" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="32" op_0_bw="5">
<![CDATA[
branch160:1  %conv_1_out_4_23_lo = load float* %conv_1_out_4_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_23_lo"/></StgValue>
</operation>

<operation id="3384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="0" op_0_bw="0">
<![CDATA[
branch160:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3385" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="32" op_0_bw="5">
<![CDATA[
branch158:1  %conv_1_out_2_23_lo = load float* %conv_1_out_2_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_23_lo"/></StgValue>
</operation>

<operation id="3386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4583" bw="0" op_0_bw="0">
<![CDATA[
branch158:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3387" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="32" op_0_bw="5">
<![CDATA[
branch156:1  %conv_1_out_0_23_lo = load float* %conv_1_out_0_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_23_lo"/></StgValue>
</operation>

<operation id="3388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="0" op_0_bw="0">
<![CDATA[
branch156:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3389" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="32" op_0_bw="5">
<![CDATA[
branch180:1  %conv_1_out_24_23_l = load float* %conv_1_out_24_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_23_l"/></StgValue>
</operation>

<operation id="3390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4591" bw="0" op_0_bw="0">
<![CDATA[
branch180:2  br label %._crit_edge.11.0.0349

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3391" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="32" op_0_bw="5">
<![CDATA[
branch153:1  %conv_1_out_23_22_l = load float* %conv_1_out_23_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_22_l"/></StgValue>
</operation>

<operation id="3392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="0" op_0_bw="0">
<![CDATA[
branch153:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3393" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="32" op_0_bw="5">
<![CDATA[
branch151:1  %conv_1_out_21_22_l = load float* %conv_1_out_21_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_22_l"/></StgValue>
</operation>

<operation id="3394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="0" op_0_bw="0">
<![CDATA[
branch151:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3395" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4621" bw="32" op_0_bw="5">
<![CDATA[
branch149:1  %conv_1_out_19_22_l = load float* %conv_1_out_19_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_22_l"/></StgValue>
</operation>

<operation id="3396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4622" bw="0" op_0_bw="0">
<![CDATA[
branch149:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3397" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4625" bw="32" op_0_bw="5">
<![CDATA[
branch147:1  %conv_1_out_17_22_l = load float* %conv_1_out_17_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_22_l"/></StgValue>
</operation>

<operation id="3398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="0">
<![CDATA[
branch147:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3399" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="32" op_0_bw="5">
<![CDATA[
branch145:1  %conv_1_out_15_22_l = load float* %conv_1_out_15_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_22_l"/></StgValue>
</operation>

<operation id="3400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="0" op_0_bw="0">
<![CDATA[
branch145:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3401" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="32" op_0_bw="5">
<![CDATA[
branch143:1  %conv_1_out_13_22_l = load float* %conv_1_out_13_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_22_l"/></StgValue>
</operation>

<operation id="3402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="0" op_0_bw="0">
<![CDATA[
branch143:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3403" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="32" op_0_bw="5">
<![CDATA[
branch141:1  %conv_1_out_11_22_l = load float* %conv_1_out_11_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_22_l"/></StgValue>
</operation>

<operation id="3404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="0" op_0_bw="0">
<![CDATA[
branch141:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3405" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="32" op_0_bw="5">
<![CDATA[
branch139:1  %conv_1_out_9_22_lo = load float* %conv_1_out_9_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_22_lo"/></StgValue>
</operation>

<operation id="3406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="0" op_0_bw="0">
<![CDATA[
branch139:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3407" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="32" op_0_bw="5">
<![CDATA[
branch137:1  %conv_1_out_7_22_lo = load float* %conv_1_out_7_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_22_lo"/></StgValue>
</operation>

<operation id="3408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="0">
<![CDATA[
branch137:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3409" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="32" op_0_bw="5">
<![CDATA[
branch135:1  %conv_1_out_5_22_lo = load float* %conv_1_out_5_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_22_lo"/></StgValue>
</operation>

<operation id="3410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="0" op_0_bw="0">
<![CDATA[
branch135:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3411" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="32" op_0_bw="5">
<![CDATA[
branch133:1  %conv_1_out_3_22_lo = load float* %conv_1_out_3_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_22_lo"/></StgValue>
</operation>

<operation id="3412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="0" op_0_bw="0">
<![CDATA[
branch133:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3413" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="32" op_0_bw="5">
<![CDATA[
branch131:1  %conv_1_out_1_22_lo = load float* %conv_1_out_1_22_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_22_lo"/></StgValue>
</operation>

<operation id="3414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="0" op_0_bw="0">
<![CDATA[
branch131:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3415" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="32" op_0_bw="5">
<![CDATA[
branch155:1  %conv_1_out_25_22_l = load float* %conv_1_out_25_22_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_22_l"/></StgValue>
</operation>

<operation id="3416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="0" op_0_bw="0">
<![CDATA[
branch155:2  br label %._crit_edge.11.0.1295

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3417" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="32" op_0_bw="5">
<![CDATA[
branch127:1  %conv_1_out_23_23_l = load float* %conv_1_out_23_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_23_l"/></StgValue>
</operation>

<operation id="3418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="0" op_0_bw="0">
<![CDATA[
branch127:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3419" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4688" bw="32" op_0_bw="5">
<![CDATA[
branch125:1  %conv_1_out_21_23_l = load float* %conv_1_out_21_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_23_l"/></StgValue>
</operation>

<operation id="3420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4689" bw="0" op_0_bw="0">
<![CDATA[
branch125:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3421" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="32" op_0_bw="5">
<![CDATA[
branch123:1  %conv_1_out_19_23_l = load float* %conv_1_out_19_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_23_l"/></StgValue>
</operation>

<operation id="3422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="0" op_0_bw="0">
<![CDATA[
branch123:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3423" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="32" op_0_bw="5">
<![CDATA[
branch121:1  %conv_1_out_17_23_l = load float* %conv_1_out_17_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_23_l"/></StgValue>
</operation>

<operation id="3424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="0">
<![CDATA[
branch121:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3425" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="32" op_0_bw="5">
<![CDATA[
branch119:1  %conv_1_out_15_23_l = load float* %conv_1_out_15_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_23_l"/></StgValue>
</operation>

<operation id="3426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="0" op_0_bw="0">
<![CDATA[
branch119:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3427" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4704" bw="32" op_0_bw="5">
<![CDATA[
branch117:1  %conv_1_out_13_23_l = load float* %conv_1_out_13_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_23_l"/></StgValue>
</operation>

<operation id="3428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="0" op_0_bw="0">
<![CDATA[
branch117:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3429" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="32" op_0_bw="5">
<![CDATA[
branch115:1  %conv_1_out_11_23_l = load float* %conv_1_out_11_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_23_l"/></StgValue>
</operation>

<operation id="3430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="0" op_0_bw="0">
<![CDATA[
branch115:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3431" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="32" op_0_bw="5">
<![CDATA[
branch113:1  %conv_1_out_9_23_lo = load float* %conv_1_out_9_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_23_lo"/></StgValue>
</operation>

<operation id="3432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4713" bw="0" op_0_bw="0">
<![CDATA[
branch113:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3433" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="32" op_0_bw="5">
<![CDATA[
branch111:1  %conv_1_out_7_23_lo = load float* %conv_1_out_7_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_23_lo"/></StgValue>
</operation>

<operation id="3434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="0" op_0_bw="0">
<![CDATA[
branch111:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3435" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="32" op_0_bw="5">
<![CDATA[
branch109:1  %conv_1_out_5_23_lo = load float* %conv_1_out_5_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_23_lo"/></StgValue>
</operation>

<operation id="3436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="0">
<![CDATA[
branch109:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3437" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4724" bw="32" op_0_bw="5">
<![CDATA[
branch107:1  %conv_1_out_3_23_lo = load float* %conv_1_out_3_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_23_lo"/></StgValue>
</operation>

<operation id="3438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="0" op_0_bw="0">
<![CDATA[
branch107:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3439" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4728" bw="32" op_0_bw="5">
<![CDATA[
branch105:1  %conv_1_out_1_23_lo = load float* %conv_1_out_1_23_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_23_lo"/></StgValue>
</operation>

<operation id="3440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4729" bw="0" op_0_bw="0">
<![CDATA[
branch105:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3441" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="32" op_0_bw="5">
<![CDATA[
branch129:1  %conv_1_out_25_23_l = load float* %conv_1_out_25_23_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_23_l"/></StgValue>
</operation>

<operation id="3442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4733" bw="0" op_0_bw="0">
<![CDATA[
branch129:2  br label %._crit_edge.11.1.0241

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3443" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4756" bw="32" op_0_bw="5">
<![CDATA[
branch100:1  %conv_1_out_22_24_l = load float* %conv_1_out_22_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_24_l"/></StgValue>
</operation>

<operation id="3444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="0" op_0_bw="0">
<![CDATA[
branch100:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3445" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4760" bw="32" op_0_bw="5">
<![CDATA[
branch98:1  %conv_1_out_20_24_l = load float* %conv_1_out_20_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_24_l"/></StgValue>
</operation>

<operation id="3446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4761" bw="0" op_0_bw="0">
<![CDATA[
branch98:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3447" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="32" op_0_bw="5">
<![CDATA[
branch96:1  %conv_1_out_18_24_l = load float* %conv_1_out_18_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_24_l"/></StgValue>
</operation>

<operation id="3448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="0" op_0_bw="0">
<![CDATA[
branch96:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3449" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="32" op_0_bw="5">
<![CDATA[
branch94:1  %conv_1_out_16_24_l = load float* %conv_1_out_16_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_24_l"/></StgValue>
</operation>

<operation id="3450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="0" op_0_bw="0">
<![CDATA[
branch94:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3451" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="32" op_0_bw="5">
<![CDATA[
branch92:1  %conv_1_out_14_24_l = load float* %conv_1_out_14_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_24_l"/></StgValue>
</operation>

<operation id="3452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4773" bw="0" op_0_bw="0">
<![CDATA[
branch92:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3453" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4776" bw="32" op_0_bw="5">
<![CDATA[
branch90:1  %conv_1_out_12_24_l = load float* %conv_1_out_12_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_24_l"/></StgValue>
</operation>

<operation id="3454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="0" op_0_bw="0">
<![CDATA[
branch90:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3455" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="32" op_0_bw="5">
<![CDATA[
branch88:1  %conv_1_out_10_24_l = load float* %conv_1_out_10_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_24_l"/></StgValue>
</operation>

<operation id="3456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="0" op_0_bw="0">
<![CDATA[
branch88:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3457" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="32" op_0_bw="5">
<![CDATA[
branch86:1  %conv_1_out_8_24_lo = load float* %conv_1_out_8_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_24_lo"/></StgValue>
</operation>

<operation id="3458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="0" op_0_bw="0">
<![CDATA[
branch86:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3459" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="32" op_0_bw="5">
<![CDATA[
branch84:1  %conv_1_out_6_24_lo = load float* %conv_1_out_6_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_24_lo"/></StgValue>
</operation>

<operation id="3460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="0" op_0_bw="0">
<![CDATA[
branch84:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3461" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="32" op_0_bw="5">
<![CDATA[
branch82:1  %conv_1_out_4_24_lo = load float* %conv_1_out_4_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_24_lo"/></StgValue>
</operation>

<operation id="3462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="0" op_0_bw="0">
<![CDATA[
branch82:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3463" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="32" op_0_bw="5">
<![CDATA[
branch80:1  %conv_1_out_2_24_lo = load float* %conv_1_out_2_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_24_lo"/></StgValue>
</operation>

<operation id="3464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="0" op_0_bw="0">
<![CDATA[
branch80:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3465" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4800" bw="32" op_0_bw="5">
<![CDATA[
branch78:1  %conv_1_out_0_24_lo = load float* %conv_1_out_0_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_24_lo"/></StgValue>
</operation>

<operation id="3466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="0">
<![CDATA[
branch78:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3467" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4804" bw="32" op_0_bw="5">
<![CDATA[
branch102:1  %conv_1_out_24_24_l = load float* %conv_1_out_24_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_24_l"/></StgValue>
</operation>

<operation id="3468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4805" bw="0" op_0_bw="0">
<![CDATA[
branch102:2  br label %._crit_edge.11.1.1187

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.11.1.1187:0  %phi_ln28_48 = phi float [ %conv_1_out_0_24_lo, %branch78 ], [ %conv_1_out_2_24_lo, %branch80 ], [ %conv_1_out_4_24_lo, %branch82 ], [ %conv_1_out_6_24_lo, %branch84 ], [ %conv_1_out_8_24_lo, %branch86 ], [ %conv_1_out_10_24_l, %branch88 ], [ %conv_1_out_12_24_l, %branch90 ], [ %conv_1_out_14_24_l, %branch92 ], [ %conv_1_out_16_24_l, %branch94 ], [ %conv_1_out_18_24_l, %branch96 ], [ %conv_1_out_20_24_l, %branch98 ], [ %conv_1_out_22_24_l, %branch100 ], [ %conv_1_out_24_24_l, %branch102 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_48"/></StgValue>
</operation>

<operation id="3470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.1187:1  %bitcast_ln28_84 = bitcast float %phi_ln28_48 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_84"/></StgValue>
</operation>

<operation id="3471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.1.1187:2  %tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_84, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="3472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.1187:3  %trunc_ln28_84 = trunc i32 %bitcast_ln28_84 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_84"/></StgValue>
</operation>

<operation id="3473" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.1.1187:4  %icmp_ln28_168 = icmp ne i8 %tmp_133, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_168"/></StgValue>
</operation>

<operation id="3474" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.1.1187:5  %icmp_ln28_169 = icmp eq i23 %trunc_ln28_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_169"/></StgValue>
</operation>

<operation id="3475" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.1187:6  %or_ln28_84 = or i1 %icmp_ln28_169, %icmp_ln28_168

]]></Node>
<StgValue><ssdm name="or_ln28_84"/></StgValue>
</operation>

<operation id="3476" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11.1.1187:7  %tmp_134 = fcmp ogt float %phi_ln28_48, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="3477" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.1187:8  %and_ln28_84 = and i1 %or_ln28_84, %tmp_134

]]></Node>
<StgValue><ssdm name="and_ln28_84"/></StgValue>
</operation>

<operation id="3478" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11.1.1187:9  %select_ln28_48 = select i1 %and_ln28_84, float %phi_ln28_48, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_48"/></StgValue>
</operation>

<operation id="3479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.11.1.1187:10  switch i4 %select_ln28_52, label %branch76 [
    i4 0, label %branch52
    i4 1, label %branch54
    i4 2, label %branch56
    i4 3, label %branch58
    i4 4, label %branch60
    i4 5, label %branch62
    i4 6, label %branch64
    i4 7, label %branch66
    i4 -8, label %branch68
    i4 -7, label %branch70
    i4 -6, label %branch72
    i4 -5, label %branch74
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3480" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="32" op_0_bw="5">
<![CDATA[
branch74:1  %conv_1_out_22_25_l = load float* %conv_1_out_22_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_22_25_l"/></StgValue>
</operation>

<operation id="3481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="0" op_0_bw="0">
<![CDATA[
branch74:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3482" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="32" op_0_bw="5">
<![CDATA[
branch72:1  %conv_1_out_20_25_l = load float* %conv_1_out_20_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_20_25_l"/></StgValue>
</operation>

<operation id="3483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="0" op_0_bw="0">
<![CDATA[
branch72:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3484" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="32" op_0_bw="5">
<![CDATA[
branch70:1  %conv_1_out_18_25_l = load float* %conv_1_out_18_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_18_25_l"/></StgValue>
</operation>

<operation id="3485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="0" op_0_bw="0">
<![CDATA[
branch70:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3486" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="32" op_0_bw="5">
<![CDATA[
branch68:1  %conv_1_out_16_25_l = load float* %conv_1_out_16_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_16_25_l"/></StgValue>
</operation>

<operation id="3487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="0" op_0_bw="0">
<![CDATA[
branch68:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3488" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="32" op_0_bw="5">
<![CDATA[
branch66:1  %conv_1_out_14_25_l = load float* %conv_1_out_14_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_14_25_l"/></StgValue>
</operation>

<operation id="3489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="0" op_0_bw="0">
<![CDATA[
branch66:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3490" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="32" op_0_bw="5">
<![CDATA[
branch64:1  %conv_1_out_12_25_l = load float* %conv_1_out_12_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_12_25_l"/></StgValue>
</operation>

<operation id="3491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="0" op_0_bw="0">
<![CDATA[
branch64:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3492" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="32" op_0_bw="5">
<![CDATA[
branch62:1  %conv_1_out_10_25_l = load float* %conv_1_out_10_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_10_25_l"/></StgValue>
</operation>

<operation id="3493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="0" op_0_bw="0">
<![CDATA[
branch62:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3494" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="32" op_0_bw="5">
<![CDATA[
branch60:1  %conv_1_out_8_25_lo = load float* %conv_1_out_8_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_8_25_lo"/></StgValue>
</operation>

<operation id="3495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="0">
<![CDATA[
branch60:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3496" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="32" op_0_bw="5">
<![CDATA[
branch58:1  %conv_1_out_6_25_lo = load float* %conv_1_out_6_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_6_25_lo"/></StgValue>
</operation>

<operation id="3497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="0">
<![CDATA[
branch58:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3498" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="32" op_0_bw="5">
<![CDATA[
branch56:1  %conv_1_out_4_25_lo = load float* %conv_1_out_4_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_4_25_lo"/></StgValue>
</operation>

<operation id="3499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="0" op_0_bw="0">
<![CDATA[
branch56:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3500" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="32" op_0_bw="5">
<![CDATA[
branch54:1  %conv_1_out_2_25_lo = load float* %conv_1_out_2_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_25_lo"/></StgValue>
</operation>

<operation id="3501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="0" op_0_bw="0">
<![CDATA[
branch54:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3502" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="32" op_0_bw="5">
<![CDATA[
branch52:1  %conv_1_out_0_25_lo = load float* %conv_1_out_0_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_25_lo"/></StgValue>
</operation>

<operation id="3503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="0" op_0_bw="0">
<![CDATA[
branch52:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3504" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4868" bw="32" op_0_bw="5">
<![CDATA[
branch76:1  %conv_1_out_24_25_l = load float* %conv_1_out_24_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_24_25_l"/></StgValue>
</operation>

<operation id="3505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="0" op_0_bw="0">
<![CDATA[
branch76:2  br label %._crit_edge.12.0.0133

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3506" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="32" op_0_bw="5">
<![CDATA[
branch49:1  %conv_1_out_23_24_l = load float* %conv_1_out_23_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_24_l"/></StgValue>
</operation>

<operation id="3507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="0" op_0_bw="0">
<![CDATA[
branch49:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3508" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4895" bw="32" op_0_bw="5">
<![CDATA[
branch47:1  %conv_1_out_21_24_l = load float* %conv_1_out_21_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_24_l"/></StgValue>
</operation>

<operation id="3509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4896" bw="0" op_0_bw="0">
<![CDATA[
branch47:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3510" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4899" bw="32" op_0_bw="5">
<![CDATA[
branch45:1  %conv_1_out_19_24_l = load float* %conv_1_out_19_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_24_l"/></StgValue>
</operation>

<operation id="3511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="0" op_0_bw="0">
<![CDATA[
branch45:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3512" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="32" op_0_bw="5">
<![CDATA[
branch43:1  %conv_1_out_17_24_l = load float* %conv_1_out_17_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_24_l"/></StgValue>
</operation>

<operation id="3513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="0">
<![CDATA[
branch43:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3514" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="32" op_0_bw="5">
<![CDATA[
branch41:1  %conv_1_out_15_24_l = load float* %conv_1_out_15_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_24_l"/></StgValue>
</operation>

<operation id="3515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4908" bw="0" op_0_bw="0">
<![CDATA[
branch41:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3516" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="32" op_0_bw="5">
<![CDATA[
branch39:1  %conv_1_out_13_24_l = load float* %conv_1_out_13_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_24_l"/></StgValue>
</operation>

<operation id="3517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="0" op_0_bw="0">
<![CDATA[
branch39:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3518" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="32" op_0_bw="5">
<![CDATA[
branch37:1  %conv_1_out_11_24_l = load float* %conv_1_out_11_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_24_l"/></StgValue>
</operation>

<operation id="3519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="0">
<![CDATA[
branch37:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3520" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="32" op_0_bw="5">
<![CDATA[
branch35:1  %conv_1_out_9_24_lo = load float* %conv_1_out_9_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_24_lo"/></StgValue>
</operation>

<operation id="3521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4920" bw="0" op_0_bw="0">
<![CDATA[
branch35:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3522" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="32" op_0_bw="5">
<![CDATA[
branch33:1  %conv_1_out_7_24_lo = load float* %conv_1_out_7_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_24_lo"/></StgValue>
</operation>

<operation id="3523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="0" op_0_bw="0">
<![CDATA[
branch33:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3524" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="32" op_0_bw="5">
<![CDATA[
branch31:1  %conv_1_out_5_24_lo = load float* %conv_1_out_5_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_24_lo"/></StgValue>
</operation>

<operation id="3525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4928" bw="0" op_0_bw="0">
<![CDATA[
branch31:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3526" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="32" op_0_bw="5">
<![CDATA[
branch29:1  %conv_1_out_3_24_lo = load float* %conv_1_out_3_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_24_lo"/></StgValue>
</operation>

<operation id="3527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="0" op_0_bw="0">
<![CDATA[
branch29:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3528" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="32" op_0_bw="5">
<![CDATA[
branch27:1  %conv_1_out_1_24_lo = load float* %conv_1_out_1_24_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_24_lo"/></StgValue>
</operation>

<operation id="3529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4936" bw="0" op_0_bw="0">
<![CDATA[
branch27:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3530" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="32" op_0_bw="5">
<![CDATA[
branch51:1  %conv_1_out_25_24_l = load float* %conv_1_out_25_24_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_24_l"/></StgValue>
</operation>

<operation id="3531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="0" op_0_bw="0">
<![CDATA[
branch51:2  br label %._crit_edge.12.0.180

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3532" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="32" op_0_bw="5">
<![CDATA[
branch23:1  %conv_1_out_23_25_l = load float* %conv_1_out_23_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_23_25_l"/></StgValue>
</operation>

<operation id="3533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="0">
<![CDATA[
branch23:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3534" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="32" op_0_bw="5">
<![CDATA[
branch21:1  %conv_1_out_21_25_l = load float* %conv_1_out_21_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_21_25_l"/></StgValue>
</operation>

<operation id="3535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="0">
<![CDATA[
branch21:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3536" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="32" op_0_bw="5">
<![CDATA[
branch19:1  %conv_1_out_19_25_l = load float* %conv_1_out_19_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_19_25_l"/></StgValue>
</operation>

<operation id="3537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4971" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3538" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4974" bw="32" op_0_bw="5">
<![CDATA[
branch17:1  %conv_1_out_17_25_l = load float* %conv_1_out_17_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_17_25_l"/></StgValue>
</operation>

<operation id="3539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="0" op_0_bw="0">
<![CDATA[
branch17:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3540" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="32" op_0_bw="5">
<![CDATA[
branch15:1  %conv_1_out_15_25_l = load float* %conv_1_out_15_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_15_25_l"/></StgValue>
</operation>

<operation id="3541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4979" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3542" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="32" op_0_bw="5">
<![CDATA[
branch13:1  %conv_1_out_13_25_l = load float* %conv_1_out_13_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_13_25_l"/></StgValue>
</operation>

<operation id="3543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3544" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="32" op_0_bw="5">
<![CDATA[
branch11:1  %conv_1_out_11_25_l = load float* %conv_1_out_11_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_11_25_l"/></StgValue>
</operation>

<operation id="3545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4987" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3546" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4990" bw="32" op_0_bw="5">
<![CDATA[
branch9:1  %conv_1_out_9_25_lo = load float* %conv_1_out_9_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_9_25_lo"/></StgValue>
</operation>

<operation id="3547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="0">
<![CDATA[
branch9:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3548" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4994" bw="32" op_0_bw="5">
<![CDATA[
branch7:1  %conv_1_out_7_25_lo = load float* %conv_1_out_7_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_7_25_lo"/></StgValue>
</operation>

<operation id="3549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3550" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="32" op_0_bw="5">
<![CDATA[
branch5:1  %conv_1_out_5_25_lo = load float* %conv_1_out_5_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_5_25_lo"/></StgValue>
</operation>

<operation id="3551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4999" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3552" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5002" bw="32" op_0_bw="5">
<![CDATA[
branch3:1  %conv_1_out_3_25_lo = load float* %conv_1_out_3_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_3_25_lo"/></StgValue>
</operation>

<operation id="3553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5003" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3554" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="32" op_0_bw="5">
<![CDATA[
branch1:1  %conv_1_out_1_25_lo = load float* %conv_1_out_1_25_ad, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_25_lo"/></StgValue>
</operation>

<operation id="3555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3556" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="32" op_0_bw="5">
<![CDATA[
branch25:1  %conv_1_out_25_25_l = load float* %conv_1_out_25_25_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_25_25_l"/></StgValue>
</operation>

<operation id="3557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="select_ln28_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="5011" bw="0" op_0_bw="0">
<![CDATA[
branch25:2  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="3558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Row_Loop_begin:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 416, i64 416, i64 416)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="3560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="10" op_0_bw="6">
<![CDATA[
Row_Loop_begin:7  %zext_ln14 = zext i6 %select_ln28_53 to i10

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="3561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:8  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="3562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Row_Loop_begin:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="3563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Row_Loop_begin:11  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln28_52, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="3564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="10" op_0_bw="9">
<![CDATA[
Row_Loop_begin:12  %zext_ln35 = zext i9 %tmp to i10

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="3565" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Row_Loop_begin:13  %add_ln35 = add i10 %zext_ln14, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="3566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="10">
<![CDATA[
Row_Loop_begin:14  %zext_ln35_1 = zext i10 %add_ln35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="3567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:15  %max_pool_1_out_0_ad = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_ad"/></StgValue>
</operation>

<operation id="3568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:16  %max_pool_1_out_1_ad = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_ad"/></StgValue>
</operation>

<operation id="3569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:17  %max_pool_1_out_2_ad = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_ad"/></StgValue>
</operation>

<operation id="3570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:18  %max_pool_1_out_3_ad = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_3_ad"/></StgValue>
</operation>

<operation id="3571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:19  %max_pool_1_out_4_ad = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_4_ad"/></StgValue>
</operation>

<operation id="3572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:20  %max_pool_1_out_5_ad = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_5_ad"/></StgValue>
</operation>

<operation id="3573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:21  %max_pool_1_out_6_ad = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_6_ad"/></StgValue>
</operation>

<operation id="3574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:22  %max_pool_1_out_7_ad = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_7_ad"/></StgValue>
</operation>

<operation id="3575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:23  %max_pool_1_out_8_ad = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_8_ad"/></StgValue>
</operation>

<operation id="3576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:24  %max_pool_1_out_9_ad = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_9_ad"/></StgValue>
</operation>

<operation id="3577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:25  %max_pool_1_out_10_a = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_10_a"/></StgValue>
</operation>

<operation id="3578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:26  %max_pool_1_out_11_a = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_11_a"/></StgValue>
</operation>

<operation id="3579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:27  %max_pool_1_out_12_a = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_12_a"/></StgValue>
</operation>

<operation id="3580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.0.0.02725:0  %phi_ln28_1 = phi float [ %conv_1_out_0_1_loa, %branch1300 ], [ %conv_1_out_2_1_loa, %branch1302 ], [ %conv_1_out_4_1_loa, %branch1304 ], [ %conv_1_out_6_1_loa, %branch1306 ], [ %conv_1_out_8_1_loa, %branch1308 ], [ %conv_1_out_10_1_lo, %branch1310 ], [ %conv_1_out_12_1_lo, %branch1312 ], [ %conv_1_out_14_1_lo, %branch1314 ], [ %conv_1_out_16_1_lo, %branch1316 ], [ %conv_1_out_18_1_lo, %branch1318 ], [ %conv_1_out_20_1_lo, %branch1320 ], [ %conv_1_out_22_1_lo, %branch1322 ], [ %conv_1_out_24_1_lo, %branch1324 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_1"/></StgValue>
</operation>

<operation id="3581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.02725:1  %bitcast_ln28_1 = bitcast float %phi_ln28_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_1"/></StgValue>
</operation>

<operation id="3582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.02725:2  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="3583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.02725:3  %trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="3584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.02725:4  %bitcast_ln28_2 = bitcast float %select_ln28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_2"/></StgValue>
</operation>

<operation id="3585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.02725:5  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="3586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.02725:6  %trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="3587" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.02725:7  %icmp_ln28_2 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_2"/></StgValue>
</operation>

<operation id="3588" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.02725:8  %icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_3"/></StgValue>
</operation>

<operation id="3589" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.02725:9  %or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="3590" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.02725:10  %icmp_ln28_4 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_4"/></StgValue>
</operation>

<operation id="3591" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.02725:11  %icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_5"/></StgValue>
</operation>

<operation id="3592" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.02725:12  %or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4

]]></Node>
<StgValue><ssdm name="or_ln28_2"/></StgValue>
</operation>

<operation id="3593" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.02725:13  %and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2

]]></Node>
<StgValue><ssdm name="and_ln28_1"/></StgValue>
</operation>

<operation id="3594" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.02725:14  %tmp_6 = fcmp ogt float %phi_ln28_1, %select_ln28

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="3595" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.02725:15  %and_ln28_2 = and i1 %and_ln28_1, %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln28_2"/></StgValue>
</operation>

<operation id="3596" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.02725:16  %select_ln28_1 = select i1 %and_ln28_2, float %phi_ln28_1, float %select_ln28

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="3597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.0.0.02725:17  switch i4 %select_ln28_52, label %branch1299 [
    i4 0, label %branch1275
    i4 1, label %branch1277
    i4 2, label %branch1279
    i4 3, label %branch1281
    i4 4, label %branch1283
    i4 5, label %branch1285
    i4 6, label %branch1287
    i4 7, label %branch1289
    i4 -8, label %branch1291
    i4 -7, label %branch1293
    i4 -6, label %branch1295
    i4 -5, label %branch1297
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.0.0.12671:0  %phi_ln28_2 = phi float [ %conv_1_out_1_0_loa, %branch1275 ], [ %conv_1_out_3_0_loa, %branch1277 ], [ %conv_1_out_5_0_loa, %branch1279 ], [ %conv_1_out_7_0_loa, %branch1281 ], [ %conv_1_out_9_0_loa, %branch1283 ], [ %conv_1_out_11_0_lo, %branch1285 ], [ %conv_1_out_13_0_lo, %branch1287 ], [ %conv_1_out_15_0_lo, %branch1289 ], [ %conv_1_out_17_0_lo, %branch1291 ], [ %conv_1_out_19_0_lo, %branch1293 ], [ %conv_1_out_21_0_lo, %branch1295 ], [ %conv_1_out_23_0_lo, %branch1297 ], [ %conv_1_out_25_0_lo, %branch1299 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_2"/></StgValue>
</operation>

<operation id="3599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.12671:1  %bitcast_ln28_3 = bitcast float %phi_ln28_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_3"/></StgValue>
</operation>

<operation id="3600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.12671:2  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="3601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.12671:3  %trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_3"/></StgValue>
</operation>

<operation id="3602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.12671:4  %bitcast_ln28_4 = bitcast float %select_ln28_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_4"/></StgValue>
</operation>

<operation id="3603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.12671:5  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="3604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.12671:6  %trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_4"/></StgValue>
</operation>

<operation id="3605" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.12671:7  %icmp_ln28_6 = icmp ne i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_6"/></StgValue>
</operation>

<operation id="3606" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.12671:8  %icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_7"/></StgValue>
</operation>

<operation id="3607" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.12671:9  %or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6

]]></Node>
<StgValue><ssdm name="or_ln28_3"/></StgValue>
</operation>

<operation id="3608" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.12671:10  %icmp_ln28_8 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_8"/></StgValue>
</operation>

<operation id="3609" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.12671:11  %icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_9"/></StgValue>
</operation>

<operation id="3610" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.12671:12  %or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8

]]></Node>
<StgValue><ssdm name="or_ln28_4"/></StgValue>
</operation>

<operation id="3611" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.12671:13  %and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4

]]></Node>
<StgValue><ssdm name="and_ln28_3"/></StgValue>
</operation>

<operation id="3612" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.12671:14  %tmp_9 = fcmp ogt float %phi_ln28_2, %select_ln28_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="3613" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.12671:15  %and_ln28_4 = and i1 %and_ln28_3, %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln28_4"/></StgValue>
</operation>

<operation id="3614" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.12671:16  %select_ln28_2 = select i1 %and_ln28_4, float %phi_ln28_2, float %select_ln28_1

]]></Node>
<StgValue><ssdm name="select_ln28_2"/></StgValue>
</operation>

<operation id="3615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.0.0.12671:17  switch i4 %select_ln28_52, label %branch1273 [
    i4 0, label %branch1249
    i4 1, label %branch1251
    i4 2, label %branch1253
    i4 3, label %branch1255
    i4 4, label %branch1257
    i4 5, label %branch1259
    i4 6, label %branch1261
    i4 7, label %branch1263
    i4 -8, label %branch1265
    i4 -7, label %branch1267
    i4 -6, label %branch1269
    i4 -5, label %branch1271
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.0.1.02617:0  %phi_ln28_3 = phi float [ %conv_1_out_1_1_loa, %branch1249 ], [ %conv_1_out_3_1_loa, %branch1251 ], [ %conv_1_out_5_1_loa, %branch1253 ], [ %conv_1_out_7_1_loa, %branch1255 ], [ %conv_1_out_9_1_loa, %branch1257 ], [ %conv_1_out_11_1_lo, %branch1259 ], [ %conv_1_out_13_1_lo, %branch1261 ], [ %conv_1_out_15_1_lo, %branch1263 ], [ %conv_1_out_17_1_lo, %branch1265 ], [ %conv_1_out_19_1_lo, %branch1267 ], [ %conv_1_out_21_1_lo, %branch1269 ], [ %conv_1_out_23_1_lo, %branch1271 ], [ %conv_1_out_25_1_lo, %branch1273 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_3"/></StgValue>
</operation>

<operation id="3617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.02617:1  %bitcast_ln28_5 = bitcast float %phi_ln28_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_5"/></StgValue>
</operation>

<operation id="3618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.02617:2  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="3619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.02617:3  %trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_5"/></StgValue>
</operation>

<operation id="3620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.02617:4  %bitcast_ln28_6 = bitcast float %select_ln28_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_6"/></StgValue>
</operation>

<operation id="3621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.02617:5  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="3622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.02617:6  %trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_6"/></StgValue>
</operation>

<operation id="3623" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.1.02617:7  %icmp_ln28_10 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_10"/></StgValue>
</operation>

<operation id="3624" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.1.02617:8  %icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_11"/></StgValue>
</operation>

<operation id="3625" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.02617:9  %or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10

]]></Node>
<StgValue><ssdm name="or_ln28_5"/></StgValue>
</operation>

<operation id="3626" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.1.02617:10  %icmp_ln28_12 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_12"/></StgValue>
</operation>

<operation id="3627" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.1.02617:11  %icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_13"/></StgValue>
</operation>

<operation id="3628" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.02617:12  %or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12

]]></Node>
<StgValue><ssdm name="or_ln28_6"/></StgValue>
</operation>

<operation id="3629" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.02617:13  %and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6

]]></Node>
<StgValue><ssdm name="and_ln28_5"/></StgValue>
</operation>

<operation id="3630" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.1.02617:14  %tmp_11 = fcmp ogt float %phi_ln28_3, %select_ln28_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3631" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.02617:15  %and_ln28_6 = and i1 %and_ln28_5, %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln28_6"/></StgValue>
</operation>

<operation id="3632" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.02617:16  %select_ln28_3 = select i1 %and_ln28_6, float %phi_ln28_3, float %select_ln28_2

]]></Node>
<StgValue><ssdm name="select_ln28_3"/></StgValue>
</operation>

<operation id="3633" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.0.1.02617:17  store float %select_ln28_3, float* %max_pool_1_out_0_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.0.1.02617:18  switch i4 %select_ln28_52, label %branch1246 [
    i4 0, label %branch1222
    i4 1, label %branch1224
    i4 2, label %branch1226
    i4 3, label %branch1228
    i4 4, label %branch1230
    i4 5, label %branch1232
    i4 6, label %branch1234
    i4 7, label %branch1236
    i4 -8, label %branch1238
    i4 -7, label %branch1240
    i4 -6, label %branch1242
    i4 -5, label %branch1244
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.1.0.02509:0  %phi_ln28_5 = phi float [ %conv_1_out_0_3_loa, %branch1196 ], [ %conv_1_out_2_3_loa, %branch1198 ], [ %conv_1_out_4_3_loa, %branch1200 ], [ %conv_1_out_6_3_loa, %branch1202 ], [ %conv_1_out_8_3_loa, %branch1204 ], [ %conv_1_out_10_3_lo, %branch1206 ], [ %conv_1_out_12_3_lo, %branch1208 ], [ %conv_1_out_14_3_lo, %branch1210 ], [ %conv_1_out_16_3_lo, %branch1212 ], [ %conv_1_out_18_3_lo, %branch1214 ], [ %conv_1_out_20_3_lo, %branch1216 ], [ %conv_1_out_22_3_lo, %branch1218 ], [ %conv_1_out_24_3_lo, %branch1220 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_5"/></StgValue>
</operation>

<operation id="3636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.02509:1  %bitcast_ln28_8 = bitcast float %phi_ln28_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_8"/></StgValue>
</operation>

<operation id="3637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.02509:2  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.02509:3  %trunc_ln28_8 = trunc i32 %bitcast_ln28_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_8"/></StgValue>
</operation>

<operation id="3639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.02509:4  %bitcast_ln28_9 = bitcast float %select_ln28_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_9"/></StgValue>
</operation>

<operation id="3640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.02509:5  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.02509:6  %trunc_ln28_9 = trunc i32 %bitcast_ln28_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_9"/></StgValue>
</operation>

<operation id="3642" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.02509:7  %icmp_ln28_16 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_16"/></StgValue>
</operation>

<operation id="3643" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.02509:8  %icmp_ln28_17 = icmp eq i23 %trunc_ln28_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_17"/></StgValue>
</operation>

<operation id="3644" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.02509:9  %or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16

]]></Node>
<StgValue><ssdm name="or_ln28_8"/></StgValue>
</operation>

<operation id="3645" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.02509:10  %icmp_ln28_18 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_18"/></StgValue>
</operation>

<operation id="3646" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.02509:11  %icmp_ln28_19 = icmp eq i23 %trunc_ln28_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_19"/></StgValue>
</operation>

<operation id="3647" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.02509:12  %or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18

]]></Node>
<StgValue><ssdm name="or_ln28_9"/></StgValue>
</operation>

<operation id="3648" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.02509:13  %and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9

]]></Node>
<StgValue><ssdm name="and_ln28_8"/></StgValue>
</operation>

<operation id="3649" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.02509:14  %tmp_16 = fcmp ogt float %phi_ln28_5, %select_ln28_4

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3650" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.02509:15  %and_ln28_9 = and i1 %and_ln28_8, %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln28_9"/></StgValue>
</operation>

<operation id="3651" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.02509:16  %select_ln28_5 = select i1 %and_ln28_9, float %phi_ln28_5, float %select_ln28_4

]]></Node>
<StgValue><ssdm name="select_ln28_5"/></StgValue>
</operation>

<operation id="3652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.1.0.02509:17  switch i4 %select_ln28_52, label %branch1195 [
    i4 0, label %branch1171
    i4 1, label %branch1173
    i4 2, label %branch1175
    i4 3, label %branch1177
    i4 4, label %branch1179
    i4 5, label %branch1181
    i4 6, label %branch1183
    i4 7, label %branch1185
    i4 -8, label %branch1187
    i4 -7, label %branch1189
    i4 -6, label %branch1191
    i4 -5, label %branch1193
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.1.0.12455:0  %phi_ln28_6 = phi float [ %conv_1_out_1_2_loa, %branch1171 ], [ %conv_1_out_3_2_loa, %branch1173 ], [ %conv_1_out_5_2_loa, %branch1175 ], [ %conv_1_out_7_2_loa, %branch1177 ], [ %conv_1_out_9_2_loa, %branch1179 ], [ %conv_1_out_11_2_lo, %branch1181 ], [ %conv_1_out_13_2_lo, %branch1183 ], [ %conv_1_out_15_2_lo, %branch1185 ], [ %conv_1_out_17_2_lo, %branch1187 ], [ %conv_1_out_19_2_lo, %branch1189 ], [ %conv_1_out_21_2_lo, %branch1191 ], [ %conv_1_out_23_2_lo, %branch1193 ], [ %conv_1_out_25_2_lo, %branch1195 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_6"/></StgValue>
</operation>

<operation id="3654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.12455:1  %bitcast_ln28_10 = bitcast float %phi_ln28_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_10"/></StgValue>
</operation>

<operation id="3655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.12455:2  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.12455:3  %trunc_ln28_10 = trunc i32 %bitcast_ln28_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_10"/></StgValue>
</operation>

<operation id="3657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.12455:4  %bitcast_ln28_11 = bitcast float %select_ln28_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_11"/></StgValue>
</operation>

<operation id="3658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.12455:5  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.12455:6  %trunc_ln28_11 = trunc i32 %bitcast_ln28_11 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_11"/></StgValue>
</operation>

<operation id="3660" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.12455:7  %icmp_ln28_20 = icmp ne i8 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_20"/></StgValue>
</operation>

<operation id="3661" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.12455:8  %icmp_ln28_21 = icmp eq i23 %trunc_ln28_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_21"/></StgValue>
</operation>

<operation id="3662" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.12455:9  %or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20

]]></Node>
<StgValue><ssdm name="or_ln28_10"/></StgValue>
</operation>

<operation id="3663" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.12455:10  %icmp_ln28_22 = icmp ne i8 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_22"/></StgValue>
</operation>

<operation id="3664" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.12455:11  %icmp_ln28_23 = icmp eq i23 %trunc_ln28_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_23"/></StgValue>
</operation>

<operation id="3665" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.12455:12  %or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22

]]></Node>
<StgValue><ssdm name="or_ln28_11"/></StgValue>
</operation>

<operation id="3666" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.12455:13  %and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11

]]></Node>
<StgValue><ssdm name="and_ln28_10"/></StgValue>
</operation>

<operation id="3667" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.12455:14  %tmp_19 = fcmp ogt float %phi_ln28_6, %select_ln28_5

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3668" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.12455:15  %and_ln28_11 = and i1 %and_ln28_10, %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln28_11"/></StgValue>
</operation>

<operation id="3669" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.12455:16  %select_ln28_6 = select i1 %and_ln28_11, float %phi_ln28_6, float %select_ln28_5

]]></Node>
<StgValue><ssdm name="select_ln28_6"/></StgValue>
</operation>

<operation id="3670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.1.0.12455:17  switch i4 %select_ln28_52, label %branch1169 [
    i4 0, label %branch1145
    i4 1, label %branch1147
    i4 2, label %branch1149
    i4 3, label %branch1151
    i4 4, label %branch1153
    i4 5, label %branch1155
    i4 6, label %branch1157
    i4 7, label %branch1159
    i4 -8, label %branch1161
    i4 -7, label %branch1163
    i4 -6, label %branch1165
    i4 -5, label %branch1167
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.1.1.02401:0  %phi_ln28_7 = phi float [ %conv_1_out_1_3_loa, %branch1145 ], [ %conv_1_out_3_3_loa, %branch1147 ], [ %conv_1_out_5_3_loa, %branch1149 ], [ %conv_1_out_7_3_loa, %branch1151 ], [ %conv_1_out_9_3_loa, %branch1153 ], [ %conv_1_out_11_3_lo, %branch1155 ], [ %conv_1_out_13_3_lo, %branch1157 ], [ %conv_1_out_15_3_lo, %branch1159 ], [ %conv_1_out_17_3_lo, %branch1161 ], [ %conv_1_out_19_3_lo, %branch1163 ], [ %conv_1_out_21_3_lo, %branch1165 ], [ %conv_1_out_23_3_lo, %branch1167 ], [ %conv_1_out_25_3_lo, %branch1169 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_7"/></StgValue>
</operation>

<operation id="3672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.02401:1  %bitcast_ln28_12 = bitcast float %phi_ln28_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_12"/></StgValue>
</operation>

<operation id="3673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.02401:2  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="3674" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.02401:3  %trunc_ln28_12 = trunc i32 %bitcast_ln28_12 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_12"/></StgValue>
</operation>

<operation id="3675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.02401:4  %bitcast_ln28_13 = bitcast float %select_ln28_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_13"/></StgValue>
</operation>

<operation id="3676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.02401:5  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="3677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.02401:6  %trunc_ln28_13 = trunc i32 %bitcast_ln28_13 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_13"/></StgValue>
</operation>

<operation id="3678" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.1.02401:7  %icmp_ln28_24 = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_24"/></StgValue>
</operation>

<operation id="3679" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.1.02401:8  %icmp_ln28_25 = icmp eq i23 %trunc_ln28_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_25"/></StgValue>
</operation>

<operation id="3680" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.02401:9  %or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24

]]></Node>
<StgValue><ssdm name="or_ln28_12"/></StgValue>
</operation>

<operation id="3681" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.1.02401:10  %icmp_ln28_26 = icmp ne i8 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_26"/></StgValue>
</operation>

<operation id="3682" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.1.02401:11  %icmp_ln28_27 = icmp eq i23 %trunc_ln28_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_27"/></StgValue>
</operation>

<operation id="3683" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.02401:12  %or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26

]]></Node>
<StgValue><ssdm name="or_ln28_13"/></StgValue>
</operation>

<operation id="3684" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.02401:13  %and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13

]]></Node>
<StgValue><ssdm name="and_ln28_12"/></StgValue>
</operation>

<operation id="3685" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.1.02401:14  %tmp_22 = fcmp ogt float %phi_ln28_7, %select_ln28_6

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="3686" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.02401:15  %and_ln28_13 = and i1 %and_ln28_12, %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln28_13"/></StgValue>
</operation>

<operation id="3687" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.02401:16  %select_ln28_7 = select i1 %and_ln28_13, float %phi_ln28_7, float %select_ln28_6

]]></Node>
<StgValue><ssdm name="select_ln28_7"/></StgValue>
</operation>

<operation id="3688" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.1.1.02401:17  store float %select_ln28_7, float* %max_pool_1_out_1_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.1.1.02401:18  switch i4 %select_ln28_52, label %branch1142 [
    i4 0, label %branch1118
    i4 1, label %branch1120
    i4 2, label %branch1122
    i4 3, label %branch1124
    i4 4, label %branch1126
    i4 5, label %branch1128
    i4 6, label %branch1130
    i4 7, label %branch1132
    i4 -8, label %branch1134
    i4 -7, label %branch1136
    i4 -6, label %branch1138
    i4 -5, label %branch1140
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.2.0.02293:0  %phi_ln28_9 = phi float [ %conv_1_out_0_5_loa, %branch1092 ], [ %conv_1_out_2_5_loa, %branch1094 ], [ %conv_1_out_4_5_loa, %branch1096 ], [ %conv_1_out_6_5_loa, %branch1098 ], [ %conv_1_out_8_5_loa, %branch1100 ], [ %conv_1_out_10_5_lo, %branch1102 ], [ %conv_1_out_12_5_lo, %branch1104 ], [ %conv_1_out_14_5_lo, %branch1106 ], [ %conv_1_out_16_5_lo, %branch1108 ], [ %conv_1_out_18_5_lo, %branch1110 ], [ %conv_1_out_20_5_lo, %branch1112 ], [ %conv_1_out_22_5_lo, %branch1114 ], [ %conv_1_out_24_5_lo, %branch1116 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_9"/></StgValue>
</operation>

<operation id="3691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.02293:1  %bitcast_ln28_15 = bitcast float %phi_ln28_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_15"/></StgValue>
</operation>

<operation id="3692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.02293:2  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="3693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.02293:3  %trunc_ln28_15 = trunc i32 %bitcast_ln28_15 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_15"/></StgValue>
</operation>

<operation id="3694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.02293:4  %bitcast_ln28_16 = bitcast float %select_ln28_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_16"/></StgValue>
</operation>

<operation id="3695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.02293:5  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="3696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.02293:6  %trunc_ln28_16 = trunc i32 %bitcast_ln28_16 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_16"/></StgValue>
</operation>

<operation id="3697" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0.02293:7  %icmp_ln28_30 = icmp ne i8 %tmp_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_30"/></StgValue>
</operation>

<operation id="3698" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.0.02293:8  %icmp_ln28_31 = icmp eq i23 %trunc_ln28_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_31"/></StgValue>
</operation>

<operation id="3699" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.02293:9  %or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30

]]></Node>
<StgValue><ssdm name="or_ln28_15"/></StgValue>
</operation>

<operation id="3700" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0.02293:10  %icmp_ln28_32 = icmp ne i8 %tmp_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_32"/></StgValue>
</operation>

<operation id="3701" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.0.02293:11  %icmp_ln28_33 = icmp eq i23 %trunc_ln28_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_33"/></StgValue>
</operation>

<operation id="3702" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.02293:12  %or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32

]]></Node>
<StgValue><ssdm name="or_ln28_16"/></StgValue>
</operation>

<operation id="3703" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.02293:13  %and_ln28_15 = and i1 %or_ln28_15, %or_ln28_16

]]></Node>
<StgValue><ssdm name="and_ln28_15"/></StgValue>
</operation>

<operation id="3704" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.0.02293:14  %tmp_27 = fcmp ogt float %phi_ln28_9, %select_ln28_8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="3705" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.02293:15  %and_ln28_16 = and i1 %and_ln28_15, %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln28_16"/></StgValue>
</operation>

<operation id="3706" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.02293:16  %select_ln28_9 = select i1 %and_ln28_16, float %phi_ln28_9, float %select_ln28_8

]]></Node>
<StgValue><ssdm name="select_ln28_9"/></StgValue>
</operation>

<operation id="3707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.2.0.02293:17  switch i4 %select_ln28_52, label %branch1091 [
    i4 0, label %branch1067
    i4 1, label %branch1069
    i4 2, label %branch1071
    i4 3, label %branch1073
    i4 4, label %branch1075
    i4 5, label %branch1077
    i4 6, label %branch1079
    i4 7, label %branch1081
    i4 -8, label %branch1083
    i4 -7, label %branch1085
    i4 -6, label %branch1087
    i4 -5, label %branch1089
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.2.0.12239:0  %phi_ln28_10 = phi float [ %conv_1_out_1_4_loa, %branch1067 ], [ %conv_1_out_3_4_loa, %branch1069 ], [ %conv_1_out_5_4_loa, %branch1071 ], [ %conv_1_out_7_4_loa, %branch1073 ], [ %conv_1_out_9_4_loa, %branch1075 ], [ %conv_1_out_11_4_lo, %branch1077 ], [ %conv_1_out_13_4_lo, %branch1079 ], [ %conv_1_out_15_4_lo, %branch1081 ], [ %conv_1_out_17_4_lo, %branch1083 ], [ %conv_1_out_19_4_lo, %branch1085 ], [ %conv_1_out_21_4_lo, %branch1087 ], [ %conv_1_out_23_4_lo, %branch1089 ], [ %conv_1_out_25_4_lo, %branch1091 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_10"/></StgValue>
</operation>

<operation id="3709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.12239:1  %bitcast_ln28_17 = bitcast float %phi_ln28_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_17"/></StgValue>
</operation>

<operation id="3710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.12239:2  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="3711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.12239:3  %trunc_ln28_17 = trunc i32 %bitcast_ln28_17 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_17"/></StgValue>
</operation>

<operation id="3712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.12239:4  %bitcast_ln28_18 = bitcast float %select_ln28_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_18"/></StgValue>
</operation>

<operation id="3713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.12239:5  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="3714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.12239:6  %trunc_ln28_18 = trunc i32 %bitcast_ln28_18 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_18"/></StgValue>
</operation>

<operation id="3715" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0.12239:7  %icmp_ln28_34 = icmp ne i8 %tmp_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_34"/></StgValue>
</operation>

<operation id="3716" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.0.12239:8  %icmp_ln28_35 = icmp eq i23 %trunc_ln28_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_35"/></StgValue>
</operation>

<operation id="3717" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.12239:9  %or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34

]]></Node>
<StgValue><ssdm name="or_ln28_17"/></StgValue>
</operation>

<operation id="3718" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0.12239:10  %icmp_ln28_36 = icmp ne i8 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_36"/></StgValue>
</operation>

<operation id="3719" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.0.12239:11  %icmp_ln28_37 = icmp eq i23 %trunc_ln28_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_37"/></StgValue>
</operation>

<operation id="3720" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.12239:12  %or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36

]]></Node>
<StgValue><ssdm name="or_ln28_18"/></StgValue>
</operation>

<operation id="3721" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.12239:13  %and_ln28_17 = and i1 %or_ln28_17, %or_ln28_18

]]></Node>
<StgValue><ssdm name="and_ln28_17"/></StgValue>
</operation>

<operation id="3722" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.0.12239:14  %tmp_30 = fcmp ogt float %phi_ln28_10, %select_ln28_9

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="3723" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.12239:15  %and_ln28_18 = and i1 %and_ln28_17, %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln28_18"/></StgValue>
</operation>

<operation id="3724" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.12239:16  %select_ln28_10 = select i1 %and_ln28_18, float %phi_ln28_10, float %select_ln28_9

]]></Node>
<StgValue><ssdm name="select_ln28_10"/></StgValue>
</operation>

<operation id="3725" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.2.0.12239:17  switch i4 %select_ln28_52, label %branch1065 [
    i4 0, label %branch1041
    i4 1, label %branch1043
    i4 2, label %branch1045
    i4 3, label %branch1047
    i4 4, label %branch1049
    i4 5, label %branch1051
    i4 6, label %branch1053
    i4 7, label %branch1055
    i4 -8, label %branch1057
    i4 -7, label %branch1059
    i4 -6, label %branch1061
    i4 -5, label %branch1063
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.2.1.02185:0  %phi_ln28_11 = phi float [ %conv_1_out_1_5_loa, %branch1041 ], [ %conv_1_out_3_5_loa, %branch1043 ], [ %conv_1_out_5_5_loa, %branch1045 ], [ %conv_1_out_7_5_loa, %branch1047 ], [ %conv_1_out_9_5_loa, %branch1049 ], [ %conv_1_out_11_5_lo, %branch1051 ], [ %conv_1_out_13_5_lo, %branch1053 ], [ %conv_1_out_15_5_lo, %branch1055 ], [ %conv_1_out_17_5_lo, %branch1057 ], [ %conv_1_out_19_5_lo, %branch1059 ], [ %conv_1_out_21_5_lo, %branch1061 ], [ %conv_1_out_23_5_lo, %branch1063 ], [ %conv_1_out_25_5_lo, %branch1065 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_11"/></StgValue>
</operation>

<operation id="3727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.02185:1  %bitcast_ln28_19 = bitcast float %phi_ln28_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_19"/></StgValue>
</operation>

<operation id="3728" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.02185:2  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="3729" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.02185:3  %trunc_ln28_19 = trunc i32 %bitcast_ln28_19 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_19"/></StgValue>
</operation>

<operation id="3730" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.02185:4  %bitcast_ln28_20 = bitcast float %select_ln28_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_20"/></StgValue>
</operation>

<operation id="3731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.02185:5  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="3732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.02185:6  %trunc_ln28_20 = trunc i32 %bitcast_ln28_20 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_20"/></StgValue>
</operation>

<operation id="3733" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.1.02185:7  %icmp_ln28_38 = icmp ne i8 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_38"/></StgValue>
</operation>

<operation id="3734" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.1.02185:8  %icmp_ln28_39 = icmp eq i23 %trunc_ln28_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_39"/></StgValue>
</operation>

<operation id="3735" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.02185:9  %or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38

]]></Node>
<StgValue><ssdm name="or_ln28_19"/></StgValue>
</operation>

<operation id="3736" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.1.02185:10  %icmp_ln28_40 = icmp ne i8 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_40"/></StgValue>
</operation>

<operation id="3737" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.1.02185:11  %icmp_ln28_41 = icmp eq i23 %trunc_ln28_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_41"/></StgValue>
</operation>

<operation id="3738" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.02185:12  %or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40

]]></Node>
<StgValue><ssdm name="or_ln28_20"/></StgValue>
</operation>

<operation id="3739" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.02185:13  %and_ln28_19 = and i1 %or_ln28_19, %or_ln28_20

]]></Node>
<StgValue><ssdm name="and_ln28_19"/></StgValue>
</operation>

<operation id="3740" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.1.02185:14  %tmp_33 = fcmp ogt float %phi_ln28_11, %select_ln28_10

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="3741" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.02185:15  %and_ln28_20 = and i1 %and_ln28_19, %tmp_33

]]></Node>
<StgValue><ssdm name="and_ln28_20"/></StgValue>
</operation>

<operation id="3742" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.02185:16  %select_ln28_11 = select i1 %and_ln28_20, float %phi_ln28_11, float %select_ln28_10

]]></Node>
<StgValue><ssdm name="select_ln28_11"/></StgValue>
</operation>

<operation id="3743" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.2.1.02185:17  store float %select_ln28_11, float* %max_pool_1_out_2_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.2.1.02185:18  switch i4 %select_ln28_52, label %branch1038 [
    i4 0, label %branch1014
    i4 1, label %branch1016
    i4 2, label %branch1018
    i4 3, label %branch1020
    i4 4, label %branch1022
    i4 5, label %branch1024
    i4 6, label %branch1026
    i4 7, label %branch1028
    i4 -8, label %branch1030
    i4 -7, label %branch1032
    i4 -6, label %branch1034
    i4 -5, label %branch1036
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.3.0.02077:0  %phi_ln28_13 = phi float [ %conv_1_out_0_7_loa, %branch988 ], [ %conv_1_out_2_7_loa, %branch990 ], [ %conv_1_out_4_7_loa, %branch992 ], [ %conv_1_out_6_7_loa, %branch994 ], [ %conv_1_out_8_7_loa, %branch996 ], [ %conv_1_out_10_7_lo, %branch998 ], [ %conv_1_out_12_7_lo, %branch1000 ], [ %conv_1_out_14_7_lo, %branch1002 ], [ %conv_1_out_16_7_lo, %branch1004 ], [ %conv_1_out_18_7_lo, %branch1006 ], [ %conv_1_out_20_7_lo, %branch1008 ], [ %conv_1_out_22_7_lo, %branch1010 ], [ %conv_1_out_24_7_lo, %branch1012 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_13"/></StgValue>
</operation>

<operation id="3746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.02077:1  %bitcast_ln28_22 = bitcast float %phi_ln28_13 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_22"/></StgValue>
</operation>

<operation id="3747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.0.02077:2  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="3748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.02077:3  %trunc_ln28_22 = trunc i32 %bitcast_ln28_22 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_22"/></StgValue>
</operation>

<operation id="3749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.02077:4  %bitcast_ln28_23 = bitcast float %select_ln28_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_23"/></StgValue>
</operation>

<operation id="3750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.0.02077:5  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="3751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.02077:6  %trunc_ln28_23 = trunc i32 %bitcast_ln28_23 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_23"/></StgValue>
</operation>

<operation id="3752" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0.02077:7  %icmp_ln28_44 = icmp ne i8 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_44"/></StgValue>
</operation>

<operation id="3753" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.0.02077:8  %icmp_ln28_45 = icmp eq i23 %trunc_ln28_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_45"/></StgValue>
</operation>

<operation id="3754" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.02077:9  %or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44

]]></Node>
<StgValue><ssdm name="or_ln28_22"/></StgValue>
</operation>

<operation id="3755" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0.02077:10  %icmp_ln28_46 = icmp ne i8 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_46"/></StgValue>
</operation>

<operation id="3756" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.0.02077:11  %icmp_ln28_47 = icmp eq i23 %trunc_ln28_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_47"/></StgValue>
</operation>

<operation id="3757" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.02077:12  %or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46

]]></Node>
<StgValue><ssdm name="or_ln28_23"/></StgValue>
</operation>

<operation id="3758" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.02077:13  %and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23

]]></Node>
<StgValue><ssdm name="and_ln28_22"/></StgValue>
</operation>

<operation id="3759" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3.0.02077:14  %tmp_38 = fcmp ogt float %phi_ln28_13, %select_ln28_12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="3760" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.02077:15  %and_ln28_23 = and i1 %and_ln28_22, %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln28_23"/></StgValue>
</operation>

<operation id="3761" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3.0.02077:16  %select_ln28_13 = select i1 %and_ln28_23, float %phi_ln28_13, float %select_ln28_12

]]></Node>
<StgValue><ssdm name="select_ln28_13"/></StgValue>
</operation>

<operation id="3762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.3.0.02077:17  switch i4 %select_ln28_52, label %branch987 [
    i4 0, label %branch963
    i4 1, label %branch965
    i4 2, label %branch967
    i4 3, label %branch969
    i4 4, label %branch971
    i4 5, label %branch973
    i4 6, label %branch975
    i4 7, label %branch977
    i4 -8, label %branch979
    i4 -7, label %branch981
    i4 -6, label %branch983
    i4 -5, label %branch985
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3763" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.3.0.12023:0  %phi_ln28_14 = phi float [ %conv_1_out_1_6_loa, %branch963 ], [ %conv_1_out_3_6_loa, %branch965 ], [ %conv_1_out_5_6_loa, %branch967 ], [ %conv_1_out_7_6_loa, %branch969 ], [ %conv_1_out_9_6_loa, %branch971 ], [ %conv_1_out_11_6_lo, %branch973 ], [ %conv_1_out_13_6_lo, %branch975 ], [ %conv_1_out_15_6_lo, %branch977 ], [ %conv_1_out_17_6_lo, %branch979 ], [ %conv_1_out_19_6_lo, %branch981 ], [ %conv_1_out_21_6_lo, %branch983 ], [ %conv_1_out_23_6_lo, %branch985 ], [ %conv_1_out_25_6_lo, %branch987 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_14"/></StgValue>
</operation>

<operation id="3764" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.12023:1  %bitcast_ln28_24 = bitcast float %phi_ln28_14 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_24"/></StgValue>
</operation>

<operation id="3765" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.0.12023:2  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="3766" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.12023:3  %trunc_ln28_24 = trunc i32 %bitcast_ln28_24 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_24"/></StgValue>
</operation>

<operation id="3767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.12023:4  %bitcast_ln28_25 = bitcast float %select_ln28_13 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_25"/></StgValue>
</operation>

<operation id="3768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.0.12023:5  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="3769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.12023:6  %trunc_ln28_25 = trunc i32 %bitcast_ln28_25 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_25"/></StgValue>
</operation>

<operation id="3770" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0.12023:7  %icmp_ln28_48 = icmp ne i8 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_48"/></StgValue>
</operation>

<operation id="3771" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.0.12023:8  %icmp_ln28_49 = icmp eq i23 %trunc_ln28_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_49"/></StgValue>
</operation>

<operation id="3772" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.12023:9  %or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48

]]></Node>
<StgValue><ssdm name="or_ln28_24"/></StgValue>
</operation>

<operation id="3773" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0.12023:10  %icmp_ln28_50 = icmp ne i8 %tmp_40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_50"/></StgValue>
</operation>

<operation id="3774" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.0.12023:11  %icmp_ln28_51 = icmp eq i23 %trunc_ln28_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_51"/></StgValue>
</operation>

<operation id="3775" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.12023:12  %or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50

]]></Node>
<StgValue><ssdm name="or_ln28_25"/></StgValue>
</operation>

<operation id="3776" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.12023:13  %and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25

]]></Node>
<StgValue><ssdm name="and_ln28_24"/></StgValue>
</operation>

<operation id="3777" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3.0.12023:14  %tmp_41 = fcmp ogt float %phi_ln28_14, %select_ln28_13

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="3778" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.12023:15  %and_ln28_25 = and i1 %and_ln28_24, %tmp_41

]]></Node>
<StgValue><ssdm name="and_ln28_25"/></StgValue>
</operation>

<operation id="3779" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3.0.12023:16  %select_ln28_14 = select i1 %and_ln28_25, float %phi_ln28_14, float %select_ln28_13

]]></Node>
<StgValue><ssdm name="select_ln28_14"/></StgValue>
</operation>

<operation id="3780" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.3.0.12023:17  switch i4 %select_ln28_52, label %branch961 [
    i4 0, label %branch937
    i4 1, label %branch939
    i4 2, label %branch941
    i4 3, label %branch943
    i4 4, label %branch945
    i4 5, label %branch947
    i4 6, label %branch949
    i4 7, label %branch951
    i4 -8, label %branch953
    i4 -7, label %branch955
    i4 -6, label %branch957
    i4 -5, label %branch959
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3781" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.3.1.01969:0  %phi_ln28_15 = phi float [ %conv_1_out_1_7_loa, %branch937 ], [ %conv_1_out_3_7_loa, %branch939 ], [ %conv_1_out_5_7_loa, %branch941 ], [ %conv_1_out_7_7_loa, %branch943 ], [ %conv_1_out_9_7_loa, %branch945 ], [ %conv_1_out_11_7_lo, %branch947 ], [ %conv_1_out_13_7_lo, %branch949 ], [ %conv_1_out_15_7_lo, %branch951 ], [ %conv_1_out_17_7_lo, %branch953 ], [ %conv_1_out_19_7_lo, %branch955 ], [ %conv_1_out_21_7_lo, %branch957 ], [ %conv_1_out_23_7_lo, %branch959 ], [ %conv_1_out_25_7_lo, %branch961 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_15"/></StgValue>
</operation>

<operation id="3782" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.01969:1  %bitcast_ln28_26 = bitcast float %phi_ln28_15 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_26"/></StgValue>
</operation>

<operation id="3783" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.1.01969:2  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="3784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.01969:3  %trunc_ln28_26 = trunc i32 %bitcast_ln28_26 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_26"/></StgValue>
</operation>

<operation id="3785" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.01969:4  %bitcast_ln28_27 = bitcast float %select_ln28_14 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_27"/></StgValue>
</operation>

<operation id="3786" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.1.01969:5  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="3787" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.01969:6  %trunc_ln28_27 = trunc i32 %bitcast_ln28_27 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_27"/></StgValue>
</operation>

<operation id="3788" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.1.01969:7  %icmp_ln28_52 = icmp ne i8 %tmp_42, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_52"/></StgValue>
</operation>

<operation id="3789" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.1.01969:8  %icmp_ln28_53 = icmp eq i23 %trunc_ln28_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_53"/></StgValue>
</operation>

<operation id="3790" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.01969:9  %or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52

]]></Node>
<StgValue><ssdm name="or_ln28_26"/></StgValue>
</operation>

<operation id="3791" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.1.01969:10  %icmp_ln28_54 = icmp ne i8 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_54"/></StgValue>
</operation>

<operation id="3792" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.1.01969:11  %icmp_ln28_55 = icmp eq i23 %trunc_ln28_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_55"/></StgValue>
</operation>

<operation id="3793" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.01969:12  %or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54

]]></Node>
<StgValue><ssdm name="or_ln28_27"/></StgValue>
</operation>

<operation id="3794" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.01969:13  %and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27

]]></Node>
<StgValue><ssdm name="and_ln28_26"/></StgValue>
</operation>

<operation id="3795" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3.1.01969:14  %tmp_44 = fcmp ogt float %phi_ln28_15, %select_ln28_14

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3796" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.01969:15  %and_ln28_27 = and i1 %and_ln28_26, %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln28_27"/></StgValue>
</operation>

<operation id="3797" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3.1.01969:16  %select_ln28_15 = select i1 %and_ln28_27, float %phi_ln28_15, float %select_ln28_14

]]></Node>
<StgValue><ssdm name="select_ln28_15"/></StgValue>
</operation>

<operation id="3798" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.3.1.01969:17  store float %select_ln28_15, float* %max_pool_1_out_3_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3799" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.3.1.01969:18  switch i4 %select_ln28_52, label %branch934 [
    i4 0, label %branch910
    i4 1, label %branch912
    i4 2, label %branch914
    i4 3, label %branch916
    i4 4, label %branch918
    i4 5, label %branch920
    i4 6, label %branch922
    i4 7, label %branch924
    i4 -8, label %branch926
    i4 -7, label %branch928
    i4 -6, label %branch930
    i4 -5, label %branch932
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3800" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.4.0.01861:0  %phi_ln28_17 = phi float [ %conv_1_out_0_9_loa, %branch884 ], [ %conv_1_out_2_9_loa, %branch886 ], [ %conv_1_out_4_9_loa, %branch888 ], [ %conv_1_out_6_9_loa, %branch890 ], [ %conv_1_out_8_9_loa, %branch892 ], [ %conv_1_out_10_9_lo, %branch894 ], [ %conv_1_out_12_9_lo, %branch896 ], [ %conv_1_out_14_9_lo, %branch898 ], [ %conv_1_out_16_9_lo, %branch900 ], [ %conv_1_out_18_9_lo, %branch902 ], [ %conv_1_out_20_9_lo, %branch904 ], [ %conv_1_out_22_9_lo, %branch906 ], [ %conv_1_out_24_9_lo, %branch908 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_17"/></StgValue>
</operation>

<operation id="3801" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.01861:1  %bitcast_ln28_29 = bitcast float %phi_ln28_17 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_29"/></StgValue>
</operation>

<operation id="3802" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.0.01861:2  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="3803" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.01861:3  %trunc_ln28_29 = trunc i32 %bitcast_ln28_29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_29"/></StgValue>
</operation>

<operation id="3804" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.01861:4  %bitcast_ln28_30 = bitcast float %select_ln28_16 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_30"/></StgValue>
</operation>

<operation id="3805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.0.01861:5  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="3806" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.01861:6  %trunc_ln28_30 = trunc i32 %bitcast_ln28_30 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_30"/></StgValue>
</operation>

<operation id="3807" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0.01861:7  %icmp_ln28_58 = icmp ne i8 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_58"/></StgValue>
</operation>

<operation id="3808" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.0.01861:8  %icmp_ln28_59 = icmp eq i23 %trunc_ln28_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_59"/></StgValue>
</operation>

<operation id="3809" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.01861:9  %or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58

]]></Node>
<StgValue><ssdm name="or_ln28_29"/></StgValue>
</operation>

<operation id="3810" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0.01861:10  %icmp_ln28_60 = icmp ne i8 %tmp_48, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_60"/></StgValue>
</operation>

<operation id="3811" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.0.01861:11  %icmp_ln28_61 = icmp eq i23 %trunc_ln28_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_61"/></StgValue>
</operation>

<operation id="3812" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.01861:12  %or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60

]]></Node>
<StgValue><ssdm name="or_ln28_30"/></StgValue>
</operation>

<operation id="3813" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.01861:13  %and_ln28_29 = and i1 %or_ln28_29, %or_ln28_30

]]></Node>
<StgValue><ssdm name="and_ln28_29"/></StgValue>
</operation>

<operation id="3814" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4.0.01861:14  %tmp_49 = fcmp ogt float %phi_ln28_17, %select_ln28_16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="3815" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.01861:15  %and_ln28_30 = and i1 %and_ln28_29, %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln28_30"/></StgValue>
</operation>

<operation id="3816" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4.0.01861:16  %select_ln28_17 = select i1 %and_ln28_30, float %phi_ln28_17, float %select_ln28_16

]]></Node>
<StgValue><ssdm name="select_ln28_17"/></StgValue>
</operation>

<operation id="3817" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.4.0.01861:17  switch i4 %select_ln28_52, label %branch883 [
    i4 0, label %branch859
    i4 1, label %branch861
    i4 2, label %branch863
    i4 3, label %branch865
    i4 4, label %branch867
    i4 5, label %branch869
    i4 6, label %branch871
    i4 7, label %branch873
    i4 -8, label %branch875
    i4 -7, label %branch877
    i4 -6, label %branch879
    i4 -5, label %branch881
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3818" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.4.0.11807:0  %phi_ln28_18 = phi float [ %conv_1_out_1_8_loa, %branch859 ], [ %conv_1_out_3_8_loa, %branch861 ], [ %conv_1_out_5_8_loa, %branch863 ], [ %conv_1_out_7_8_loa, %branch865 ], [ %conv_1_out_9_8_loa, %branch867 ], [ %conv_1_out_11_8_lo, %branch869 ], [ %conv_1_out_13_8_lo, %branch871 ], [ %conv_1_out_15_8_lo, %branch873 ], [ %conv_1_out_17_8_lo, %branch875 ], [ %conv_1_out_19_8_lo, %branch877 ], [ %conv_1_out_21_8_lo, %branch879 ], [ %conv_1_out_23_8_lo, %branch881 ], [ %conv_1_out_25_8_lo, %branch883 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_18"/></StgValue>
</operation>

<operation id="3819" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.11807:1  %bitcast_ln28_31 = bitcast float %phi_ln28_18 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_31"/></StgValue>
</operation>

<operation id="3820" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.0.11807:2  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3821" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.11807:3  %trunc_ln28_31 = trunc i32 %bitcast_ln28_31 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_31"/></StgValue>
</operation>

<operation id="3822" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.11807:4  %bitcast_ln28_32 = bitcast float %select_ln28_17 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_32"/></StgValue>
</operation>

<operation id="3823" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.0.11807:5  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="3824" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.11807:6  %trunc_ln28_32 = trunc i32 %bitcast_ln28_32 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_32"/></StgValue>
</operation>

<operation id="3825" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0.11807:7  %icmp_ln28_62 = icmp ne i8 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_62"/></StgValue>
</operation>

<operation id="3826" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.0.11807:8  %icmp_ln28_63 = icmp eq i23 %trunc_ln28_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_63"/></StgValue>
</operation>

<operation id="3827" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.11807:9  %or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62

]]></Node>
<StgValue><ssdm name="or_ln28_31"/></StgValue>
</operation>

<operation id="3828" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0.11807:10  %icmp_ln28_64 = icmp ne i8 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_64"/></StgValue>
</operation>

<operation id="3829" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.0.11807:11  %icmp_ln28_65 = icmp eq i23 %trunc_ln28_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_65"/></StgValue>
</operation>

<operation id="3830" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.11807:12  %or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64

]]></Node>
<StgValue><ssdm name="or_ln28_32"/></StgValue>
</operation>

<operation id="3831" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.11807:13  %and_ln28_31 = and i1 %or_ln28_31, %or_ln28_32

]]></Node>
<StgValue><ssdm name="and_ln28_31"/></StgValue>
</operation>

<operation id="3832" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4.0.11807:14  %tmp_52 = fcmp ogt float %phi_ln28_18, %select_ln28_17

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="3833" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.11807:15  %and_ln28_32 = and i1 %and_ln28_31, %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln28_32"/></StgValue>
</operation>

<operation id="3834" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4.0.11807:16  %select_ln28_18 = select i1 %and_ln28_32, float %phi_ln28_18, float %select_ln28_17

]]></Node>
<StgValue><ssdm name="select_ln28_18"/></StgValue>
</operation>

<operation id="3835" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.4.0.11807:17  switch i4 %select_ln28_52, label %branch857 [
    i4 0, label %branch833
    i4 1, label %branch835
    i4 2, label %branch837
    i4 3, label %branch839
    i4 4, label %branch841
    i4 5, label %branch843
    i4 6, label %branch845
    i4 7, label %branch847
    i4 -8, label %branch849
    i4 -7, label %branch851
    i4 -6, label %branch853
    i4 -5, label %branch855
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3836" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.4.1.01753:0  %phi_ln28_19 = phi float [ %conv_1_out_1_9_loa, %branch833 ], [ %conv_1_out_3_9_loa, %branch835 ], [ %conv_1_out_5_9_loa, %branch837 ], [ %conv_1_out_7_9_loa, %branch839 ], [ %conv_1_out_9_9_loa, %branch841 ], [ %conv_1_out_11_9_lo, %branch843 ], [ %conv_1_out_13_9_lo, %branch845 ], [ %conv_1_out_15_9_lo, %branch847 ], [ %conv_1_out_17_9_lo, %branch849 ], [ %conv_1_out_19_9_lo, %branch851 ], [ %conv_1_out_21_9_lo, %branch853 ], [ %conv_1_out_23_9_lo, %branch855 ], [ %conv_1_out_25_9_lo, %branch857 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_19"/></StgValue>
</operation>

<operation id="3837" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.01753:1  %bitcast_ln28_33 = bitcast float %phi_ln28_19 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_33"/></StgValue>
</operation>

<operation id="3838" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.1.01753:2  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="3839" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.01753:3  %trunc_ln28_33 = trunc i32 %bitcast_ln28_33 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_33"/></StgValue>
</operation>

<operation id="3840" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.01753:4  %bitcast_ln28_34 = bitcast float %select_ln28_18 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_34"/></StgValue>
</operation>

<operation id="3841" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.1.01753:5  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="3842" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.01753:6  %trunc_ln28_34 = trunc i32 %bitcast_ln28_34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_34"/></StgValue>
</operation>

<operation id="3843" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.1.01753:7  %icmp_ln28_66 = icmp ne i8 %tmp_53, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_66"/></StgValue>
</operation>

<operation id="3844" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.1.01753:8  %icmp_ln28_67 = icmp eq i23 %trunc_ln28_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_67"/></StgValue>
</operation>

<operation id="3845" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.01753:9  %or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66

]]></Node>
<StgValue><ssdm name="or_ln28_33"/></StgValue>
</operation>

<operation id="3846" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.1.01753:10  %icmp_ln28_68 = icmp ne i8 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_68"/></StgValue>
</operation>

<operation id="3847" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.1.01753:11  %icmp_ln28_69 = icmp eq i23 %trunc_ln28_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_69"/></StgValue>
</operation>

<operation id="3848" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.01753:12  %or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68

]]></Node>
<StgValue><ssdm name="or_ln28_34"/></StgValue>
</operation>

<operation id="3849" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.01753:13  %and_ln28_33 = and i1 %or_ln28_33, %or_ln28_34

]]></Node>
<StgValue><ssdm name="and_ln28_33"/></StgValue>
</operation>

<operation id="3850" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4.1.01753:14  %tmp_55 = fcmp ogt float %phi_ln28_19, %select_ln28_18

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="3851" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.01753:15  %and_ln28_34 = and i1 %and_ln28_33, %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln28_34"/></StgValue>
</operation>

<operation id="3852" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4.1.01753:16  %select_ln28_19 = select i1 %and_ln28_34, float %phi_ln28_19, float %select_ln28_18

]]></Node>
<StgValue><ssdm name="select_ln28_19"/></StgValue>
</operation>

<operation id="3853" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.4.1.01753:17  store float %select_ln28_19, float* %max_pool_1_out_4_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3854" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.4.1.01753:18  switch i4 %select_ln28_52, label %branch830 [
    i4 0, label %branch806
    i4 1, label %branch808
    i4 2, label %branch810
    i4 3, label %branch812
    i4 4, label %branch814
    i4 5, label %branch816
    i4 6, label %branch818
    i4 7, label %branch820
    i4 -8, label %branch822
    i4 -7, label %branch824
    i4 -6, label %branch826
    i4 -5, label %branch828
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.5.0.01645:0  %phi_ln28_21 = phi float [ %conv_1_out_0_11_lo, %branch780 ], [ %conv_1_out_2_11_lo, %branch782 ], [ %conv_1_out_4_11_lo, %branch784 ], [ %conv_1_out_6_11_lo, %branch786 ], [ %conv_1_out_8_11_lo, %branch788 ], [ %conv_1_out_10_11_l, %branch790 ], [ %conv_1_out_12_11_l, %branch792 ], [ %conv_1_out_14_11_l, %branch794 ], [ %conv_1_out_16_11_l, %branch796 ], [ %conv_1_out_18_11_l, %branch798 ], [ %conv_1_out_20_11_l, %branch800 ], [ %conv_1_out_22_11_l, %branch802 ], [ %conv_1_out_24_11_l, %branch804 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_21"/></StgValue>
</operation>

<operation id="3856" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.01645:1  %bitcast_ln28_36 = bitcast float %phi_ln28_21 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_36"/></StgValue>
</operation>

<operation id="3857" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.0.01645:2  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="3858" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.01645:3  %trunc_ln28_36 = trunc i32 %bitcast_ln28_36 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_36"/></StgValue>
</operation>

<operation id="3859" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.01645:4  %bitcast_ln28_37 = bitcast float %select_ln28_20 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_37"/></StgValue>
</operation>

<operation id="3860" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.0.01645:5  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="3861" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.01645:6  %trunc_ln28_37 = trunc i32 %bitcast_ln28_37 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_37"/></StgValue>
</operation>

<operation id="3862" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.0.01645:7  %icmp_ln28_72 = icmp ne i8 %tmp_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_72"/></StgValue>
</operation>

<operation id="3863" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.0.01645:8  %icmp_ln28_73 = icmp eq i23 %trunc_ln28_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_73"/></StgValue>
</operation>

<operation id="3864" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.01645:9  %or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72

]]></Node>
<StgValue><ssdm name="or_ln28_36"/></StgValue>
</operation>

<operation id="3865" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.0.01645:10  %icmp_ln28_74 = icmp ne i8 %tmp_59, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_74"/></StgValue>
</operation>

<operation id="3866" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.0.01645:11  %icmp_ln28_75 = icmp eq i23 %trunc_ln28_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_75"/></StgValue>
</operation>

<operation id="3867" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.01645:12  %or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74

]]></Node>
<StgValue><ssdm name="or_ln28_37"/></StgValue>
</operation>

<operation id="3868" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.01645:13  %and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37

]]></Node>
<StgValue><ssdm name="and_ln28_36"/></StgValue>
</operation>

<operation id="3869" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5.0.01645:14  %tmp_60 = fcmp ogt float %phi_ln28_21, %select_ln28_20

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="3870" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.01645:15  %and_ln28_37 = and i1 %and_ln28_36, %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln28_37"/></StgValue>
</operation>

<operation id="3871" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5.0.01645:16  %select_ln28_21 = select i1 %and_ln28_37, float %phi_ln28_21, float %select_ln28_20

]]></Node>
<StgValue><ssdm name="select_ln28_21"/></StgValue>
</operation>

<operation id="3872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.5.0.01645:17  switch i4 %select_ln28_52, label %branch779 [
    i4 0, label %branch755
    i4 1, label %branch757
    i4 2, label %branch759
    i4 3, label %branch761
    i4 4, label %branch763
    i4 5, label %branch765
    i4 6, label %branch767
    i4 7, label %branch769
    i4 -8, label %branch771
    i4 -7, label %branch773
    i4 -6, label %branch775
    i4 -5, label %branch777
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3873" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.5.0.11591:0  %phi_ln28_22 = phi float [ %conv_1_out_1_10_lo, %branch755 ], [ %conv_1_out_3_10_lo, %branch757 ], [ %conv_1_out_5_10_lo, %branch759 ], [ %conv_1_out_7_10_lo, %branch761 ], [ %conv_1_out_9_10_lo, %branch763 ], [ %conv_1_out_11_10_l, %branch765 ], [ %conv_1_out_13_10_l, %branch767 ], [ %conv_1_out_15_10_l, %branch769 ], [ %conv_1_out_17_10_l, %branch771 ], [ %conv_1_out_19_10_l, %branch773 ], [ %conv_1_out_21_10_l, %branch775 ], [ %conv_1_out_23_10_l, %branch777 ], [ %conv_1_out_25_10_l, %branch779 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_22"/></StgValue>
</operation>

<operation id="3874" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.11591:1  %bitcast_ln28_38 = bitcast float %phi_ln28_22 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_38"/></StgValue>
</operation>

<operation id="3875" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.0.11591:2  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="3876" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.11591:3  %trunc_ln28_38 = trunc i32 %bitcast_ln28_38 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_38"/></StgValue>
</operation>

<operation id="3877" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.11591:4  %bitcast_ln28_39 = bitcast float %select_ln28_21 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_39"/></StgValue>
</operation>

<operation id="3878" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.0.11591:5  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="3879" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.11591:6  %trunc_ln28_39 = trunc i32 %bitcast_ln28_39 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_39"/></StgValue>
</operation>

<operation id="3880" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.0.11591:7  %icmp_ln28_76 = icmp ne i8 %tmp_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_76"/></StgValue>
</operation>

<operation id="3881" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.0.11591:8  %icmp_ln28_77 = icmp eq i23 %trunc_ln28_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_77"/></StgValue>
</operation>

<operation id="3882" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.11591:9  %or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76

]]></Node>
<StgValue><ssdm name="or_ln28_38"/></StgValue>
</operation>

<operation id="3883" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.0.11591:10  %icmp_ln28_78 = icmp ne i8 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_78"/></StgValue>
</operation>

<operation id="3884" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.0.11591:11  %icmp_ln28_79 = icmp eq i23 %trunc_ln28_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_79"/></StgValue>
</operation>

<operation id="3885" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.11591:12  %or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78

]]></Node>
<StgValue><ssdm name="or_ln28_39"/></StgValue>
</operation>

<operation id="3886" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.11591:13  %and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39

]]></Node>
<StgValue><ssdm name="and_ln28_38"/></StgValue>
</operation>

<operation id="3887" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5.0.11591:14  %tmp_63 = fcmp ogt float %phi_ln28_22, %select_ln28_21

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="3888" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.11591:15  %and_ln28_39 = and i1 %and_ln28_38, %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln28_39"/></StgValue>
</operation>

<operation id="3889" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5.0.11591:16  %select_ln28_22 = select i1 %and_ln28_39, float %phi_ln28_22, float %select_ln28_21

]]></Node>
<StgValue><ssdm name="select_ln28_22"/></StgValue>
</operation>

<operation id="3890" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.5.0.11591:17  switch i4 %select_ln28_52, label %branch753 [
    i4 0, label %branch729
    i4 1, label %branch731
    i4 2, label %branch733
    i4 3, label %branch735
    i4 4, label %branch737
    i4 5, label %branch739
    i4 6, label %branch741
    i4 7, label %branch743
    i4 -8, label %branch745
    i4 -7, label %branch747
    i4 -6, label %branch749
    i4 -5, label %branch751
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.5.1.01537:0  %phi_ln28_23 = phi float [ %conv_1_out_1_11_lo, %branch729 ], [ %conv_1_out_3_11_lo, %branch731 ], [ %conv_1_out_5_11_lo, %branch733 ], [ %conv_1_out_7_11_lo, %branch735 ], [ %conv_1_out_9_11_lo, %branch737 ], [ %conv_1_out_11_11_l, %branch739 ], [ %conv_1_out_13_11_l, %branch741 ], [ %conv_1_out_15_11_l, %branch743 ], [ %conv_1_out_17_11_l, %branch745 ], [ %conv_1_out_19_11_l, %branch747 ], [ %conv_1_out_21_11_l, %branch749 ], [ %conv_1_out_23_11_l, %branch751 ], [ %conv_1_out_25_11_l, %branch753 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_23"/></StgValue>
</operation>

<operation id="3892" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.01537:1  %bitcast_ln28_40 = bitcast float %phi_ln28_23 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_40"/></StgValue>
</operation>

<operation id="3893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.1.01537:2  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="3894" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.01537:3  %trunc_ln28_40 = trunc i32 %bitcast_ln28_40 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_40"/></StgValue>
</operation>

<operation id="3895" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.01537:4  %bitcast_ln28_41 = bitcast float %select_ln28_22 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_41"/></StgValue>
</operation>

<operation id="3896" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.1.01537:5  %tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="3897" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.01537:6  %trunc_ln28_41 = trunc i32 %bitcast_ln28_41 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_41"/></StgValue>
</operation>

<operation id="3898" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.1.01537:7  %icmp_ln28_80 = icmp ne i8 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_80"/></StgValue>
</operation>

<operation id="3899" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.1.01537:8  %icmp_ln28_81 = icmp eq i23 %trunc_ln28_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_81"/></StgValue>
</operation>

<operation id="3900" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.01537:9  %or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80

]]></Node>
<StgValue><ssdm name="or_ln28_40"/></StgValue>
</operation>

<operation id="3901" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.1.01537:10  %icmp_ln28_82 = icmp ne i8 %tmp_65, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_82"/></StgValue>
</operation>

<operation id="3902" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.1.01537:11  %icmp_ln28_83 = icmp eq i23 %trunc_ln28_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_83"/></StgValue>
</operation>

<operation id="3903" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.01537:12  %or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82

]]></Node>
<StgValue><ssdm name="or_ln28_41"/></StgValue>
</operation>

<operation id="3904" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.01537:13  %and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41

]]></Node>
<StgValue><ssdm name="and_ln28_40"/></StgValue>
</operation>

<operation id="3905" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5.1.01537:14  %tmp_66 = fcmp ogt float %phi_ln28_23, %select_ln28_22

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="3906" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.01537:15  %and_ln28_41 = and i1 %and_ln28_40, %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln28_41"/></StgValue>
</operation>

<operation id="3907" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5.1.01537:16  %select_ln28_23 = select i1 %and_ln28_41, float %phi_ln28_23, float %select_ln28_22

]]></Node>
<StgValue><ssdm name="select_ln28_23"/></StgValue>
</operation>

<operation id="3908" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.5.1.01537:17  store float %select_ln28_23, float* %max_pool_1_out_5_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3909" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.5.1.01537:18  switch i4 %select_ln28_52, label %branch726 [
    i4 0, label %branch702
    i4 1, label %branch704
    i4 2, label %branch706
    i4 3, label %branch708
    i4 4, label %branch710
    i4 5, label %branch712
    i4 6, label %branch714
    i4 7, label %branch716
    i4 -8, label %branch718
    i4 -7, label %branch720
    i4 -6, label %branch722
    i4 -5, label %branch724
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3910" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.6.0.01429:0  %phi_ln28_25 = phi float [ %conv_1_out_0_13_lo, %branch676 ], [ %conv_1_out_2_13_lo, %branch678 ], [ %conv_1_out_4_13_lo, %branch680 ], [ %conv_1_out_6_13_lo, %branch682 ], [ %conv_1_out_8_13_lo, %branch684 ], [ %conv_1_out_10_13_l, %branch686 ], [ %conv_1_out_12_13_l, %branch688 ], [ %conv_1_out_14_13_l, %branch690 ], [ %conv_1_out_16_13_l, %branch692 ], [ %conv_1_out_18_13_l, %branch694 ], [ %conv_1_out_20_13_l, %branch696 ], [ %conv_1_out_22_13_l, %branch698 ], [ %conv_1_out_24_13_l, %branch700 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_25"/></StgValue>
</operation>

<operation id="3911" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.01429:1  %bitcast_ln28_43 = bitcast float %phi_ln28_25 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_43"/></StgValue>
</operation>

<operation id="3912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.0.01429:2  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="3913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.01429:3  %trunc_ln28_43 = trunc i32 %bitcast_ln28_43 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_43"/></StgValue>
</operation>

<operation id="3914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.01429:4  %bitcast_ln28_44 = bitcast float %select_ln28_24 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_44"/></StgValue>
</operation>

<operation id="3915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.0.01429:5  %tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="3916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.01429:6  %trunc_ln28_44 = trunc i32 %bitcast_ln28_44 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_44"/></StgValue>
</operation>

<operation id="3917" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.0.01429:7  %icmp_ln28_86 = icmp ne i8 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_86"/></StgValue>
</operation>

<operation id="3918" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.0.01429:8  %icmp_ln28_87 = icmp eq i23 %trunc_ln28_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_87"/></StgValue>
</operation>

<operation id="3919" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.01429:9  %or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86

]]></Node>
<StgValue><ssdm name="or_ln28_43"/></StgValue>
</operation>

<operation id="3920" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.0.01429:10  %icmp_ln28_88 = icmp ne i8 %tmp_70, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_88"/></StgValue>
</operation>

<operation id="3921" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.0.01429:11  %icmp_ln28_89 = icmp eq i23 %trunc_ln28_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_89"/></StgValue>
</operation>

<operation id="3922" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.01429:12  %or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88

]]></Node>
<StgValue><ssdm name="or_ln28_44"/></StgValue>
</operation>

<operation id="3923" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.01429:13  %and_ln28_43 = and i1 %or_ln28_43, %or_ln28_44

]]></Node>
<StgValue><ssdm name="and_ln28_43"/></StgValue>
</operation>

<operation id="3924" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6.0.01429:14  %tmp_71 = fcmp ogt float %phi_ln28_25, %select_ln28_24

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3925" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.01429:15  %and_ln28_44 = and i1 %and_ln28_43, %tmp_71

]]></Node>
<StgValue><ssdm name="and_ln28_44"/></StgValue>
</operation>

<operation id="3926" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6.0.01429:16  %select_ln28_25 = select i1 %and_ln28_44, float %phi_ln28_25, float %select_ln28_24

]]></Node>
<StgValue><ssdm name="select_ln28_25"/></StgValue>
</operation>

<operation id="3927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.6.0.01429:17  switch i4 %select_ln28_52, label %branch675 [
    i4 0, label %branch651
    i4 1, label %branch653
    i4 2, label %branch655
    i4 3, label %branch657
    i4 4, label %branch659
    i4 5, label %branch661
    i4 6, label %branch663
    i4 7, label %branch665
    i4 -8, label %branch667
    i4 -7, label %branch669
    i4 -6, label %branch671
    i4 -5, label %branch673
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.6.0.11375:0  %phi_ln28_26 = phi float [ %conv_1_out_1_12_lo, %branch651 ], [ %conv_1_out_3_12_lo, %branch653 ], [ %conv_1_out_5_12_lo, %branch655 ], [ %conv_1_out_7_12_lo, %branch657 ], [ %conv_1_out_9_12_lo, %branch659 ], [ %conv_1_out_11_12_l, %branch661 ], [ %conv_1_out_13_12_l, %branch663 ], [ %conv_1_out_15_12_l, %branch665 ], [ %conv_1_out_17_12_l, %branch667 ], [ %conv_1_out_19_12_l, %branch669 ], [ %conv_1_out_21_12_l, %branch671 ], [ %conv_1_out_23_12_l, %branch673 ], [ %conv_1_out_25_12_l, %branch675 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_26"/></StgValue>
</operation>

<operation id="3929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.11375:1  %bitcast_ln28_45 = bitcast float %phi_ln28_26 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_45"/></StgValue>
</operation>

<operation id="3930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.0.11375:2  %tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3931" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.11375:3  %trunc_ln28_45 = trunc i32 %bitcast_ln28_45 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_45"/></StgValue>
</operation>

<operation id="3932" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.11375:4  %bitcast_ln28_46 = bitcast float %select_ln28_25 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_46"/></StgValue>
</operation>

<operation id="3933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.0.11375:5  %tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.11375:6  %trunc_ln28_46 = trunc i32 %bitcast_ln28_46 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_46"/></StgValue>
</operation>

<operation id="3935" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.0.11375:7  %icmp_ln28_90 = icmp ne i8 %tmp_72, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_90"/></StgValue>
</operation>

<operation id="3936" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.0.11375:8  %icmp_ln28_91 = icmp eq i23 %trunc_ln28_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_91"/></StgValue>
</operation>

<operation id="3937" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.11375:9  %or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90

]]></Node>
<StgValue><ssdm name="or_ln28_45"/></StgValue>
</operation>

<operation id="3938" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.0.11375:10  %icmp_ln28_92 = icmp ne i8 %tmp_73, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_92"/></StgValue>
</operation>

<operation id="3939" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.0.11375:11  %icmp_ln28_93 = icmp eq i23 %trunc_ln28_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_93"/></StgValue>
</operation>

<operation id="3940" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.11375:12  %or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92

]]></Node>
<StgValue><ssdm name="or_ln28_46"/></StgValue>
</operation>

<operation id="3941" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.11375:13  %and_ln28_45 = and i1 %or_ln28_45, %or_ln28_46

]]></Node>
<StgValue><ssdm name="and_ln28_45"/></StgValue>
</operation>

<operation id="3942" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6.0.11375:14  %tmp_74 = fcmp ogt float %phi_ln28_26, %select_ln28_25

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="3943" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.11375:15  %and_ln28_46 = and i1 %and_ln28_45, %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln28_46"/></StgValue>
</operation>

<operation id="3944" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6.0.11375:16  %select_ln28_26 = select i1 %and_ln28_46, float %phi_ln28_26, float %select_ln28_25

]]></Node>
<StgValue><ssdm name="select_ln28_26"/></StgValue>
</operation>

<operation id="3945" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.6.0.11375:17  switch i4 %select_ln28_52, label %branch649 [
    i4 0, label %branch625
    i4 1, label %branch627
    i4 2, label %branch629
    i4 3, label %branch631
    i4 4, label %branch633
    i4 5, label %branch635
    i4 6, label %branch637
    i4 7, label %branch639
    i4 -8, label %branch641
    i4 -7, label %branch643
    i4 -6, label %branch645
    i4 -5, label %branch647
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3946" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.6.1.01321:0  %phi_ln28_27 = phi float [ %conv_1_out_1_13_lo, %branch625 ], [ %conv_1_out_3_13_lo, %branch627 ], [ %conv_1_out_5_13_lo, %branch629 ], [ %conv_1_out_7_13_lo, %branch631 ], [ %conv_1_out_9_13_lo, %branch633 ], [ %conv_1_out_11_13_l, %branch635 ], [ %conv_1_out_13_13_l, %branch637 ], [ %conv_1_out_15_13_l, %branch639 ], [ %conv_1_out_17_13_l, %branch641 ], [ %conv_1_out_19_13_l, %branch643 ], [ %conv_1_out_21_13_l, %branch645 ], [ %conv_1_out_23_13_l, %branch647 ], [ %conv_1_out_25_13_l, %branch649 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_27"/></StgValue>
</operation>

<operation id="3947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.01321:1  %bitcast_ln28_47 = bitcast float %phi_ln28_27 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_47"/></StgValue>
</operation>

<operation id="3948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.1.01321:2  %tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="3949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.01321:3  %trunc_ln28_47 = trunc i32 %bitcast_ln28_47 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_47"/></StgValue>
</operation>

<operation id="3950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.01321:4  %bitcast_ln28_48 = bitcast float %select_ln28_26 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_48"/></StgValue>
</operation>

<operation id="3951" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.1.01321:5  %tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.01321:6  %trunc_ln28_48 = trunc i32 %bitcast_ln28_48 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_48"/></StgValue>
</operation>

<operation id="3953" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.1.01321:7  %icmp_ln28_94 = icmp ne i8 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_94"/></StgValue>
</operation>

<operation id="3954" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.1.01321:8  %icmp_ln28_95 = icmp eq i23 %trunc_ln28_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_95"/></StgValue>
</operation>

<operation id="3955" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.01321:9  %or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94

]]></Node>
<StgValue><ssdm name="or_ln28_47"/></StgValue>
</operation>

<operation id="3956" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.1.01321:10  %icmp_ln28_96 = icmp ne i8 %tmp_76, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_96"/></StgValue>
</operation>

<operation id="3957" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.1.01321:11  %icmp_ln28_97 = icmp eq i23 %trunc_ln28_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_97"/></StgValue>
</operation>

<operation id="3958" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.01321:12  %or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96

]]></Node>
<StgValue><ssdm name="or_ln28_48"/></StgValue>
</operation>

<operation id="3959" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.01321:13  %and_ln28_47 = and i1 %or_ln28_47, %or_ln28_48

]]></Node>
<StgValue><ssdm name="and_ln28_47"/></StgValue>
</operation>

<operation id="3960" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6.1.01321:14  %tmp_77 = fcmp ogt float %phi_ln28_27, %select_ln28_26

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="3961" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.01321:15  %and_ln28_48 = and i1 %and_ln28_47, %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln28_48"/></StgValue>
</operation>

<operation id="3962" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6.1.01321:16  %select_ln28_27 = select i1 %and_ln28_48, float %phi_ln28_27, float %select_ln28_26

]]></Node>
<StgValue><ssdm name="select_ln28_27"/></StgValue>
</operation>

<operation id="3963" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.6.1.01321:17  store float %select_ln28_27, float* %max_pool_1_out_6_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="3964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.6.1.01321:18  switch i4 %select_ln28_52, label %branch622 [
    i4 0, label %branch598
    i4 1, label %branch600
    i4 2, label %branch602
    i4 3, label %branch604
    i4 4, label %branch606
    i4 5, label %branch608
    i4 6, label %branch610
    i4 7, label %branch612
    i4 -8, label %branch614
    i4 -7, label %branch616
    i4 -6, label %branch618
    i4 -5, label %branch620
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.7.0.01213:0  %phi_ln28_29 = phi float [ %conv_1_out_0_15_lo, %branch572 ], [ %conv_1_out_2_15_lo, %branch574 ], [ %conv_1_out_4_15_lo, %branch576 ], [ %conv_1_out_6_15_lo, %branch578 ], [ %conv_1_out_8_15_lo, %branch580 ], [ %conv_1_out_10_15_l, %branch582 ], [ %conv_1_out_12_15_l, %branch584 ], [ %conv_1_out_14_15_l, %branch586 ], [ %conv_1_out_16_15_l, %branch588 ], [ %conv_1_out_18_15_l, %branch590 ], [ %conv_1_out_20_15_l, %branch592 ], [ %conv_1_out_22_15_l, %branch594 ], [ %conv_1_out_24_15_l, %branch596 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_29"/></StgValue>
</operation>

<operation id="3966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.01213:1  %bitcast_ln28_50 = bitcast float %phi_ln28_29 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_50"/></StgValue>
</operation>

<operation id="3967" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.0.01213:2  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="3968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.01213:3  %trunc_ln28_50 = trunc i32 %bitcast_ln28_50 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_50"/></StgValue>
</operation>

<operation id="3969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.01213:4  %bitcast_ln28_51 = bitcast float %select_ln28_28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_51"/></StgValue>
</operation>

<operation id="3970" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.0.01213:5  %tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="3971" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.01213:6  %trunc_ln28_51 = trunc i32 %bitcast_ln28_51 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_51"/></StgValue>
</operation>

<operation id="3972" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.0.01213:7  %icmp_ln28_100 = icmp ne i8 %tmp_80, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_100"/></StgValue>
</operation>

<operation id="3973" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.0.01213:8  %icmp_ln28_101 = icmp eq i23 %trunc_ln28_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_101"/></StgValue>
</operation>

<operation id="3974" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.01213:9  %or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100

]]></Node>
<StgValue><ssdm name="or_ln28_50"/></StgValue>
</operation>

<operation id="3975" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.0.01213:10  %icmp_ln28_102 = icmp ne i8 %tmp_81, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_102"/></StgValue>
</operation>

<operation id="3976" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.0.01213:11  %icmp_ln28_103 = icmp eq i23 %trunc_ln28_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_103"/></StgValue>
</operation>

<operation id="3977" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.01213:12  %or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102

]]></Node>
<StgValue><ssdm name="or_ln28_51"/></StgValue>
</operation>

<operation id="3978" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.01213:13  %and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51

]]></Node>
<StgValue><ssdm name="and_ln28_50"/></StgValue>
</operation>

<operation id="3979" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7.0.01213:14  %tmp_82 = fcmp ogt float %phi_ln28_29, %select_ln28_28

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="3980" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.01213:15  %and_ln28_51 = and i1 %and_ln28_50, %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln28_51"/></StgValue>
</operation>

<operation id="3981" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7.0.01213:16  %select_ln28_29 = select i1 %and_ln28_51, float %phi_ln28_29, float %select_ln28_28

]]></Node>
<StgValue><ssdm name="select_ln28_29"/></StgValue>
</operation>

<operation id="3982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.7.0.01213:17  switch i4 %select_ln28_52, label %branch571 [
    i4 0, label %branch547
    i4 1, label %branch549
    i4 2, label %branch551
    i4 3, label %branch553
    i4 4, label %branch555
    i4 5, label %branch557
    i4 6, label %branch559
    i4 7, label %branch561
    i4 -8, label %branch563
    i4 -7, label %branch565
    i4 -6, label %branch567
    i4 -5, label %branch569
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="3983" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.7.0.11159:0  %phi_ln28_30 = phi float [ %conv_1_out_1_14_lo, %branch547 ], [ %conv_1_out_3_14_lo, %branch549 ], [ %conv_1_out_5_14_lo, %branch551 ], [ %conv_1_out_7_14_lo, %branch553 ], [ %conv_1_out_9_14_lo, %branch555 ], [ %conv_1_out_11_14_l, %branch557 ], [ %conv_1_out_13_14_l, %branch559 ], [ %conv_1_out_15_14_l, %branch561 ], [ %conv_1_out_17_14_l, %branch563 ], [ %conv_1_out_19_14_l, %branch565 ], [ %conv_1_out_21_14_l, %branch567 ], [ %conv_1_out_23_14_l, %branch569 ], [ %conv_1_out_25_14_l, %branch571 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_30"/></StgValue>
</operation>

<operation id="3984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.11159:1  %bitcast_ln28_52 = bitcast float %phi_ln28_30 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_52"/></StgValue>
</operation>

<operation id="3985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.0.11159:2  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="3986" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.11159:3  %trunc_ln28_52 = trunc i32 %bitcast_ln28_52 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_52"/></StgValue>
</operation>

<operation id="3987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.11159:4  %bitcast_ln28_53 = bitcast float %select_ln28_29 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_53"/></StgValue>
</operation>

<operation id="3988" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.0.11159:5  %tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="3989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.11159:6  %trunc_ln28_53 = trunc i32 %bitcast_ln28_53 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_53"/></StgValue>
</operation>

<operation id="3990" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.0.11159:7  %icmp_ln28_104 = icmp ne i8 %tmp_83, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_104"/></StgValue>
</operation>

<operation id="3991" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.0.11159:8  %icmp_ln28_105 = icmp eq i23 %trunc_ln28_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_105"/></StgValue>
</operation>

<operation id="3992" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.11159:9  %or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104

]]></Node>
<StgValue><ssdm name="or_ln28_52"/></StgValue>
</operation>

<operation id="3993" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.0.11159:10  %icmp_ln28_106 = icmp ne i8 %tmp_84, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_106"/></StgValue>
</operation>

<operation id="3994" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.0.11159:11  %icmp_ln28_107 = icmp eq i23 %trunc_ln28_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_107"/></StgValue>
</operation>

<operation id="3995" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.11159:12  %or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106

]]></Node>
<StgValue><ssdm name="or_ln28_53"/></StgValue>
</operation>

<operation id="3996" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.11159:13  %and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53

]]></Node>
<StgValue><ssdm name="and_ln28_52"/></StgValue>
</operation>

<operation id="3997" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7.0.11159:14  %tmp_85 = fcmp ogt float %phi_ln28_30, %select_ln28_29

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="3998" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.11159:15  %and_ln28_53 = and i1 %and_ln28_52, %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln28_53"/></StgValue>
</operation>

<operation id="3999" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7.0.11159:16  %select_ln28_30 = select i1 %and_ln28_53, float %phi_ln28_30, float %select_ln28_29

]]></Node>
<StgValue><ssdm name="select_ln28_30"/></StgValue>
</operation>

<operation id="4000" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.7.0.11159:17  switch i4 %select_ln28_52, label %branch545 [
    i4 0, label %branch521
    i4 1, label %branch523
    i4 2, label %branch525
    i4 3, label %branch527
    i4 4, label %branch529
    i4 5, label %branch531
    i4 6, label %branch533
    i4 7, label %branch535
    i4 -8, label %branch537
    i4 -7, label %branch539
    i4 -6, label %branch541
    i4 -5, label %branch543
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4001" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.7.1.01105:0  %phi_ln28_31 = phi float [ %conv_1_out_1_15_lo, %branch521 ], [ %conv_1_out_3_15_lo, %branch523 ], [ %conv_1_out_5_15_lo, %branch525 ], [ %conv_1_out_7_15_lo, %branch527 ], [ %conv_1_out_9_15_lo, %branch529 ], [ %conv_1_out_11_15_l, %branch531 ], [ %conv_1_out_13_15_l, %branch533 ], [ %conv_1_out_15_15_l, %branch535 ], [ %conv_1_out_17_15_l, %branch537 ], [ %conv_1_out_19_15_l, %branch539 ], [ %conv_1_out_21_15_l, %branch541 ], [ %conv_1_out_23_15_l, %branch543 ], [ %conv_1_out_25_15_l, %branch545 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_31"/></StgValue>
</operation>

<operation id="4002" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.01105:1  %bitcast_ln28_54 = bitcast float %phi_ln28_31 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_54"/></StgValue>
</operation>

<operation id="4003" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.1.01105:2  %tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="4004" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.01105:3  %trunc_ln28_54 = trunc i32 %bitcast_ln28_54 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_54"/></StgValue>
</operation>

<operation id="4005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.01105:4  %bitcast_ln28_55 = bitcast float %select_ln28_30 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_55"/></StgValue>
</operation>

<operation id="4006" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.1.01105:5  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="4007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.01105:6  %trunc_ln28_55 = trunc i32 %bitcast_ln28_55 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_55"/></StgValue>
</operation>

<operation id="4008" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.1.01105:7  %icmp_ln28_108 = icmp ne i8 %tmp_86, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_108"/></StgValue>
</operation>

<operation id="4009" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.1.01105:8  %icmp_ln28_109 = icmp eq i23 %trunc_ln28_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_109"/></StgValue>
</operation>

<operation id="4010" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.01105:9  %or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108

]]></Node>
<StgValue><ssdm name="or_ln28_54"/></StgValue>
</operation>

<operation id="4011" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.1.01105:10  %icmp_ln28_110 = icmp ne i8 %tmp_87, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_110"/></StgValue>
</operation>

<operation id="4012" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.1.01105:11  %icmp_ln28_111 = icmp eq i23 %trunc_ln28_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_111"/></StgValue>
</operation>

<operation id="4013" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.01105:12  %or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110

]]></Node>
<StgValue><ssdm name="or_ln28_55"/></StgValue>
</operation>

<operation id="4014" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.01105:13  %and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55

]]></Node>
<StgValue><ssdm name="and_ln28_54"/></StgValue>
</operation>

<operation id="4015" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7.1.01105:14  %tmp_88 = fcmp ogt float %phi_ln28_31, %select_ln28_30

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="4016" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.01105:15  %and_ln28_55 = and i1 %and_ln28_54, %tmp_88

]]></Node>
<StgValue><ssdm name="and_ln28_55"/></StgValue>
</operation>

<operation id="4017" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7.1.01105:16  %select_ln28_31 = select i1 %and_ln28_55, float %phi_ln28_31, float %select_ln28_30

]]></Node>
<StgValue><ssdm name="select_ln28_31"/></StgValue>
</operation>

<operation id="4018" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.7.1.01105:17  store float %select_ln28_31, float* %max_pool_1_out_7_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4019" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.7.1.01105:18  switch i4 %select_ln28_52, label %branch518 [
    i4 0, label %branch494
    i4 1, label %branch496
    i4 2, label %branch498
    i4 3, label %branch500
    i4 4, label %branch502
    i4 5, label %branch504
    i4 6, label %branch506
    i4 7, label %branch508
    i4 -8, label %branch510
    i4 -7, label %branch512
    i4 -6, label %branch514
    i4 -5, label %branch516
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.8.0.0997:0  %phi_ln28_33 = phi float [ %conv_1_out_0_17_lo, %branch468 ], [ %conv_1_out_2_17_lo, %branch470 ], [ %conv_1_out_4_17_lo, %branch472 ], [ %conv_1_out_6_17_lo, %branch474 ], [ %conv_1_out_8_17_lo, %branch476 ], [ %conv_1_out_10_17_l, %branch478 ], [ %conv_1_out_12_17_l, %branch480 ], [ %conv_1_out_14_17_l, %branch482 ], [ %conv_1_out_16_17_l, %branch484 ], [ %conv_1_out_18_17_l, %branch486 ], [ %conv_1_out_20_17_l, %branch488 ], [ %conv_1_out_22_17_l, %branch490 ], [ %conv_1_out_24_17_l, %branch492 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_33"/></StgValue>
</operation>

<operation id="4021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.0997:1  %bitcast_ln28_57 = bitcast float %phi_ln28_33 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_57"/></StgValue>
</operation>

<operation id="4022" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.0.0997:2  %tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="4023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.0997:3  %trunc_ln28_57 = trunc i32 %bitcast_ln28_57 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_57"/></StgValue>
</operation>

<operation id="4024" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.0997:4  %bitcast_ln28_58 = bitcast float %select_ln28_32 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_58"/></StgValue>
</operation>

<operation id="4025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.0.0997:5  %tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="4026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.0997:6  %trunc_ln28_58 = trunc i32 %bitcast_ln28_58 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_58"/></StgValue>
</operation>

<operation id="4027" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.0.0997:7  %icmp_ln28_114 = icmp ne i8 %tmp_91, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_114"/></StgValue>
</operation>

<operation id="4028" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.0.0997:8  %icmp_ln28_115 = icmp eq i23 %trunc_ln28_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_115"/></StgValue>
</operation>

<operation id="4029" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.0997:9  %or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114

]]></Node>
<StgValue><ssdm name="or_ln28_57"/></StgValue>
</operation>

<operation id="4030" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.0.0997:10  %icmp_ln28_116 = icmp ne i8 %tmp_92, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_116"/></StgValue>
</operation>

<operation id="4031" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.0.0997:11  %icmp_ln28_117 = icmp eq i23 %trunc_ln28_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_117"/></StgValue>
</operation>

<operation id="4032" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.0997:12  %or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116

]]></Node>
<StgValue><ssdm name="or_ln28_58"/></StgValue>
</operation>

<operation id="4033" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.0997:13  %and_ln28_57 = and i1 %or_ln28_57, %or_ln28_58

]]></Node>
<StgValue><ssdm name="and_ln28_57"/></StgValue>
</operation>

<operation id="4034" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8.0.0997:14  %tmp_93 = fcmp ogt float %phi_ln28_33, %select_ln28_32

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="4035" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.0997:15  %and_ln28_58 = and i1 %and_ln28_57, %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln28_58"/></StgValue>
</operation>

<operation id="4036" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8.0.0997:16  %select_ln28_33 = select i1 %and_ln28_58, float %phi_ln28_33, float %select_ln28_32

]]></Node>
<StgValue><ssdm name="select_ln28_33"/></StgValue>
</operation>

<operation id="4037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.8.0.0997:17  switch i4 %select_ln28_52, label %branch467 [
    i4 0, label %branch443
    i4 1, label %branch445
    i4 2, label %branch447
    i4 3, label %branch449
    i4 4, label %branch451
    i4 5, label %branch453
    i4 6, label %branch455
    i4 7, label %branch457
    i4 -8, label %branch459
    i4 -7, label %branch461
    i4 -6, label %branch463
    i4 -5, label %branch465
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.8.0.1943:0  %phi_ln28_34 = phi float [ %conv_1_out_1_16_lo, %branch443 ], [ %conv_1_out_3_16_lo, %branch445 ], [ %conv_1_out_5_16_lo, %branch447 ], [ %conv_1_out_7_16_lo, %branch449 ], [ %conv_1_out_9_16_lo, %branch451 ], [ %conv_1_out_11_16_l, %branch453 ], [ %conv_1_out_13_16_l, %branch455 ], [ %conv_1_out_15_16_l, %branch457 ], [ %conv_1_out_17_16_l, %branch459 ], [ %conv_1_out_19_16_l, %branch461 ], [ %conv_1_out_21_16_l, %branch463 ], [ %conv_1_out_23_16_l, %branch465 ], [ %conv_1_out_25_16_l, %branch467 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_34"/></StgValue>
</operation>

<operation id="4039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.1943:1  %bitcast_ln28_59 = bitcast float %phi_ln28_34 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_59"/></StgValue>
</operation>

<operation id="4040" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.0.1943:2  %tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="4041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.1943:3  %trunc_ln28_59 = trunc i32 %bitcast_ln28_59 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_59"/></StgValue>
</operation>

<operation id="4042" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.1943:4  %bitcast_ln28_60 = bitcast float %select_ln28_33 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_60"/></StgValue>
</operation>

<operation id="4043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.0.1943:5  %tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="4044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.1943:6  %trunc_ln28_60 = trunc i32 %bitcast_ln28_60 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_60"/></StgValue>
</operation>

<operation id="4045" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.0.1943:7  %icmp_ln28_118 = icmp ne i8 %tmp_94, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_118"/></StgValue>
</operation>

<operation id="4046" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.0.1943:8  %icmp_ln28_119 = icmp eq i23 %trunc_ln28_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_119"/></StgValue>
</operation>

<operation id="4047" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.1943:9  %or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118

]]></Node>
<StgValue><ssdm name="or_ln28_59"/></StgValue>
</operation>

<operation id="4048" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.0.1943:10  %icmp_ln28_120 = icmp ne i8 %tmp_95, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_120"/></StgValue>
</operation>

<operation id="4049" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.0.1943:11  %icmp_ln28_121 = icmp eq i23 %trunc_ln28_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_121"/></StgValue>
</operation>

<operation id="4050" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.1943:12  %or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120

]]></Node>
<StgValue><ssdm name="or_ln28_60"/></StgValue>
</operation>

<operation id="4051" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.1943:13  %and_ln28_59 = and i1 %or_ln28_59, %or_ln28_60

]]></Node>
<StgValue><ssdm name="and_ln28_59"/></StgValue>
</operation>

<operation id="4052" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8.0.1943:14  %tmp_96 = fcmp ogt float %phi_ln28_34, %select_ln28_33

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="4053" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.1943:15  %and_ln28_60 = and i1 %and_ln28_59, %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln28_60"/></StgValue>
</operation>

<operation id="4054" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8.0.1943:16  %select_ln28_34 = select i1 %and_ln28_60, float %phi_ln28_34, float %select_ln28_33

]]></Node>
<StgValue><ssdm name="select_ln28_34"/></StgValue>
</operation>

<operation id="4055" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.8.0.1943:17  switch i4 %select_ln28_52, label %branch441 [
    i4 0, label %branch417
    i4 1, label %branch419
    i4 2, label %branch421
    i4 3, label %branch423
    i4 4, label %branch425
    i4 5, label %branch427
    i4 6, label %branch429
    i4 7, label %branch431
    i4 -8, label %branch433
    i4 -7, label %branch435
    i4 -6, label %branch437
    i4 -5, label %branch439
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.8.1.0889:0  %phi_ln28_35 = phi float [ %conv_1_out_1_17_lo, %branch417 ], [ %conv_1_out_3_17_lo, %branch419 ], [ %conv_1_out_5_17_lo, %branch421 ], [ %conv_1_out_7_17_lo, %branch423 ], [ %conv_1_out_9_17_lo, %branch425 ], [ %conv_1_out_11_17_l, %branch427 ], [ %conv_1_out_13_17_l, %branch429 ], [ %conv_1_out_15_17_l, %branch431 ], [ %conv_1_out_17_17_l, %branch433 ], [ %conv_1_out_19_17_l, %branch435 ], [ %conv_1_out_21_17_l, %branch437 ], [ %conv_1_out_23_17_l, %branch439 ], [ %conv_1_out_25_17_l, %branch441 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_35"/></StgValue>
</operation>

<operation id="4057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.0889:1  %bitcast_ln28_61 = bitcast float %phi_ln28_35 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_61"/></StgValue>
</operation>

<operation id="4058" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.1.0889:2  %tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="4059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.0889:3  %trunc_ln28_61 = trunc i32 %bitcast_ln28_61 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_61"/></StgValue>
</operation>

<operation id="4060" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.0889:4  %bitcast_ln28_62 = bitcast float %select_ln28_34 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_62"/></StgValue>
</operation>

<operation id="4061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.1.0889:5  %tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="4062" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.0889:6  %trunc_ln28_62 = trunc i32 %bitcast_ln28_62 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_62"/></StgValue>
</operation>

<operation id="4063" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.1.0889:7  %icmp_ln28_122 = icmp ne i8 %tmp_97, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_122"/></StgValue>
</operation>

<operation id="4064" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.1.0889:8  %icmp_ln28_123 = icmp eq i23 %trunc_ln28_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_123"/></StgValue>
</operation>

<operation id="4065" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.0889:9  %or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122

]]></Node>
<StgValue><ssdm name="or_ln28_61"/></StgValue>
</operation>

<operation id="4066" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.1.0889:10  %icmp_ln28_124 = icmp ne i8 %tmp_98, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_124"/></StgValue>
</operation>

<operation id="4067" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.1.0889:11  %icmp_ln28_125 = icmp eq i23 %trunc_ln28_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_125"/></StgValue>
</operation>

<operation id="4068" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.0889:12  %or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124

]]></Node>
<StgValue><ssdm name="or_ln28_62"/></StgValue>
</operation>

<operation id="4069" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.0889:13  %and_ln28_61 = and i1 %or_ln28_61, %or_ln28_62

]]></Node>
<StgValue><ssdm name="and_ln28_61"/></StgValue>
</operation>

<operation id="4070" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8.1.0889:14  %tmp_99 = fcmp ogt float %phi_ln28_35, %select_ln28_34

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="4071" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.0889:15  %and_ln28_62 = and i1 %and_ln28_61, %tmp_99

]]></Node>
<StgValue><ssdm name="and_ln28_62"/></StgValue>
</operation>

<operation id="4072" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8.1.0889:16  %select_ln28_35 = select i1 %and_ln28_62, float %phi_ln28_35, float %select_ln28_34

]]></Node>
<StgValue><ssdm name="select_ln28_35"/></StgValue>
</operation>

<operation id="4073" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.8.1.0889:17  store float %select_ln28_35, float* %max_pool_1_out_8_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4074" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.8.1.0889:18  switch i4 %select_ln28_52, label %branch414 [
    i4 0, label %branch390
    i4 1, label %branch392
    i4 2, label %branch394
    i4 3, label %branch396
    i4 4, label %branch398
    i4 5, label %branch400
    i4 6, label %branch402
    i4 7, label %branch404
    i4 -8, label %branch406
    i4 -7, label %branch408
    i4 -6, label %branch410
    i4 -5, label %branch412
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.9.0.0781:0  %phi_ln28_37 = phi float [ %conv_1_out_0_19_lo, %branch364 ], [ %conv_1_out_2_19_lo, %branch366 ], [ %conv_1_out_4_19_lo, %branch368 ], [ %conv_1_out_6_19_lo, %branch370 ], [ %conv_1_out_8_19_lo, %branch372 ], [ %conv_1_out_10_19_l, %branch374 ], [ %conv_1_out_12_19_l, %branch376 ], [ %conv_1_out_14_19_l, %branch378 ], [ %conv_1_out_16_19_l, %branch380 ], [ %conv_1_out_18_19_l, %branch382 ], [ %conv_1_out_20_19_l, %branch384 ], [ %conv_1_out_22_19_l, %branch386 ], [ %conv_1_out_24_19_l, %branch388 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_37"/></StgValue>
</operation>

<operation id="4076" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.0781:1  %bitcast_ln28_64 = bitcast float %phi_ln28_37 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_64"/></StgValue>
</operation>

<operation id="4077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.0.0781:2  %tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_64, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="4078" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.0781:3  %trunc_ln28_64 = trunc i32 %bitcast_ln28_64 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_64"/></StgValue>
</operation>

<operation id="4079" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.0781:4  %bitcast_ln28_65 = bitcast float %select_ln28_36 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_65"/></StgValue>
</operation>

<operation id="4080" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.0.0781:5  %tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_65, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="4081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.0781:6  %trunc_ln28_65 = trunc i32 %bitcast_ln28_65 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_65"/></StgValue>
</operation>

<operation id="4082" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.0.0781:7  %icmp_ln28_128 = icmp ne i8 %tmp_102, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_128"/></StgValue>
</operation>

<operation id="4083" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.0.0781:8  %icmp_ln28_129 = icmp eq i23 %trunc_ln28_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_129"/></StgValue>
</operation>

<operation id="4084" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.0781:9  %or_ln28_64 = or i1 %icmp_ln28_129, %icmp_ln28_128

]]></Node>
<StgValue><ssdm name="or_ln28_64"/></StgValue>
</operation>

<operation id="4085" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.0.0781:10  %icmp_ln28_130 = icmp ne i8 %tmp_103, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_130"/></StgValue>
</operation>

<operation id="4086" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.0.0781:11  %icmp_ln28_131 = icmp eq i23 %trunc_ln28_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_131"/></StgValue>
</operation>

<operation id="4087" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.0781:12  %or_ln28_65 = or i1 %icmp_ln28_131, %icmp_ln28_130

]]></Node>
<StgValue><ssdm name="or_ln28_65"/></StgValue>
</operation>

<operation id="4088" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.0781:13  %and_ln28_64 = and i1 %or_ln28_64, %or_ln28_65

]]></Node>
<StgValue><ssdm name="and_ln28_64"/></StgValue>
</operation>

<operation id="4089" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9.0.0781:14  %tmp_104 = fcmp ogt float %phi_ln28_37, %select_ln28_36

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="4090" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.0781:15  %and_ln28_65 = and i1 %and_ln28_64, %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln28_65"/></StgValue>
</operation>

<operation id="4091" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9.0.0781:16  %select_ln28_37 = select i1 %and_ln28_65, float %phi_ln28_37, float %select_ln28_36

]]></Node>
<StgValue><ssdm name="select_ln28_37"/></StgValue>
</operation>

<operation id="4092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.9.0.0781:17  switch i4 %select_ln28_52, label %branch363 [
    i4 0, label %branch339
    i4 1, label %branch341
    i4 2, label %branch343
    i4 3, label %branch345
    i4 4, label %branch347
    i4 5, label %branch349
    i4 6, label %branch351
    i4 7, label %branch353
    i4 -8, label %branch355
    i4 -7, label %branch357
    i4 -6, label %branch359
    i4 -5, label %branch361
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.9.0.1727:0  %phi_ln28_38 = phi float [ %conv_1_out_1_18_lo, %branch339 ], [ %conv_1_out_3_18_lo, %branch341 ], [ %conv_1_out_5_18_lo, %branch343 ], [ %conv_1_out_7_18_lo, %branch345 ], [ %conv_1_out_9_18_lo, %branch347 ], [ %conv_1_out_11_18_l, %branch349 ], [ %conv_1_out_13_18_l, %branch351 ], [ %conv_1_out_15_18_l, %branch353 ], [ %conv_1_out_17_18_l, %branch355 ], [ %conv_1_out_19_18_l, %branch357 ], [ %conv_1_out_21_18_l, %branch359 ], [ %conv_1_out_23_18_l, %branch361 ], [ %conv_1_out_25_18_l, %branch363 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_38"/></StgValue>
</operation>

<operation id="4094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.1727:1  %bitcast_ln28_66 = bitcast float %phi_ln28_38 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_66"/></StgValue>
</operation>

<operation id="4095" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.0.1727:2  %tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_66, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="4096" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.1727:3  %trunc_ln28_66 = trunc i32 %bitcast_ln28_66 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_66"/></StgValue>
</operation>

<operation id="4097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.1727:4  %bitcast_ln28_67 = bitcast float %select_ln28_37 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_67"/></StgValue>
</operation>

<operation id="4098" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.0.1727:5  %tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_67, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="4099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.1727:6  %trunc_ln28_67 = trunc i32 %bitcast_ln28_67 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_67"/></StgValue>
</operation>

<operation id="4100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.0.1727:7  %icmp_ln28_132 = icmp ne i8 %tmp_105, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_132"/></StgValue>
</operation>

<operation id="4101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.0.1727:8  %icmp_ln28_133 = icmp eq i23 %trunc_ln28_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_133"/></StgValue>
</operation>

<operation id="4102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.1727:9  %or_ln28_66 = or i1 %icmp_ln28_133, %icmp_ln28_132

]]></Node>
<StgValue><ssdm name="or_ln28_66"/></StgValue>
</operation>

<operation id="4103" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.0.1727:10  %icmp_ln28_134 = icmp ne i8 %tmp_106, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_134"/></StgValue>
</operation>

<operation id="4104" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.0.1727:11  %icmp_ln28_135 = icmp eq i23 %trunc_ln28_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_135"/></StgValue>
</operation>

<operation id="4105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.1727:12  %or_ln28_67 = or i1 %icmp_ln28_135, %icmp_ln28_134

]]></Node>
<StgValue><ssdm name="or_ln28_67"/></StgValue>
</operation>

<operation id="4106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.1727:13  %and_ln28_66 = and i1 %or_ln28_66, %or_ln28_67

]]></Node>
<StgValue><ssdm name="and_ln28_66"/></StgValue>
</operation>

<operation id="4107" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9.0.1727:14  %tmp_107 = fcmp ogt float %phi_ln28_38, %select_ln28_37

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="4108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.1727:15  %and_ln28_67 = and i1 %and_ln28_66, %tmp_107

]]></Node>
<StgValue><ssdm name="and_ln28_67"/></StgValue>
</operation>

<operation id="4109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9.0.1727:16  %select_ln28_38 = select i1 %and_ln28_67, float %phi_ln28_38, float %select_ln28_37

]]></Node>
<StgValue><ssdm name="select_ln28_38"/></StgValue>
</operation>

<operation id="4110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.9.0.1727:17  switch i4 %select_ln28_52, label %branch337 [
    i4 0, label %branch313
    i4 1, label %branch315
    i4 2, label %branch317
    i4 3, label %branch319
    i4 4, label %branch321
    i4 5, label %branch323
    i4 6, label %branch325
    i4 7, label %branch327
    i4 -8, label %branch329
    i4 -7, label %branch331
    i4 -6, label %branch333
    i4 -5, label %branch335
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.9.1.0673:0  %phi_ln28_39 = phi float [ %conv_1_out_1_19_lo, %branch313 ], [ %conv_1_out_3_19_lo, %branch315 ], [ %conv_1_out_5_19_lo, %branch317 ], [ %conv_1_out_7_19_lo, %branch319 ], [ %conv_1_out_9_19_lo, %branch321 ], [ %conv_1_out_11_19_l, %branch323 ], [ %conv_1_out_13_19_l, %branch325 ], [ %conv_1_out_15_19_l, %branch327 ], [ %conv_1_out_17_19_l, %branch329 ], [ %conv_1_out_19_19_l, %branch331 ], [ %conv_1_out_21_19_l, %branch333 ], [ %conv_1_out_23_19_l, %branch335 ], [ %conv_1_out_25_19_l, %branch337 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_39"/></StgValue>
</operation>

<operation id="4112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.0673:1  %bitcast_ln28_68 = bitcast float %phi_ln28_39 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_68"/></StgValue>
</operation>

<operation id="4113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.1.0673:2  %tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_68, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.0673:3  %trunc_ln28_68 = trunc i32 %bitcast_ln28_68 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_68"/></StgValue>
</operation>

<operation id="4115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.0673:4  %bitcast_ln28_69 = bitcast float %select_ln28_38 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_69"/></StgValue>
</operation>

<operation id="4116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.1.0673:5  %tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_69, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="4117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.0673:6  %trunc_ln28_69 = trunc i32 %bitcast_ln28_69 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_69"/></StgValue>
</operation>

<operation id="4118" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.1.0673:7  %icmp_ln28_136 = icmp ne i8 %tmp_108, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_136"/></StgValue>
</operation>

<operation id="4119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.1.0673:8  %icmp_ln28_137 = icmp eq i23 %trunc_ln28_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_137"/></StgValue>
</operation>

<operation id="4120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.0673:9  %or_ln28_68 = or i1 %icmp_ln28_137, %icmp_ln28_136

]]></Node>
<StgValue><ssdm name="or_ln28_68"/></StgValue>
</operation>

<operation id="4121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.1.0673:10  %icmp_ln28_138 = icmp ne i8 %tmp_109, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_138"/></StgValue>
</operation>

<operation id="4122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.1.0673:11  %icmp_ln28_139 = icmp eq i23 %trunc_ln28_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_139"/></StgValue>
</operation>

<operation id="4123" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.0673:12  %or_ln28_69 = or i1 %icmp_ln28_139, %icmp_ln28_138

]]></Node>
<StgValue><ssdm name="or_ln28_69"/></StgValue>
</operation>

<operation id="4124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.0673:13  %and_ln28_68 = and i1 %or_ln28_68, %or_ln28_69

]]></Node>
<StgValue><ssdm name="and_ln28_68"/></StgValue>
</operation>

<operation id="4125" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9.1.0673:14  %tmp_110 = fcmp ogt float %phi_ln28_39, %select_ln28_38

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="4126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.0673:15  %and_ln28_69 = and i1 %and_ln28_68, %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln28_69"/></StgValue>
</operation>

<operation id="4127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9.1.0673:16  %select_ln28_39 = select i1 %and_ln28_69, float %phi_ln28_39, float %select_ln28_38

]]></Node>
<StgValue><ssdm name="select_ln28_39"/></StgValue>
</operation>

<operation id="4128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.9.1.0673:17  store float %select_ln28_39, float* %max_pool_1_out_9_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.9.1.0673:18  switch i4 %select_ln28_52, label %branch310 [
    i4 0, label %branch286
    i4 1, label %branch288
    i4 2, label %branch290
    i4 3, label %branch292
    i4 4, label %branch294
    i4 5, label %branch296
    i4 6, label %branch298
    i4 7, label %branch300
    i4 -8, label %branch302
    i4 -7, label %branch304
    i4 -6, label %branch306
    i4 -5, label %branch308
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.10.0.0565:0  %phi_ln28_41 = phi float [ %conv_1_out_0_21_lo, %branch260 ], [ %conv_1_out_2_21_lo, %branch262 ], [ %conv_1_out_4_21_lo, %branch264 ], [ %conv_1_out_6_21_lo, %branch266 ], [ %conv_1_out_8_21_lo, %branch268 ], [ %conv_1_out_10_21_l, %branch270 ], [ %conv_1_out_12_21_l, %branch272 ], [ %conv_1_out_14_21_l, %branch274 ], [ %conv_1_out_16_21_l, %branch276 ], [ %conv_1_out_18_21_l, %branch278 ], [ %conv_1_out_20_21_l, %branch280 ], [ %conv_1_out_22_21_l, %branch282 ], [ %conv_1_out_24_21_l, %branch284 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_41"/></StgValue>
</operation>

<operation id="4131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.0565:1  %bitcast_ln28_71 = bitcast float %phi_ln28_41 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_71"/></StgValue>
</operation>

<operation id="4132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.0.0565:2  %tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_71, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="4133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.0565:3  %trunc_ln28_71 = trunc i32 %bitcast_ln28_71 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_71"/></StgValue>
</operation>

<operation id="4134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.0565:4  %bitcast_ln28_72 = bitcast float %select_ln28_40 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_72"/></StgValue>
</operation>

<operation id="4135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.0.0565:5  %tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_72, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="4136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.0565:6  %trunc_ln28_72 = trunc i32 %bitcast_ln28_72 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_72"/></StgValue>
</operation>

<operation id="4137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.0.0565:7  %icmp_ln28_142 = icmp ne i8 %tmp_113, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_142"/></StgValue>
</operation>

<operation id="4138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.0.0565:8  %icmp_ln28_143 = icmp eq i23 %trunc_ln28_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_143"/></StgValue>
</operation>

<operation id="4139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.0565:9  %or_ln28_71 = or i1 %icmp_ln28_143, %icmp_ln28_142

]]></Node>
<StgValue><ssdm name="or_ln28_71"/></StgValue>
</operation>

<operation id="4140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.0.0565:10  %icmp_ln28_144 = icmp ne i8 %tmp_114, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_144"/></StgValue>
</operation>

<operation id="4141" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.0.0565:11  %icmp_ln28_145 = icmp eq i23 %trunc_ln28_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_145"/></StgValue>
</operation>

<operation id="4142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.0565:12  %or_ln28_72 = or i1 %icmp_ln28_145, %icmp_ln28_144

]]></Node>
<StgValue><ssdm name="or_ln28_72"/></StgValue>
</operation>

<operation id="4143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.0565:13  %and_ln28_71 = and i1 %or_ln28_71, %or_ln28_72

]]></Node>
<StgValue><ssdm name="and_ln28_71"/></StgValue>
</operation>

<operation id="4144" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10.0.0565:14  %tmp_115 = fcmp ogt float %phi_ln28_41, %select_ln28_40

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="4145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.0565:15  %and_ln28_72 = and i1 %and_ln28_71, %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln28_72"/></StgValue>
</operation>

<operation id="4146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10.0.0565:16  %select_ln28_41 = select i1 %and_ln28_72, float %phi_ln28_41, float %select_ln28_40

]]></Node>
<StgValue><ssdm name="select_ln28_41"/></StgValue>
</operation>

<operation id="4147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.10.0.0565:17  switch i4 %select_ln28_52, label %branch259 [
    i4 0, label %branch235
    i4 1, label %branch237
    i4 2, label %branch239
    i4 3, label %branch241
    i4 4, label %branch243
    i4 5, label %branch245
    i4 6, label %branch247
    i4 7, label %branch249
    i4 -8, label %branch251
    i4 -7, label %branch253
    i4 -6, label %branch255
    i4 -5, label %branch257
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.10.0.1511:0  %phi_ln28_42 = phi float [ %conv_1_out_1_20_lo, %branch235 ], [ %conv_1_out_3_20_lo, %branch237 ], [ %conv_1_out_5_20_lo, %branch239 ], [ %conv_1_out_7_20_lo, %branch241 ], [ %conv_1_out_9_20_lo, %branch243 ], [ %conv_1_out_11_20_l, %branch245 ], [ %conv_1_out_13_20_l, %branch247 ], [ %conv_1_out_15_20_l, %branch249 ], [ %conv_1_out_17_20_l, %branch251 ], [ %conv_1_out_19_20_l, %branch253 ], [ %conv_1_out_21_20_l, %branch255 ], [ %conv_1_out_23_20_l, %branch257 ], [ %conv_1_out_25_20_l, %branch259 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_42"/></StgValue>
</operation>

<operation id="4149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.1511:1  %bitcast_ln28_73 = bitcast float %phi_ln28_42 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_73"/></StgValue>
</operation>

<operation id="4150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.0.1511:2  %tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_73, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.1511:3  %trunc_ln28_73 = trunc i32 %bitcast_ln28_73 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_73"/></StgValue>
</operation>

<operation id="4152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.1511:4  %bitcast_ln28_74 = bitcast float %select_ln28_41 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_74"/></StgValue>
</operation>

<operation id="4153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.0.1511:5  %tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_74, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.1511:6  %trunc_ln28_74 = trunc i32 %bitcast_ln28_74 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_74"/></StgValue>
</operation>

<operation id="4155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.0.1511:7  %icmp_ln28_146 = icmp ne i8 %tmp_116, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_146"/></StgValue>
</operation>

<operation id="4156" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.0.1511:8  %icmp_ln28_147 = icmp eq i23 %trunc_ln28_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_147"/></StgValue>
</operation>

<operation id="4157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.1511:9  %or_ln28_73 = or i1 %icmp_ln28_147, %icmp_ln28_146

]]></Node>
<StgValue><ssdm name="or_ln28_73"/></StgValue>
</operation>

<operation id="4158" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.0.1511:10  %icmp_ln28_148 = icmp ne i8 %tmp_117, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_148"/></StgValue>
</operation>

<operation id="4159" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.0.1511:11  %icmp_ln28_149 = icmp eq i23 %trunc_ln28_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_149"/></StgValue>
</operation>

<operation id="4160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.1511:12  %or_ln28_74 = or i1 %icmp_ln28_149, %icmp_ln28_148

]]></Node>
<StgValue><ssdm name="or_ln28_74"/></StgValue>
</operation>

<operation id="4161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.1511:13  %and_ln28_73 = and i1 %or_ln28_73, %or_ln28_74

]]></Node>
<StgValue><ssdm name="and_ln28_73"/></StgValue>
</operation>

<operation id="4162" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10.0.1511:14  %tmp_118 = fcmp ogt float %phi_ln28_42, %select_ln28_41

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.1511:15  %and_ln28_74 = and i1 %and_ln28_73, %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln28_74"/></StgValue>
</operation>

<operation id="4164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10.0.1511:16  %select_ln28_42 = select i1 %and_ln28_74, float %phi_ln28_42, float %select_ln28_41

]]></Node>
<StgValue><ssdm name="select_ln28_42"/></StgValue>
</operation>

<operation id="4165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.10.0.1511:17  switch i4 %select_ln28_52, label %branch233 [
    i4 0, label %branch209
    i4 1, label %branch211
    i4 2, label %branch213
    i4 3, label %branch215
    i4 4, label %branch217
    i4 5, label %branch219
    i4 6, label %branch221
    i4 7, label %branch223
    i4 -8, label %branch225
    i4 -7, label %branch227
    i4 -6, label %branch229
    i4 -5, label %branch231
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.10.1.0457:0  %phi_ln28_43 = phi float [ %conv_1_out_1_21_lo, %branch209 ], [ %conv_1_out_3_21_lo, %branch211 ], [ %conv_1_out_5_21_lo, %branch213 ], [ %conv_1_out_7_21_lo, %branch215 ], [ %conv_1_out_9_21_lo, %branch217 ], [ %conv_1_out_11_21_l, %branch219 ], [ %conv_1_out_13_21_l, %branch221 ], [ %conv_1_out_15_21_l, %branch223 ], [ %conv_1_out_17_21_l, %branch225 ], [ %conv_1_out_19_21_l, %branch227 ], [ %conv_1_out_21_21_l, %branch229 ], [ %conv_1_out_23_21_l, %branch231 ], [ %conv_1_out_25_21_l, %branch233 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_43"/></StgValue>
</operation>

<operation id="4167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.0457:1  %bitcast_ln28_75 = bitcast float %phi_ln28_43 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_75"/></StgValue>
</operation>

<operation id="4168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.1.0457:2  %tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_75, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.0457:3  %trunc_ln28_75 = trunc i32 %bitcast_ln28_75 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_75"/></StgValue>
</operation>

<operation id="4170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.0457:4  %bitcast_ln28_76 = bitcast float %select_ln28_42 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_76"/></StgValue>
</operation>

<operation id="4171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.1.0457:5  %tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_76, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.0457:6  %trunc_ln28_76 = trunc i32 %bitcast_ln28_76 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_76"/></StgValue>
</operation>

<operation id="4173" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.1.0457:7  %icmp_ln28_150 = icmp ne i8 %tmp_119, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_150"/></StgValue>
</operation>

<operation id="4174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.1.0457:8  %icmp_ln28_151 = icmp eq i23 %trunc_ln28_75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_151"/></StgValue>
</operation>

<operation id="4175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.0457:9  %or_ln28_75 = or i1 %icmp_ln28_151, %icmp_ln28_150

]]></Node>
<StgValue><ssdm name="or_ln28_75"/></StgValue>
</operation>

<operation id="4176" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.1.0457:10  %icmp_ln28_152 = icmp ne i8 %tmp_120, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_152"/></StgValue>
</operation>

<operation id="4177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.1.0457:11  %icmp_ln28_153 = icmp eq i23 %trunc_ln28_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_153"/></StgValue>
</operation>

<operation id="4178" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.0457:12  %or_ln28_76 = or i1 %icmp_ln28_153, %icmp_ln28_152

]]></Node>
<StgValue><ssdm name="or_ln28_76"/></StgValue>
</operation>

<operation id="4179" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.0457:13  %and_ln28_75 = and i1 %or_ln28_75, %or_ln28_76

]]></Node>
<StgValue><ssdm name="and_ln28_75"/></StgValue>
</operation>

<operation id="4180" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10.1.0457:14  %tmp_121 = fcmp ogt float %phi_ln28_43, %select_ln28_42

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.0457:15  %and_ln28_76 = and i1 %and_ln28_75, %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln28_76"/></StgValue>
</operation>

<operation id="4182" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10.1.0457:16  %select_ln28_43 = select i1 %and_ln28_76, float %phi_ln28_43, float %select_ln28_42

]]></Node>
<StgValue><ssdm name="select_ln28_43"/></StgValue>
</operation>

<operation id="4183" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.10.1.0457:17  store float %select_ln28_43, float* %max_pool_1_out_10_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.10.1.0457:18  switch i4 %select_ln28_52, label %branch206 [
    i4 0, label %branch182
    i4 1, label %branch184
    i4 2, label %branch186
    i4 3, label %branch188
    i4 4, label %branch190
    i4 5, label %branch192
    i4 6, label %branch194
    i4 7, label %branch196
    i4 -8, label %branch198
    i4 -7, label %branch200
    i4 -6, label %branch202
    i4 -5, label %branch204
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.11.0.0349:0  %phi_ln28_45 = phi float [ %conv_1_out_0_23_lo, %branch156 ], [ %conv_1_out_2_23_lo, %branch158 ], [ %conv_1_out_4_23_lo, %branch160 ], [ %conv_1_out_6_23_lo, %branch162 ], [ %conv_1_out_8_23_lo, %branch164 ], [ %conv_1_out_10_23_l, %branch166 ], [ %conv_1_out_12_23_l, %branch168 ], [ %conv_1_out_14_23_l, %branch170 ], [ %conv_1_out_16_23_l, %branch172 ], [ %conv_1_out_18_23_l, %branch174 ], [ %conv_1_out_20_23_l, %branch176 ], [ %conv_1_out_22_23_l, %branch178 ], [ %conv_1_out_24_23_l, %branch180 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_45"/></StgValue>
</operation>

<operation id="4186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.0349:1  %bitcast_ln28_78 = bitcast float %phi_ln28_45 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_78"/></StgValue>
</operation>

<operation id="4187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.0.0349:2  %tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_78, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="4188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.0349:3  %trunc_ln28_78 = trunc i32 %bitcast_ln28_78 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_78"/></StgValue>
</operation>

<operation id="4189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.0349:4  %bitcast_ln28_79 = bitcast float %select_ln28_44 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_79"/></StgValue>
</operation>

<operation id="4190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.0.0349:5  %tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_79, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="4191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.0349:6  %trunc_ln28_79 = trunc i32 %bitcast_ln28_79 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_79"/></StgValue>
</operation>

<operation id="4192" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.0.0349:7  %icmp_ln28_156 = icmp ne i8 %tmp_124, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_156"/></StgValue>
</operation>

<operation id="4193" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.0.0349:8  %icmp_ln28_157 = icmp eq i23 %trunc_ln28_78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_157"/></StgValue>
</operation>

<operation id="4194" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.0349:9  %or_ln28_78 = or i1 %icmp_ln28_157, %icmp_ln28_156

]]></Node>
<StgValue><ssdm name="or_ln28_78"/></StgValue>
</operation>

<operation id="4195" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.0.0349:10  %icmp_ln28_158 = icmp ne i8 %tmp_125, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_158"/></StgValue>
</operation>

<operation id="4196" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.0.0349:11  %icmp_ln28_159 = icmp eq i23 %trunc_ln28_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_159"/></StgValue>
</operation>

<operation id="4197" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.0349:12  %or_ln28_79 = or i1 %icmp_ln28_159, %icmp_ln28_158

]]></Node>
<StgValue><ssdm name="or_ln28_79"/></StgValue>
</operation>

<operation id="4198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.0349:13  %and_ln28_78 = and i1 %or_ln28_78, %or_ln28_79

]]></Node>
<StgValue><ssdm name="and_ln28_78"/></StgValue>
</operation>

<operation id="4199" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11.0.0349:14  %tmp_126 = fcmp ogt float %phi_ln28_45, %select_ln28_44

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="4200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.0349:15  %and_ln28_79 = and i1 %and_ln28_78, %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln28_79"/></StgValue>
</operation>

<operation id="4201" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11.0.0349:16  %select_ln28_45 = select i1 %and_ln28_79, float %phi_ln28_45, float %select_ln28_44

]]></Node>
<StgValue><ssdm name="select_ln28_45"/></StgValue>
</operation>

<operation id="4202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.11.0.0349:17  switch i4 %select_ln28_52, label %branch155 [
    i4 0, label %branch131
    i4 1, label %branch133
    i4 2, label %branch135
    i4 3, label %branch137
    i4 4, label %branch139
    i4 5, label %branch141
    i4 6, label %branch143
    i4 7, label %branch145
    i4 -8, label %branch147
    i4 -7, label %branch149
    i4 -6, label %branch151
    i4 -5, label %branch153
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.11.0.1295:0  %phi_ln28_46 = phi float [ %conv_1_out_1_22_lo, %branch131 ], [ %conv_1_out_3_22_lo, %branch133 ], [ %conv_1_out_5_22_lo, %branch135 ], [ %conv_1_out_7_22_lo, %branch137 ], [ %conv_1_out_9_22_lo, %branch139 ], [ %conv_1_out_11_22_l, %branch141 ], [ %conv_1_out_13_22_l, %branch143 ], [ %conv_1_out_15_22_l, %branch145 ], [ %conv_1_out_17_22_l, %branch147 ], [ %conv_1_out_19_22_l, %branch149 ], [ %conv_1_out_21_22_l, %branch151 ], [ %conv_1_out_23_22_l, %branch153 ], [ %conv_1_out_25_22_l, %branch155 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_46"/></StgValue>
</operation>

<operation id="4204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.1295:1  %bitcast_ln28_80 = bitcast float %phi_ln28_46 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_80"/></StgValue>
</operation>

<operation id="4205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.0.1295:2  %tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_80, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="4206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.1295:3  %trunc_ln28_80 = trunc i32 %bitcast_ln28_80 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_80"/></StgValue>
</operation>

<operation id="4207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.1295:4  %bitcast_ln28_81 = bitcast float %select_ln28_45 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_81"/></StgValue>
</operation>

<operation id="4208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.0.1295:5  %tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_81, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="4209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.1295:6  %trunc_ln28_81 = trunc i32 %bitcast_ln28_81 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_81"/></StgValue>
</operation>

<operation id="4210" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.0.1295:7  %icmp_ln28_160 = icmp ne i8 %tmp_127, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_160"/></StgValue>
</operation>

<operation id="4211" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.0.1295:8  %icmp_ln28_161 = icmp eq i23 %trunc_ln28_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_161"/></StgValue>
</operation>

<operation id="4212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.1295:9  %or_ln28_80 = or i1 %icmp_ln28_161, %icmp_ln28_160

]]></Node>
<StgValue><ssdm name="or_ln28_80"/></StgValue>
</operation>

<operation id="4213" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.0.1295:10  %icmp_ln28_162 = icmp ne i8 %tmp_128, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_162"/></StgValue>
</operation>

<operation id="4214" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.0.1295:11  %icmp_ln28_163 = icmp eq i23 %trunc_ln28_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_163"/></StgValue>
</operation>

<operation id="4215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.1295:12  %or_ln28_81 = or i1 %icmp_ln28_163, %icmp_ln28_162

]]></Node>
<StgValue><ssdm name="or_ln28_81"/></StgValue>
</operation>

<operation id="4216" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.1295:13  %and_ln28_80 = and i1 %or_ln28_80, %or_ln28_81

]]></Node>
<StgValue><ssdm name="and_ln28_80"/></StgValue>
</operation>

<operation id="4217" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11.0.1295:14  %tmp_129 = fcmp ogt float %phi_ln28_46, %select_ln28_45

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="4218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.1295:15  %and_ln28_81 = and i1 %and_ln28_80, %tmp_129

]]></Node>
<StgValue><ssdm name="and_ln28_81"/></StgValue>
</operation>

<operation id="4219" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11.0.1295:16  %select_ln28_46 = select i1 %and_ln28_81, float %phi_ln28_46, float %select_ln28_45

]]></Node>
<StgValue><ssdm name="select_ln28_46"/></StgValue>
</operation>

<operation id="4220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.11.0.1295:17  switch i4 %select_ln28_52, label %branch129 [
    i4 0, label %branch105
    i4 1, label %branch107
    i4 2, label %branch109
    i4 3, label %branch111
    i4 4, label %branch113
    i4 5, label %branch115
    i4 6, label %branch117
    i4 7, label %branch119
    i4 -8, label %branch121
    i4 -7, label %branch123
    i4 -6, label %branch125
    i4 -5, label %branch127
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.11.1.0241:0  %phi_ln28_47 = phi float [ %conv_1_out_1_23_lo, %branch105 ], [ %conv_1_out_3_23_lo, %branch107 ], [ %conv_1_out_5_23_lo, %branch109 ], [ %conv_1_out_7_23_lo, %branch111 ], [ %conv_1_out_9_23_lo, %branch113 ], [ %conv_1_out_11_23_l, %branch115 ], [ %conv_1_out_13_23_l, %branch117 ], [ %conv_1_out_15_23_l, %branch119 ], [ %conv_1_out_17_23_l, %branch121 ], [ %conv_1_out_19_23_l, %branch123 ], [ %conv_1_out_21_23_l, %branch125 ], [ %conv_1_out_23_23_l, %branch127 ], [ %conv_1_out_25_23_l, %branch129 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_47"/></StgValue>
</operation>

<operation id="4222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.0241:1  %bitcast_ln28_82 = bitcast float %phi_ln28_47 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_82"/></StgValue>
</operation>

<operation id="4223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.1.0241:2  %tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_82, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.0241:3  %trunc_ln28_82 = trunc i32 %bitcast_ln28_82 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_82"/></StgValue>
</operation>

<operation id="4225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.0241:4  %bitcast_ln28_83 = bitcast float %select_ln28_46 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_83"/></StgValue>
</operation>

<operation id="4226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.1.0241:5  %tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_83, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="4227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.0241:6  %trunc_ln28_83 = trunc i32 %bitcast_ln28_83 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_83"/></StgValue>
</operation>

<operation id="4228" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.1.0241:7  %icmp_ln28_164 = icmp ne i8 %tmp_130, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_164"/></StgValue>
</operation>

<operation id="4229" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.1.0241:8  %icmp_ln28_165 = icmp eq i23 %trunc_ln28_82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_165"/></StgValue>
</operation>

<operation id="4230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.0241:9  %or_ln28_82 = or i1 %icmp_ln28_165, %icmp_ln28_164

]]></Node>
<StgValue><ssdm name="or_ln28_82"/></StgValue>
</operation>

<operation id="4231" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.1.0241:10  %icmp_ln28_166 = icmp ne i8 %tmp_131, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_166"/></StgValue>
</operation>

<operation id="4232" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.1.0241:11  %icmp_ln28_167 = icmp eq i23 %trunc_ln28_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_167"/></StgValue>
</operation>

<operation id="4233" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.0241:12  %or_ln28_83 = or i1 %icmp_ln28_167, %icmp_ln28_166

]]></Node>
<StgValue><ssdm name="or_ln28_83"/></StgValue>
</operation>

<operation id="4234" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.0241:13  %and_ln28_82 = and i1 %or_ln28_82, %or_ln28_83

]]></Node>
<StgValue><ssdm name="and_ln28_82"/></StgValue>
</operation>

<operation id="4235" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11.1.0241:14  %tmp_132 = fcmp ogt float %phi_ln28_47, %select_ln28_46

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="4236" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.0241:15  %and_ln28_83 = and i1 %and_ln28_82, %tmp_132

]]></Node>
<StgValue><ssdm name="and_ln28_83"/></StgValue>
</operation>

<operation id="4237" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11.1.0241:16  %select_ln28_47 = select i1 %and_ln28_83, float %phi_ln28_47, float %select_ln28_46

]]></Node>
<StgValue><ssdm name="select_ln28_47"/></StgValue>
</operation>

<operation id="4238" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge.11.1.0241:17  store float %select_ln28_47, float* %max_pool_1_out_11_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.11.1.0241:18  switch i4 %select_ln28_52, label %branch102 [
    i4 0, label %branch78
    i4 1, label %branch80
    i4 2, label %branch82
    i4 3, label %branch84
    i4 4, label %branch86
    i4 5, label %branch88
    i4 6, label %branch90
    i4 7, label %branch92
    i4 -8, label %branch94
    i4 -7, label %branch96
    i4 -6, label %branch98
    i4 -5, label %branch100
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.12.0.0133:0  %phi_ln28_49 = phi float [ %conv_1_out_0_25_lo, %branch52 ], [ %conv_1_out_2_25_lo, %branch54 ], [ %conv_1_out_4_25_lo, %branch56 ], [ %conv_1_out_6_25_lo, %branch58 ], [ %conv_1_out_8_25_lo, %branch60 ], [ %conv_1_out_10_25_l, %branch62 ], [ %conv_1_out_12_25_l, %branch64 ], [ %conv_1_out_14_25_l, %branch66 ], [ %conv_1_out_16_25_l, %branch68 ], [ %conv_1_out_18_25_l, %branch70 ], [ %conv_1_out_20_25_l, %branch72 ], [ %conv_1_out_22_25_l, %branch74 ], [ %conv_1_out_24_25_l, %branch76 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_49"/></StgValue>
</operation>

<operation id="4241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.0133:1  %bitcast_ln28_85 = bitcast float %phi_ln28_49 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_85"/></StgValue>
</operation>

<operation id="4242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12.0.0133:2  %tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_85, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="4243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.0133:3  %trunc_ln28_85 = trunc i32 %bitcast_ln28_85 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_85"/></StgValue>
</operation>

<operation id="4244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.0133:4  %bitcast_ln28_86 = bitcast float %select_ln28_48 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_86"/></StgValue>
</operation>

<operation id="4245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12.0.0133:5  %tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_86, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="4246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.0133:6  %trunc_ln28_86 = trunc i32 %bitcast_ln28_86 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_86"/></StgValue>
</operation>

<operation id="4247" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12.0.0133:7  %icmp_ln28_170 = icmp ne i8 %tmp_135, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_170"/></StgValue>
</operation>

<operation id="4248" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12.0.0133:8  %icmp_ln28_171 = icmp eq i23 %trunc_ln28_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_171"/></StgValue>
</operation>

<operation id="4249" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.0133:9  %or_ln28_85 = or i1 %icmp_ln28_171, %icmp_ln28_170

]]></Node>
<StgValue><ssdm name="or_ln28_85"/></StgValue>
</operation>

<operation id="4250" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12.0.0133:10  %icmp_ln28_172 = icmp ne i8 %tmp_136, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_172"/></StgValue>
</operation>

<operation id="4251" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12.0.0133:11  %icmp_ln28_173 = icmp eq i23 %trunc_ln28_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_173"/></StgValue>
</operation>

<operation id="4252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.0133:12  %or_ln28_86 = or i1 %icmp_ln28_173, %icmp_ln28_172

]]></Node>
<StgValue><ssdm name="or_ln28_86"/></StgValue>
</operation>

<operation id="4253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.0133:13  %and_ln28_85 = and i1 %or_ln28_85, %or_ln28_86

]]></Node>
<StgValue><ssdm name="and_ln28_85"/></StgValue>
</operation>

<operation id="4254" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.12.0.0133:14  %tmp_137 = fcmp ogt float %phi_ln28_49, %select_ln28_48

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="4255" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.0133:15  %and_ln28_86 = and i1 %and_ln28_85, %tmp_137

]]></Node>
<StgValue><ssdm name="and_ln28_86"/></StgValue>
</operation>

<operation id="4256" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12.0.0133:16  %select_ln28_49 = select i1 %and_ln28_86, float %phi_ln28_49, float %select_ln28_48

]]></Node>
<StgValue><ssdm name="select_ln28_49"/></StgValue>
</operation>

<operation id="4257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.12.0.0133:17  switch i4 %select_ln28_52, label %branch51 [
    i4 0, label %branch27
    i4 1, label %branch29
    i4 2, label %branch31
    i4 3, label %branch33
    i4 4, label %branch35
    i4 5, label %branch37
    i4 6, label %branch39
    i4 7, label %branch41
    i4 -8, label %branch43
    i4 -7, label %branch45
    i4 -6, label %branch47
    i4 -5, label %branch49
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
._crit_edge.12.0.180:0  %phi_ln28_50 = phi float [ %conv_1_out_1_24_lo, %branch27 ], [ %conv_1_out_3_24_lo, %branch29 ], [ %conv_1_out_5_24_lo, %branch31 ], [ %conv_1_out_7_24_lo, %branch33 ], [ %conv_1_out_9_24_lo, %branch35 ], [ %conv_1_out_11_24_l, %branch37 ], [ %conv_1_out_13_24_l, %branch39 ], [ %conv_1_out_15_24_l, %branch41 ], [ %conv_1_out_17_24_l, %branch43 ], [ %conv_1_out_19_24_l, %branch45 ], [ %conv_1_out_21_24_l, %branch47 ], [ %conv_1_out_23_24_l, %branch49 ], [ %conv_1_out_25_24_l, %branch51 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_50"/></StgValue>
</operation>

<operation id="4259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.180:1  %bitcast_ln28_87 = bitcast float %phi_ln28_50 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_87"/></StgValue>
</operation>

<operation id="4260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12.0.180:2  %tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_87, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="4261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.180:3  %trunc_ln28_87 = trunc i32 %bitcast_ln28_87 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_87"/></StgValue>
</operation>

<operation id="4262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.180:4  %bitcast_ln28_88 = bitcast float %select_ln28_49 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_88"/></StgValue>
</operation>

<operation id="4263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12.0.180:5  %tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_88, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="4264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.180:6  %trunc_ln28_88 = trunc i32 %bitcast_ln28_88 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_88"/></StgValue>
</operation>

<operation id="4265" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12.0.180:7  %icmp_ln28_174 = icmp ne i8 %tmp_138, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_174"/></StgValue>
</operation>

<operation id="4266" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12.0.180:8  %icmp_ln28_175 = icmp eq i23 %trunc_ln28_87, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_175"/></StgValue>
</operation>

<operation id="4267" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.180:9  %or_ln28_87 = or i1 %icmp_ln28_175, %icmp_ln28_174

]]></Node>
<StgValue><ssdm name="or_ln28_87"/></StgValue>
</operation>

<operation id="4268" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12.0.180:10  %icmp_ln28_176 = icmp ne i8 %tmp_139, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_176"/></StgValue>
</operation>

<operation id="4269" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12.0.180:11  %icmp_ln28_177 = icmp eq i23 %trunc_ln28_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_177"/></StgValue>
</operation>

<operation id="4270" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.180:12  %or_ln28_88 = or i1 %icmp_ln28_177, %icmp_ln28_176

]]></Node>
<StgValue><ssdm name="or_ln28_88"/></StgValue>
</operation>

<operation id="4271" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.180:13  %and_ln28_87 = and i1 %or_ln28_87, %or_ln28_88

]]></Node>
<StgValue><ssdm name="and_ln28_87"/></StgValue>
</operation>

<operation id="4272" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.12.0.180:14  %tmp_140 = fcmp ogt float %phi_ln28_50, %select_ln28_49

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="4273" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.180:15  %and_ln28_88 = and i1 %and_ln28_87, %tmp_140

]]></Node>
<StgValue><ssdm name="and_ln28_88"/></StgValue>
</operation>

<operation id="4274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12.0.180:16  %select_ln28_50 = select i1 %and_ln28_88, float %phi_ln28_50, float %select_ln28_49

]]></Node>
<StgValue><ssdm name="select_ln28_50"/></StgValue>
</operation>

<operation id="4275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
._crit_edge.12.0.180:17  switch i4 %select_ln28_52, label %branch25 [
    i4 0, label %branch1
    i4 1, label %branch3
    i4 2, label %branch5
    i4 3, label %branch7
    i4 4, label %branch9
    i4 5, label %branch11
    i4 6, label %branch13
    i4 7, label %branch15
    i4 -8, label %branch17
    i4 -7, label %branch19
    i4 -6, label %branch21
    i4 -5, label %branch23
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="4276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0">
<![CDATA[
Row_Loop_end:0  %phi_ln28_51 = phi float [ %conv_1_out_1_25_lo, %branch1 ], [ %conv_1_out_3_25_lo, %branch3 ], [ %conv_1_out_5_25_lo, %branch5 ], [ %conv_1_out_7_25_lo, %branch7 ], [ %conv_1_out_9_25_lo, %branch9 ], [ %conv_1_out_11_25_l, %branch11 ], [ %conv_1_out_13_25_l, %branch13 ], [ %conv_1_out_15_25_l, %branch15 ], [ %conv_1_out_17_25_l, %branch17 ], [ %conv_1_out_19_25_l, %branch19 ], [ %conv_1_out_21_25_l, %branch21 ], [ %conv_1_out_23_25_l, %branch23 ], [ %conv_1_out_25_25_l, %branch25 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_51"/></StgValue>
</operation>

<operation id="4277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5014" bw="32" op_0_bw="32">
<![CDATA[
Row_Loop_end:1  %bitcast_ln28_89 = bitcast float %phi_ln28_51 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_89"/></StgValue>
</operation>

<operation id="4278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5015" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Row_Loop_end:2  %tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_89, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="4279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5016" bw="23" op_0_bw="32">
<![CDATA[
Row_Loop_end:3  %trunc_ln28_89 = trunc i32 %bitcast_ln28_89 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_89"/></StgValue>
</operation>

<operation id="4280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5017" bw="32" op_0_bw="32">
<![CDATA[
Row_Loop_end:4  %bitcast_ln28_90 = bitcast float %select_ln28_50 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_90"/></StgValue>
</operation>

<operation id="4281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5018" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Row_Loop_end:5  %tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_90, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="4282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5019" bw="23" op_0_bw="32">
<![CDATA[
Row_Loop_end:6  %trunc_ln28_90 = trunc i32 %bitcast_ln28_90 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_90"/></StgValue>
</operation>

<operation id="4283" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5020" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Row_Loop_end:7  %icmp_ln28_178 = icmp ne i8 %tmp_141, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_178"/></StgValue>
</operation>

<operation id="4284" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5021" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Row_Loop_end:8  %icmp_ln28_179 = icmp eq i23 %trunc_ln28_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_179"/></StgValue>
</operation>

<operation id="4285" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_end:9  %or_ln28_89 = or i1 %icmp_ln28_179, %icmp_ln28_178

]]></Node>
<StgValue><ssdm name="or_ln28_89"/></StgValue>
</operation>

<operation id="4286" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5023" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Row_Loop_end:10  %icmp_ln28_180 = icmp ne i8 %tmp_142, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_180"/></StgValue>
</operation>

<operation id="4287" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5024" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Row_Loop_end:11  %icmp_ln28_181 = icmp eq i23 %trunc_ln28_90, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_181"/></StgValue>
</operation>

<operation id="4288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_end:12  %or_ln28_90 = or i1 %icmp_ln28_181, %icmp_ln28_180

]]></Node>
<StgValue><ssdm name="or_ln28_90"/></StgValue>
</operation>

<operation id="4289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_end:13  %and_ln28_89 = and i1 %or_ln28_89, %or_ln28_90

]]></Node>
<StgValue><ssdm name="and_ln28_89"/></StgValue>
</operation>

<operation id="4290" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5027" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Row_Loop_end:14  %tmp_143 = fcmp ogt float %phi_ln28_51, %select_ln28_50

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="4291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_end:15  %and_ln28_90 = and i1 %and_ln28_89, %tmp_143

]]></Node>
<StgValue><ssdm name="and_ln28_90"/></StgValue>
</operation>

<operation id="4292" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Row_Loop_end:16  %select_ln28_51 = select i1 %and_ln28_90, float %phi_ln28_51, float %select_ln28_50

]]></Node>
<StgValue><ssdm name="select_ln28_51"/></StgValue>
</operation>

<operation id="4293" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5030" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
Row_Loop_end:17  store float %select_ln28_51, float* %max_pool_1_out_12_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="4294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop_end:18  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_end:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="4296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
