module hazard(input logic 			StallF, StallD,
				  input logic 			ForwardAD, ForwardBD, FlushE,
				  input logic [1:0] 	ForwardAE, ForwardBE,
				  output logic 		BranchD,
				  output logic 		RsD, RtD, RsE, RtE,
				  output logic [4:0] WriteRegE,
				  output logic 		MemtoRegE, RegWriteE,
				  output logic [4:0] WriteRegM,
				  output logic 		MemtoRegM, RegWriteM,
				  output logic [4:0] WriteRegW,
				  output logic 		RegWriteW);