#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Wed Jan 13 18:12:50 2016
# Process ID: 3488
# Log file: D:/Embedded Projects/P01/BasicGates/planAhead_run_1/planAhead.log
# Journal file: D:/Embedded Projects/P01/BasicGates/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Embedded Projects/P01/BasicGates/pa.fromNetlist.tcl}
# create_project -name BasicGates -dir "D:/Embedded Projects/P01/BasicGates/planAhead_run_1" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Embedded Projects/P01/BasicGates/BasicGates.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Embedded Projects/P01/BasicGates} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "BasicGates.ucf" [current_fileset -constrset]
Adding file 'D:/Embedded Projects/P01/BasicGates/BasicGates.ucf' to fileset 'constrs_1'
# add_files [list {BasicGates.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design BasicGates.ngc ...
WARNING:NetListWriters:298 - No output is written to BasicGates.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file BasicGates.edif ...
ngc2edif: Total memory usage is 81444 kilobytes

Parsing EDIF File [./planAhead_run_1/BasicGates.data/cache/BasicGates_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/BasicGates.data/cache/BasicGates_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Embedded Projects/P01/BasicGates/BasicGates.ucf]
Finished Parsing UCF File [D:/Embedded Projects/P01/BasicGates/BasicGates.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 72e8a904
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 582.926 ; gain = 201.598
startgroup
set_property package_pin T10 [get_ports A]
endgroup
startgroup
set_property package_pin T9 [get_ports B]
endgroup
startgroup
set_property package_pin U16 [get_ports Y]
endgroup
startgroup
set_property package_pin T10 [get_ports A]
endgroup
startgroup
set_property package_pin T9 [get_ports B]
endgroup
startgroup
set_property package_pin U16 [get_ports Y]
endgroup
startgroup
set_property package_pin U16 [get_ports Y]
endgroup
startgroup
set_property package_pin T9 [get_ports B]
endgroup
startgroup
set_property package_pin U16 [get_ports Y]
endgroup
set_property iostandard LVCMOS25 [get_ports [list A]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Embedded Projects/P01/BasicGates\planAhead_pid3488.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jan 13 18:19:51 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
