17:58
"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "UFO_syn.prj" -log "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/tony/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/tony/lscc/iCEcube2.2020.12/synpbase
Hostname:    tony-UFODev
Date:        Fri Apr 16 17:58:39 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch UFO_syn.prj
ProductType: synplify_pro





log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr"
Running: UFO_Implmnt in foreground

Running UFO_syn|UFO_Implmnt

Running: compile (Compile) on UFO_syn|UFO_Implmnt
# Fri Apr 16 17:58:39 2021

Running: compile_flow (Compile Process) on UFO_syn|UFO_Implmnt
# Fri Apr 16 17:58:39 2021

Running: compiler (Compile Input) on UFO_syn|UFO_Implmnt
# Fri Apr 16 17:58:39 2021
compiler exited with errors
Job failed on: UFO_syn|UFO_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synlog/UFO_compiler.srr"
# Fri Apr 16 17:58:39 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on UFO_syn|UFO_Implmnt
Complete: Compile on UFO_syn|UFO_Implmnt
Complete: Logic Synthesis on UFO_syn|UFO_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/tony/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: tony-UFODev

# Fri Apr 16 17:58:39 2021

#Implementation: UFO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :tony-UFODev
@N: CD720 :"/home/tony/lscc/iCEcube2.2020.12/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":4:7:4:10|Top entity is set to test.
@E: CD126 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:2:7:2|Expecting identifier
@E: CD632 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":19:17:19:17|duplicate entity name test
@E: CD255 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":28:15:28:15|No identifier "clk" in scope
3 errors parsing file /home/tony/Projects/UFO/HW/Electronics/FW/test.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 17:58:39 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 17:58:39 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "UFO_syn.prj" -log "UFO_Implmnt/UFO.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/tony/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/tony/lscc/iCEcube2.2020.12/synpbase
Hostname:    tony-UFODev
Date:        Fri Apr 16 18:00:38 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch UFO_syn.prj
ProductType: synplify_pro





log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr"
Running: UFO_Implmnt in foreground

Running UFO_syn|UFO_Implmnt

Running: compile (Compile) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:00:38 2021

Running: compile_flow (Compile Process) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:00:38 2021

Running: compiler (Compile Input) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:00:38 2021
compiler exited with errors
Job failed on: UFO_syn|UFO_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synlog/UFO_compiler.srr"
# Fri Apr 16 18:00:38 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on UFO_syn|UFO_Implmnt
Complete: Compile on UFO_syn|UFO_Implmnt
Complete: Logic Synthesis on UFO_syn|UFO_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of UFO_Implmnt/UFO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/tony/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: tony-UFODev

# Fri Apr 16 18:00:38 2021

#Implementation: UFO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :tony-UFODev
@N: CD720 :"/home/tony/lscc/iCEcube2.2020.12/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":4:7:4:10|Top entity is set to test.
@E: CD251 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":28:18:28:18|The comparison operator in VHDL is a single '='
@E: CD184 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":36:7:36:8|target led0 of assignment is not writeable
2 errors parsing file /home/tony/Projects/UFO/HW/Electronics/FW/test.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:00:38 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:00:38 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "UFO_syn.prj" -log "UFO_Implmnt/UFO.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/tony/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/tony/lscc/iCEcube2.2020.12/synpbase
Hostname:    tony-UFODev
Date:        Fri Apr 16 18:01:05 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch UFO_syn.prj
ProductType: synplify_pro





log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr"
Running: UFO_Implmnt in foreground

Running UFO_syn|UFO_Implmnt

Running: compile (Compile) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:01:05 2021

Running: compile_flow (Compile Process) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:01:05 2021

Running: compiler (Compile Input) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:01:05 2021
compiler exited with errors
Job failed on: UFO_syn|UFO_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synlog/UFO_compiler.srr"
# Fri Apr 16 18:01:05 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on UFO_syn|UFO_Implmnt
Complete: Compile on UFO_syn|UFO_Implmnt
Complete: Logic Synthesis on UFO_syn|UFO_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of UFO_Implmnt/UFO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/tony/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: tony-UFODev

# Fri Apr 16 18:01:05 2021

#Implementation: UFO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :tony-UFODev
@N: CD720 :"/home/tony/lscc/iCEcube2.2020.12/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":4:7:4:10|Top entity is set to test.
@E: CD184 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":37:7:37:8|target led0 of assignment is not writeable
1 error parsing file /home/tony/Projects/UFO/HW/Electronics/FW/test.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:01:05 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:01:05 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "UFO_syn.prj" -log "UFO_Implmnt/UFO.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/tony/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/tony/lscc/iCEcube2.2020.12/synpbase
Hostname:    tony-UFODev
Date:        Fri Apr 16 18:01:29 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch UFO_syn.prj
ProductType: synplify_pro





log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr"
Running: UFO_Implmnt in foreground

Running UFO_syn|UFO_Implmnt

Running: compile (Compile) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:01:29 2021

Running: compile_flow (Compile Process) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:01:29 2021

Running: compiler (Compile Input) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:01:29 2021
compiler exited with errors
Job failed on: UFO_syn|UFO_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synlog/UFO_compiler.srr"
# Fri Apr 16 18:01:29 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on UFO_syn|UFO_Implmnt
Complete: Compile on UFO_syn|UFO_Implmnt
Complete: Logic Synthesis on UFO_syn|UFO_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of UFO_Implmnt/UFO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/tony/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: tony-UFODev

# Fri Apr 16 18:01:29 2021

#Implementation: UFO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :tony-UFODev
@N: CD720 :"/home/tony/lscc/iCEcube2.2020.12/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":4:7:4:10|Top entity is set to test.
VHDL syntax check successful!
@N: CD630 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":4:7:4:10|Synthesizing work.test.behv.
@E: CD395 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":21:53:21:76|Constant width 22 does not match context width 23
Synthesis failed
1 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:01:29 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:01:29 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "UFO_syn.prj" -log "UFO_Implmnt/UFO.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/tony/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/tony/lscc/iCEcube2.2020.12/synpbase
Hostname:    tony-UFODev
Date:        Fri Apr 16 18:02:11 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch UFO_syn.prj
ProductType: synplify_pro





log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr"
Running: UFO_Implmnt in foreground

Running UFO_syn|UFO_Implmnt

Running: compile (Compile) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:11 2021

Running: compile_flow (Compile Process) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:11 2021

Running: compiler (Compile Input) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:11 2021
compiler exited with errors
Job failed on: UFO_syn|UFO_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synlog/UFO_compiler.srr"
# Fri Apr 16 18:02:11 2021

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on UFO_syn|UFO_Implmnt
Complete: Compile on UFO_syn|UFO_Implmnt
Complete: Logic Synthesis on UFO_syn|UFO_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of UFO_Implmnt/UFO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/tony/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: tony-UFODev

# Fri Apr 16 18:02:11 2021

#Implementation: UFO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :tony-UFODev
@N: CD720 :"/home/tony/lscc/iCEcube2.2020.12/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":4:7:4:10|Top entity is set to test.
VHDL syntax check successful!
@N: CD630 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":4:7:4:10|Synthesizing work.test.behv.
@E: CD371 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:19:30:27|No matching overload for "+"
@E: CD371 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":32:19:32:27|No matching overload for "+"
?"+"(signal:count, 1)
@E: CD308 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:19:30:27|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:02:11 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:02:11 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "UFO_syn.prj" -log "UFO_Implmnt/UFO.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/tony/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/tony/lscc/iCEcube2.2020.12/synpbase
Hostname:    tony-UFODev
Date:        Fri Apr 16 18:02:29 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch UFO_syn.prj
ProductType: synplify_pro





log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr"
Running: UFO_Implmnt in foreground

Running UFO_syn|UFO_Implmnt

Running: compile (Compile) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:29 2021

Running: compile_flow (Compile Process) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:29 2021

Running: compiler (Compile Input) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:29 2021
Copied /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_comp.srs to /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srs

compiler completed
# Fri Apr 16 18:02:31 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:31 2021

multi_srs_gen completed
# Fri Apr 16 18:02:31 2021

Return Code: 0
Run Time:00h:00m:00s
Copied /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_mult.srs to /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srs
Complete: Compile Process on UFO_syn|UFO_Implmnt

Running: premap (Pre-mapping) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:31 2021

premap completed with warnings
# Fri Apr 16 18:02:32 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on UFO_syn|UFO_Implmnt

Running: map (Map) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:32 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:02:32 2021
Copied /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_m.srm to /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srm

fpga_mapper completed with warnings
# Fri Apr 16 18:02:33 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on UFO_syn|UFO_Implmnt
Complete: Logic Synthesis on UFO_syn|UFO_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of UFO_Implmnt/UFO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/tony/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: tony-UFODev

# Fri Apr 16 18:02:29 2021

#Implementation: UFO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :tony-UFODev
@N: CD720 :"/home/tony/lscc/iCEcube2.2020.12/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Top entity is set to test.
VHDL syntax check successful!
@N: CD630 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Synthesizing work.test.behv.
Post processing for work.test.behv

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 16 18:02:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Selected library: work cell: test view behv as top level
@N: NF107 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Selected library: work cell: test view behv as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 16 18:02:30 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 16 18:02:30 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Selected library: work cell: test view behv as top level
@N: NF107 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Selected library: work cell: test view behv as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 16 18:02:31 2021

###########################################################]
Pre-mapping Report

# Fri Apr 16 18:02:31 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO_scck.rpt 
Printing clock  summary report in "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
test|clk     214.6 MHz     4.660         inferred     Autoconstr_clkgroup_0     23   
=====================================================================================

@W: MT529 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|Found inferred clock test|clk which controls 23 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:02:32 2021

###########################################################]
Map & Optimize Report

# Fri Apr 16 18:02:32 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|User-specified initial value defined for instance count[21:0] is being ignored. 
@W: FX1039 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|User-specified initial value defined for instance toggle is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO231 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|Found counter in view:work.test(behv) instance count[21:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  29 /        23
   2		0h:00m:00s		    -2.05ns		  29 /        23
   3		0h:00m:00s		    -0.65ns		  29 /        23

   4		0h:00m:00s		    -0.65ns		  29 /        23


   5		0h:00m:00s		    -0.65ns		  29 /        23
@N: FX1016 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":9:4:9:6|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               23         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock test|clk with period 6.60ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 16 18:02:33 2021
#


Top view:               test
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
test|clk           151.4 MHz     128.7 MHz     6.604         7.770         -1.165     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
test|clk  test|clk  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test|clk
====================================



Starting Points with Worst Slack
********************************

              Starting                                       Arrival           
Instance      Reference     Type       Pin     Net           Time        Slack 
              Clock                                                            
-------------------------------------------------------------------------------
count[2]      test|clk      SB_DFF     Q       count[2]      0.540       -1.165
count[3]      test|clk      SB_DFF     Q       count[3]      0.540       -1.116
count[4]      test|clk      SB_DFF     Q       count[4]      0.540       -1.095
count[6]      test|clk      SB_DFF     Q       count[6]      0.540       -1.095
count[7]      test|clk      SB_DFF     Q       count[7]      0.540       -1.046
count[5]      test|clk      SB_DFF     Q       count[5]      0.540       -1.032
count[10]     test|clk      SB_DFF     Q       count[10]     0.540       -1.032
count[8]      test|clk      SB_DFF     Q       count[8]      0.540       -1.025
count[11]     test|clk      SB_DFF     Q       count[11]     0.540       -0.983
count[0]      test|clk      SB_DFF     Q       count[0]      0.540       -0.969
===============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
toggle        test|clk      SB_DFF     D       toggle          6.499        -1.165
count[21]     test|clk      SB_DFF     D       count_s[21]     6.499        -0.145
count[20]     test|clk      SB_DFF     D       count_s[20]     6.499        -0.005
count[19]     test|clk      SB_DFF     D       count_s[19]     6.499        0.135 
count[18]     test|clk      SB_DFF     D       count_s[18]     6.499        0.275 
count[17]     test|clk      SB_DFF     D       count_s[17]     6.499        0.416 
count[16]     test|clk      SB_DFF     D       count_s[16]     6.499        0.556 
count[15]     test|clk      SB_DFF     D       count_s[15]     6.499        0.696 
count[14]     test|clk      SB_DFF     D       count_s[14]     6.499        0.836 
count[13]     test|clk      SB_DFF     D       count_s[13]     6.499        0.976 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          count[2] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[2]              SB_DFF      Q        Out     0.540     0.540       -         
count[2]              Net         -        -       1.599     -           3         
toggle_RNO_3          SB_LUT4     I0       In      -         2.139       -         
toggle_RNO_3          SB_LUT4     O        Out     0.449     2.588       -         
op_eq\.toggle3_13     Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I0       In      -         3.959       -         
toggle_RNO_1          SB_LUT4     O        Out     0.449     4.408       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.779       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.157       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.664       -         
===================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.116

    Number of logic level(s):                3
    Starting point:                          count[3] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[3]              SB_DFF      Q        Out     0.540     0.540       -         
count[3]              Net         -        -       1.599     -           3         
toggle_RNO_3          SB_LUT4     I1       In      -         2.139       -         
toggle_RNO_3          SB_LUT4     O        Out     0.400     2.539       -         
op_eq\.toggle3_13     Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I0       In      -         3.910       -         
toggle_RNO_1          SB_LUT4     O        Out     0.449     4.359       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.730       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.108       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.615       -         
===================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          count[4] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[4]              SB_DFF      Q        Out     0.540     0.540       -         
count[4]              Net         -        -       1.599     -           3         
toggle_RNO_3          SB_LUT4     I2       In      -         2.139       -         
toggle_RNO_3          SB_LUT4     O        Out     0.379     2.518       -         
op_eq\.toggle3_13     Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I0       In      -         3.889       -         
toggle_RNO_1          SB_LUT4     O        Out     0.449     4.338       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.708       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.087       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.594       -         
===================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          count[6] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[6]              SB_DFF      Q        Out     0.540     0.540       -         
count[6]              Net         -        -       1.599     -           3         
toggle_RNO_4          SB_LUT4     I0       In      -         2.139       -         
toggle_RNO_4          SB_LUT4     O        Out     0.449     2.588       -         
toggle_RNO_4          Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I2       In      -         3.959       -         
toggle_RNO_1          SB_LUT4     O        Out     0.379     4.338       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.708       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.087       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.594       -         
===================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.046

    Number of logic level(s):                3
    Starting point:                          count[7] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[7]              SB_DFF      Q        Out     0.540     0.540       -         
count[7]              Net         -        -       1.599     -           3         
toggle_RNO_4          SB_LUT4     I1       In      -         2.139       -         
toggle_RNO_4          SB_LUT4     O        Out     0.400     2.539       -         
toggle_RNO_4          Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I2       In      -         3.910       -         
toggle_RNO_1          SB_LUT4     O        Out     0.379     4.288       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.659       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.038       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.545       -         
===================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for test 

Mapping to part: ice40hx8kct256
Cell usage:
SB_CARRY        21 uses
SB_DFF          23 uses
SB_LUT4         30 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   test|clk: 1

@S |Mapping Summary:
Total  LUTs: 30 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 30 = 30 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:02:33 2021

###########################################################]


Synthesis exit by 0.
Current Implementation UFO_Implmnt its sbt path: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.edf " "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist" "-pBG121" "-y/home/tony/Projects/UFO/HW/Electronics/FW/pins.pcf " "-s/home/tony/Projects/UFO/HW/Electronics/FW/clk.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.edf...
Parsing constraint file: /home/tony/Projects/UFO/HW/Electronics/FW/pins.pcf...
Warning: pin clk_50mhz doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/tony/Projects/UFO/HW/Electronics/FW/pins.pcf
parse file /home/tony/Projects/UFO/HW/Electronics/FW/pins.pcf error. But they are ignored
start to read sdc/scf file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.scf
sdc_reader OK /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.scf
start to read sdc/scf file /home/tony/Projects/UFO/HW/Electronics/FW/clk.sdc
sdc_reader OK /home/tony/Projects/UFO/HW/Electronics/FW/clk.sdc
/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Stored edif netlist at /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test...
Warning: Unable to find port "clk_50mhz" in the design.Following line is ignored:(in the file /home/tony/Projects/UFO/HW/Electronics/FW/clk.sdc)
    create_clock  -period 20.000000 -name {clk_50mhz} [get_ports {clk_50mhz}]

write Timing Constraint to /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer" --device-file "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc"
starting placerrunning placerExecuting : /home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test --outdir /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer --device-file /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
I2004: Option and Settings Summary
=============================================================
Device file          - /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev
Package              - BG121
Design database      - /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test
SDC file             - /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer
Timing library       - /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test/BFPGA_DESIGN_ep
I2065: Reading device file : /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/93
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.8 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/93
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test|clk | Frequency: 198.06 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.5 sec.

placer succeed.
starting IPExporterrunning IPExporter/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
IPExporter succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --package BG121 --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc" --dst_sdc_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
initializing finish
Total HPWL cost is 69
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --package BG121 --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer" --translator "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc" --dst_sdc_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
initializing finish
Total HPWL cost is 69
used logic cells: 30
Translating sdc file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc...
Translated sdc file is /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc" --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/router" --sdf_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc --outdir /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/router --sdf_file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design test
/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 53 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324732K
router succeed.

"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.v" --vhdl "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.vhd" --lib "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --view rt --device "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc" --out-sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/netlister/test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Generating Verilog & VHDL netlist files ...
Writing /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.v
Writing /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --lib-file "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/netlister/test_sbt.sdc" --sdf-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.sdf" --report-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/timer/test_timing.rpt" --device-file "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test --lib-file /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/netlister/test_sbt.sdc --sdf-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.sdf --report-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/timer/test_timing.rpt --device-file /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --design "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --device_name iCE40HX8K --package BG121 --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "UFO_syn.prj" -log "UFO_Implmnt/UFO.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/tony/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/tony/lscc/iCEcube2.2020.12/synpbase
Hostname:    tony-UFODev
Date:        Fri Apr 16 18:06:59 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch UFO_syn.prj
ProductType: synplify_pro





log file: "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srr"
Running: UFO_Implmnt in foreground

Running UFO_syn|UFO_Implmnt

Running: compile (Compile) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:06:59 2021

Running: compile_flow (Compile Process) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:06:59 2021

Running: compiler (Compile Input) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:06:59 2021
Copied /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_comp.srs to /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srs

compiler completed
# Fri Apr 16 18:07:01 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:07:01 2021

multi_srs_gen completed
# Fri Apr 16 18:07:01 2021

Return Code: 0
Run Time:00h:00m:00s
Copied /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_mult.srs to /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srs
Complete: Compile Process on UFO_syn|UFO_Implmnt

Running: premap (Pre-mapping) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:07:01 2021

premap completed with warnings
# Fri Apr 16 18:07:01 2021

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on UFO_syn|UFO_Implmnt

Running: map (Map) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:07:01 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on UFO_syn|UFO_Implmnt
# Fri Apr 16 18:07:01 2021
Copied /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_m.srm to /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.srm

fpga_mapper completed with warnings
# Fri Apr 16 18:07:02 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on UFO_syn|UFO_Implmnt
Complete: Logic Synthesis on UFO_syn|UFO_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of UFO_Implmnt/UFO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/tony/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: tony-UFODev

# Fri Apr 16 18:06:59 2021

#Implementation: UFO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :tony-UFODev
@N: CD720 :"/home/tony/lscc/iCEcube2.2020.12/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Top entity is set to test.
File /home/tony/lscc/iCEcube2.2020.12/synpbase/lib/vhd/signed.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Synthesizing work.test.behv.
Post processing for work.test.behv

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 16 18:06:59 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Selected library: work cell: test view behv as top level
@N: NF107 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Selected library: work cell: test view behv as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 16 18:07:00 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 16 18:07:00 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_comp.srs changed - recompiling
@N: NF107 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Selected library: work cell: test view behv as top level
@N: NF107 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":7:7:7:10|Selected library: work cell: test view behv as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 16 18:07:01 2021

###########################################################]
Pre-mapping Report

# Fri Apr 16 18:07:01 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO_scck.rpt 
Printing clock  summary report in "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
test|clk     214.6 MHz     4.660         inferred     Autoconstr_clkgroup_0     23   
=====================================================================================

@W: MT529 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|Found inferred clock test|clk which controls 23 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:07:01 2021

###########################################################]
Map & Optimize Report

# Fri Apr 16 18:07:01 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|User-specified initial value defined for instance count[21:0] is being ignored. 
@W: FX1039 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|User-specified initial value defined for instance toggle is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO231 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|Found counter in view:work.test(behv) instance count[21:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  29 /        23
   2		0h:00m:00s		    -2.05ns		  29 /        23
   3		0h:00m:00s		    -0.65ns		  29 /        23

   4		0h:00m:00s		    -0.65ns		  29 /        23


   5		0h:00m:00s		    -0.65ns		  29 /        23
@N: FX1016 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":9:4:9:6|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               23         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/synwork/UFO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock test|clk with period 6.60ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 16 18:07:02 2021
#


Top view:               test
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
test|clk           151.4 MHz     128.7 MHz     6.604         7.770         -1.165     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
test|clk  test|clk  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test|clk
====================================



Starting Points with Worst Slack
********************************

              Starting                                       Arrival           
Instance      Reference     Type       Pin     Net           Time        Slack 
              Clock                                                            
-------------------------------------------------------------------------------
count[2]      test|clk      SB_DFF     Q       count[2]      0.540       -1.165
count[3]      test|clk      SB_DFF     Q       count[3]      0.540       -1.116
count[4]      test|clk      SB_DFF     Q       count[4]      0.540       -1.095
count[6]      test|clk      SB_DFF     Q       count[6]      0.540       -1.095
count[7]      test|clk      SB_DFF     Q       count[7]      0.540       -1.046
count[5]      test|clk      SB_DFF     Q       count[5]      0.540       -1.032
count[10]     test|clk      SB_DFF     Q       count[10]     0.540       -1.032
count[8]      test|clk      SB_DFF     Q       count[8]      0.540       -1.025
count[11]     test|clk      SB_DFF     Q       count[11]     0.540       -0.983
count[0]      test|clk      SB_DFF     Q       count[0]      0.540       -0.969
===============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
toggle        test|clk      SB_DFF     D       toggle          6.499        -1.165
count[21]     test|clk      SB_DFF     D       count_s[21]     6.499        -0.145
count[20]     test|clk      SB_DFF     D       count_s[20]     6.499        -0.005
count[19]     test|clk      SB_DFF     D       count_s[19]     6.499        0.135 
count[18]     test|clk      SB_DFF     D       count_s[18]     6.499        0.275 
count[17]     test|clk      SB_DFF     D       count_s[17]     6.499        0.416 
count[16]     test|clk      SB_DFF     D       count_s[16]     6.499        0.556 
count[15]     test|clk      SB_DFF     D       count_s[15]     6.499        0.696 
count[14]     test|clk      SB_DFF     D       count_s[14]     6.499        0.836 
count[13]     test|clk      SB_DFF     D       count_s[13]     6.499        0.976 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          count[2] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[2]              SB_DFF      Q        Out     0.540     0.540       -         
count[2]              Net         -        -       1.599     -           3         
toggle_RNO_3          SB_LUT4     I0       In      -         2.139       -         
toggle_RNO_3          SB_LUT4     O        Out     0.449     2.588       -         
op_eq\.toggle3_13     Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I0       In      -         3.959       -         
toggle_RNO_1          SB_LUT4     O        Out     0.449     4.408       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.779       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.157       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.664       -         
===================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.116

    Number of logic level(s):                3
    Starting point:                          count[3] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[3]              SB_DFF      Q        Out     0.540     0.540       -         
count[3]              Net         -        -       1.599     -           3         
toggle_RNO_3          SB_LUT4     I1       In      -         2.139       -         
toggle_RNO_3          SB_LUT4     O        Out     0.400     2.539       -         
op_eq\.toggle3_13     Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I0       In      -         3.910       -         
toggle_RNO_1          SB_LUT4     O        Out     0.449     4.359       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.730       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.108       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.615       -         
===================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          count[4] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[4]              SB_DFF      Q        Out     0.540     0.540       -         
count[4]              Net         -        -       1.599     -           3         
toggle_RNO_3          SB_LUT4     I2       In      -         2.139       -         
toggle_RNO_3          SB_LUT4     O        Out     0.379     2.518       -         
op_eq\.toggle3_13     Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I0       In      -         3.889       -         
toggle_RNO_1          SB_LUT4     O        Out     0.449     4.338       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.708       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.087       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.594       -         
===================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          count[6] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[6]              SB_DFF      Q        Out     0.540     0.540       -         
count[6]              Net         -        -       1.599     -           3         
toggle_RNO_4          SB_LUT4     I0       In      -         2.139       -         
toggle_RNO_4          SB_LUT4     O        Out     0.449     2.588       -         
toggle_RNO_4          Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I2       In      -         3.959       -         
toggle_RNO_1          SB_LUT4     O        Out     0.379     4.338       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.708       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.087       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.594       -         
===================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.046

    Number of logic level(s):                3
    Starting point:                          count[7] / Q
    Ending point:                            toggle / D
    The start point is clocked by            test|clk [rising] on pin C
    The end   point is clocked by            test|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[7]              SB_DFF      Q        Out     0.540     0.540       -         
count[7]              Net         -        -       1.599     -           3         
toggle_RNO_4          SB_LUT4     I1       In      -         2.139       -         
toggle_RNO_4          SB_LUT4     O        Out     0.400     2.539       -         
toggle_RNO_4          Net         -        -       1.371     -           1         
toggle_RNO_1          SB_LUT4     I2       In      -         3.910       -         
toggle_RNO_1          SB_LUT4     O        Out     0.379     4.288       -         
op_eq\.toggle3_17     Net         -        -       1.371     -           1         
toggle_RNO            SB_LUT4     I2       In      -         5.659       -         
toggle_RNO            SB_LUT4     O        Out     0.379     6.038       -         
toggle                Net         -        -       1.507     -           1         
toggle                SB_DFF      D        In      -         7.545       -         
===================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for test 

Mapping to part: ice40hx8kct256
Cell usage:
SB_CARRY        21 uses
SB_DFF          23 uses
SB_LUT4         30 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   test|clk: 1

@S |Mapping Summary:
Total  LUTs: 30 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 30 = 30 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 16 18:07:02 2021

###########################################################]


Synthesis exit by 0.
Current Implementation UFO_Implmnt its sbt path: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.edf " "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist" "-pBG121" "-y/home/tony/Projects/UFO/HW/Electronics/FW/pins.pcf " "-s/home/tony/Projects/UFO/HW/Electronics/FW/clk.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.edf...
Parsing constraint file: /home/tony/Projects/UFO/HW/Electronics/FW/pins.pcf...
start to read sdc/scf file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.scf
sdc_reader OK /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/UFO.scf
start to read sdc/scf file /home/tony/Projects/UFO/HW/Electronics/FW/clk.sdc
sdc_reader OK /home/tony/Projects/UFO/HW/Electronics/FW/clk.sdc
/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Stored edif netlist at /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test...

write Timing Constraint to /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer" --device-file "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc"
starting placerrunning placerExecuting : /home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test --outdir /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer --device-file /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
I2004: Option and Settings Summary
=============================================================
Device file          - /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev
Package              - BG121
Design database      - /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test
SDC file             - /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer
Timing library       - /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test/BFPGA_DESIGN_ep
I2065: Reading device file : /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/93
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.7 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/93
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: clk | Frequency: 198.06 MHz | Target: 50.00 MHz
Clock: test|clk | Frequency: N/A | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.3 sec.

placer succeed.
starting IPExporterrunning IPExporter/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
IPExporter succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --package BG121 --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc" --dst_sdc_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
initializing finish
Total HPWL cost is 42
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --package BG121 --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer" --translator "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc" --dst_sdc_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
initializing finish
Total HPWL cost is 42
used logic cells: 30
Translating sdc file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/placer/test_pl.sdc...
Translated sdc file is /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib" "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc" --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/router" --sdf_file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc --outdir /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/router --sdf_file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design test
/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 53 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324768K
router succeed.

"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.v" --vhdl "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.vhd" --lib "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --view rt --device "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/packer/test_pk.sdc" --out-sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/netlister/test_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlist/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Generating Verilog & VHDL netlist files ...
Writing /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.v
Writing /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --lib-file "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/netlister/test_sbt.sdc" --sdf-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.sdf" --report-file "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/timer/test_timing.rpt" --device-file "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test --lib-file /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/netlister/test_sbt.sdc --sdf-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/simulation_netlist/test_sbt.sdf --report-file /home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/timer/test_timing.rpt --device-file /home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/tony/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --design "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/netlist/oadb-test" --device_name iCE40HX8K --package BG121 --outdir "/home/tony/Projects/UFO/HW/Electronics/FW/UFO/UFO_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

/home/tony/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/oaFSLockD: error while loading shared libraries: libelf.so.1: cannot open shared object file: No such file or directory
Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
