RCSTM8 COMPILER V2.26.09.317,  STM8S_TIM3         02/16/10  16:42:21

QCW(0x009638A0)

RCSTM8 COMPILER V2.26.09.317, COMPILATION OF MODULE STM8S_TIM3
OBJECT MODULE PLACED IN Debug\stm8s_tim3.o
COMPILER INVOKED BY: OBJECT(Debug\stm8s_tim3.o) PIN(C:\Program Files\Raisonance\Ride\inc\ST7) PIN(C:\Program Files\Raisonance\Ride\inc) WRV(0) STM8(SMALL) DEBUG DGC(page0) AUTO OT(0) PR(Debug\stm8s_tim3.lst) CD CO SB LAOB PIN(..\..\includes) PIN(..\..\..\..\libraries\stm8s_stdperiph_driver\inc) 

stmt level    source
   1          /**
   2            ******************************************************************************
   3            * @file stm8s_tim3.c
   4            * @brief This file contains all the functions for the TIM3 peripheral.
   5            * @author STMicroelectronics - MCD Application Team
   6            * @version V1.1.1
   7            * @date 06/05/2009
   8            ******************************************************************************
   9            *
  10            * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  11            * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  12            * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  13            * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  14            * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  15            * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  16            *
  17            * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  18            * @image html logo.bmp
  19            ******************************************************************************
  20            */
  21          
  22          /* Includes ------------------------------------------------------------------*/
  23          #include "stm8s_tim3.h"
  24          
  25          /* Private typedef -----------------------------------------------------------*/
  26          /* Private define ------------------------------------------------------------*/
  27          /* Private macro -------------------------------------------------------------*/
  28          /* Private variables ---------------------------------------------------------*/
  29          /* Private function prototypes -----------------------------------------------*/
  30          static void TI1_Config(u8 TIM3_ICPolarity, u8 TIM3_ICSelection, u8 TIM3_ICFilter);
  31          static void TI2_Config(u8 TIM3_ICPolarity, u8 TIM3_ICSelection, u8 TIM3_ICFilter);
  32          /**
  33            * @addtogroup TIM3_Public_Functions
  34            * @{
  35            */
  36          
  37          /**
  38            * @brief Deinitializes the TIM3 peripheral registers to their default reset values.
  39            * @param[in] :
  40            * None
  41            * @retval None
  42            */
  43          void TIM3_DeInit(void)
  44          {
  45   1      
  46   1          TIM3->CR1 = (u8)TIM3_CR1_RESET_VALUE;
  47   1          TIM3->IER = (u8)TIM3_IER_RESET_VALUE;
  48   1          TIM3->SR2 = (u8)TIM3_SR2_RESET_VALUE;
  49   1      
  50   1          /* Disable channels */
  51   1          TIM3->CCER1 = (u8)TIM3_CCER1_RESET_VALUE;
  52   1      
  53   1          /* Then reset channel registers: it also works if lock level is equal to 2 or 3 */
  54   1          TIM3->CCER1 = (u8)TIM3_CCER1_RESET_VALUE;
  55   1          TIM3->CCMR1 = (u8)TIM3_CCMR1_RESET_VALUE;
  56   1          TIM3->CCMR2 = (u8)TIM3_CCMR2_RESET_VALUE;
  57   1          TIM3->CNTRH = (u8)TIM3_CNTRH_RESET_VALUE;
  58   1          TIM3->CNTRL = (u8)TIM3_CNTRL_RESET_VALUE;
  59   1          TIM3->PSCR = (u8)TIM3_PSCR_RESET_VALUE;
  60   1          TIM3->ARRH  = (u8)TIM3_ARRH_RESET_VALUE;
  61   1          TIM3->ARRL  = (u8)TIM3_ARRL_RESET_VALUE;
  62   1          TIM3->CCR1H = (u8)TIM3_CCR1H_RESET_VALUE;
  63   1          TIM3->CCR1L = (u8)TIM3_CCR1L_RESET_VALUE;
  64   1          TIM3->CCR2H = (u8)TIM3_CCR2H_RESET_VALUE;
  65   1          TIM3->CCR2L = (u8)TIM3_CCR2L_RESET_VALUE;
  66   1          TIM3->SR1 = (u8)TIM3_SR1_RESET_VALUE;
  67   1      }
  68          
  69          
  70          /**
  71            * @brief Initializes the TIM3 Time Base Unit according to the specified parameters.
  72            * @param[in]  TIM3_Prescaler specifies the Prescaler from TIM3_Prescaler_TypeDef.
  73            * @param[in]  TIM3_Period specifies the Period value.
  74            * @retval None
  75            */
  76          void TIM3_TimeBaseInit( TIM3_Prescaler_TypeDef TIM3_Prescaler,
  77                                  u16 TIM3_Period)
  78          {
  79   1          /* Set the Prescaler value */
  80   1          TIM3->PSCR = (u8)(TIM3_Prescaler);
  81   1          /* Set the Autoreload value */
  82   1          TIM3->ARRH = (u8)(TIM3_Period >> 8);
  83   1          TIM3->ARRL = (u8)(TIM3_Period);
  84   1      }
  85          
  86          /**
  87            * @brief Initializes the TIM3 Channel1 according to the specified parameters.
  88            * @param[in] TIM3_OCMode specifies the Output Compare mode  from @ref TIM3_OCMode_TypeDef.
  89            * @param[in] TIM3_OutputState specifies the Output State  from @ref TIM3_OutputState_TypeDef.
  90            * @param[in] TIM3_Pulse specifies the Pulse width  value.
  91            * @param[in] TIM3_OCPolarity specifies the Output Compare Polarity  from @ref TIM3_OCPolarity_TypeDef.
  92            * @retval None
  93            */
  94          void TIM3_OC1Init(TIM3_OCMode_TypeDef TIM3_OCMode,
  95                            TIM3_OutputState_TypeDef TIM3_OutputState,
  96                            u16 TIM3_Pulse,
  97                            TIM3_OCPolarity_TypeDef TIM3_OCPolarity)
  98          {
  99   1          /* Check the parameters */
 100   1          assert_param(IS_TIM3_OC_MODE_OK(TIM3_OCMode));
 101   1          assert_param(IS_TIM3_OUTPUT_STATE_OK(TIM3_OutputState));
 102   1          assert_param(IS_TIM3_OC_POLARITY_OK(TIM3_OCPolarity));
 103   1      
 104   1          /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , the Output Polarity */
 105   1          TIM3->CCER1 &= (u8)(~( TIM3_CCER1_CC1E | TIM3_CCER1_CC1P));
 106   1          /* Set the Output State &  Set the Output Polarity  */
 107   1          TIM3->CCER1 |= (u8)((TIM3_OutputState  & TIM3_CCER1_CC1E   ) | (TIM3_OCPolarity   & TIM3_CCER1_CC1P   ));
 108   1      
 109   1          /* Reset the Output Compare Bits & Set the Output Compare Mode */
 110   1          TIM3->CCMR1 = (u8)((TIM3->CCMR1 & (u8)(~TIM3_CCMR_OCM)) | (u8)TIM3_OCMode);
 111   1      
 112   1          /* Set the Pulse value */
 113   1          TIM3->CCR1H = (u8)(TIM3_Pulse >> 8);
 114   1          TIM3->CCR1L = (u8)(TIM3_Pulse);
 115   1      }
 116          
 117          
 118          /**
 119            * @brief Initializes the TIM3 Channel2 according to the specified parameters.
 120            * @param[in] TIM3_OCMode specifies the Output Compare mode  from @ref TIM3_OCMode_TypeDef.
 121            * @param[in] TIM3_OutputState specifies the Output State  from @ref TIM3_OutputState_TypeDef.
 122            * @param[in] TIM3_Pulse specifies the Pulse width  value.
 123            * @param[in] TIM3_OCPolarity specifies the Output Compare Polarity  from @ref TIM3_OCPolarity_TypeDef.
 124            * @retval None
 125            */
 126          void TIM3_OC2Init(TIM3_OCMode_TypeDef TIM3_OCMode,
 127                            TIM3_OutputState_TypeDef TIM3_OutputState,
 128                            u16 TIM3_Pulse,
 129                            TIM3_OCPolarity_TypeDef TIM3_OCPolarity)
 130          {
 131   1          /* Check the parameters */
 132   1          assert_param(IS_TIM3_OC_MODE_OK(TIM3_OCMode));
 133   1          assert_param(IS_TIM3_OUTPUT_STATE_OK(TIM3_OutputState));
 134   1          assert_param(IS_TIM3_OC_POLARITY_OK(TIM3_OCPolarity));
 135   1      
 136   1      
 137   1          /* Disable the Channel 1: Reset the CCE Bit, Set the Output State, the Output Polarity */
 138   1          TIM3->CCER1 &= (u8)(~( TIM3_CCER1_CC2E |  TIM3_CCER1_CC2P ));
 139   1          /* Set the Output State & Set the Output Polarity */
 140   1          TIM3->CCER1 |= (u8)((TIM3_OutputState  & TIM3_CCER1_CC2E   ) | (TIM3_OCPolarity   & TIM3_CCER1_CC2P ));
 141   1      
 142   1      
 143   1          /* Reset the Output Compare Bits & Set the Output Compare Mode */
 144   1          TIM3->CCMR2 = (u8)((TIM3->CCMR2 & (u8)(~TIM3_CCMR_OCM)) | (u8)TIM3_OCMode);
 145   1      
 146   1      
 147   1          /* Set the Pulse value */
 148   1          TIM3->CCR2H = (u8)(TIM3_Pulse >> 8);
 149   1          TIM3->CCR2L = (u8)(TIM3_Pulse);
 150   1      }
 151          
 152          /**
 153            * @brief Initializes the TIM3 peripheral according to the specified parameters.
 154            * @param[in]  TIM3_Channel specifies the Input Capture Channel from @ref TIM3_Channel_TypeDef.
 155            * @param[in] TIM3_ICPolarity specifies the Input Capture Polarity from @ref TIM3_ICPolarity_TypeDef.
 156            * @param[in] TIM3_ICSelection specifies the Input Capture Selection from @ref TIM3_ICSelection_TypeDef.
 157            * @param[in] TIM3_ICPrescaler specifies the Input Capture Prescaler from @ref TIM3_ICPSC_TypeDef.
 158            * @param[in] TIM3_ICFilter specifies the Input Capture Filter value (value can be an integer from 0x00 to 0x0F).
 159            * @retval None
 160            */
 161          void TIM3_ICInit(TIM3_Channel_TypeDef TIM3_Channel,
 162                           TIM3_ICPolarity_TypeDef TIM3_ICPolarity,
 163                           TIM3_ICSelection_TypeDef TIM3_ICSelection,
 164                           TIM3_ICPSC_TypeDef TIM3_ICPrescaler,
 165                           u8 TIM3_ICFilter)
 166          {
 167   1          /* Check the parameters */
 168   1          assert_param(IS_TIM3_CHANNEL_OK(TIM3_Channel));
 169   1          assert_param(IS_TIM3_IC_POLARITY_OK(TIM3_ICPolarity));
 170   1          assert_param(IS_TIM3_IC_SELECTION_OK(TIM3_ICSelection));
 171   1          assert_param(IS_TIM3_IC_PRESCALER_OK(TIM3_ICPrescaler));
 172   1          assert_param(IS_TIM3_IC_FILTER_OK(TIM3_ICFilter));
 173   1      
 174   1          if (TIM3_Channel != TIM3_CHANNEL_2)
 175   1          {
 176   2              /* TI1 Configuration */
 177   2              TI1_Config((u8)TIM3_ICPolarity,
 178   2                         (u8)TIM3_ICSelection,
 179   2                         (u8)TIM3_ICFilter);
 180   2      
 181   2              /* Set the Input Capture Prescaler value */
 182   2              TIM3_SetIC1Prescaler(TIM3_ICPrescaler);
 183   2          }
 184   1          else
 185   1          {
 186   2              /* TI2 Configuration */
 187   2              TI2_Config((u8)TIM3_ICPolarity,
 188   2                         (u8)TIM3_ICSelection,
 189   2                         (u8)TIM3_ICFilter);
 190   2      
 191   2              /* Set the Input Capture Prescaler value */
 192   2              TIM3_SetIC2Prescaler(TIM3_ICPrescaler);
 193   2          }
 194   1      }
 195          /**
 196            * @brief Configures the TIM3 peripheral in PWM Input Mode according to the specified parameters.
 197            * @param[in]  TIM3_Channel specifies the Input Capture Channel from @ref TIM3_Channel_TypeDef.
 198            * @param[in] TIM3_ICPolarity specifies the Input Capture Polarity from @ref TIM3_ICPolarity_TypeDef.
 199            * @param[in] TIM3_ICSelection specifies theInput Capture Selection from @ref TIM3_ICSelection_TypeDef.
 200            * @param[in] TIM3_ICPrescaler specifies the Input Capture Prescaler from @ref TIM3_ICPSC_TypeDef.
 201            * @param[in] TIM3_ICFilter specifies the Input Capture Filter value (value can be an integer from 0x00 to 0x0F).
 202            * @retval None
 203            */
 204          void TIM3_PWMIConfig(TIM3_Channel_TypeDef TIM3_Channel,
 205                               TIM3_ICPolarity_TypeDef TIM3_ICPolarity,
 206                               TIM3_ICSelection_TypeDef TIM3_ICSelection,
 207                               TIM3_ICPSC_TypeDef TIM3_ICPrescaler,
 208                               u8 TIM3_ICFilter)
 209          {
 210   1          u8 icpolarity = (u8)TIM3_ICPOLARITY_RISING;
 211   1          u8 icselection = (u8)TIM3_ICSELECTION_DIRECTTI;
 212   1      
 213   1          /* Check the parameters */
 214   1          assert_param(IS_TIM3_PWMI_CHANNEL_OK(TIM3_Channel));
 215   1          assert_param(IS_TIM3_IC_POLARITY_OK(TIM3_ICPolarity));
 216   1          assert_param(IS_TIM3_IC_SELECTION_OK(TIM3_ICSelection));
 217   1          assert_param(IS_TIM3_IC_PRESCALER_OK(TIM3_ICPrescaler));
 218   1      
 219   1          /* Select the Opposite Input Polarity */
 220   1          if (TIM3_ICPolarity != TIM3_ICPOLARITY_FALLING)
 221   1          {
 222   2              icpolarity = (u8)TIM3_ICPOLARITY_FALLING;
 223   2          }
 224   1          else
 225   1          {
 226   2              icpolarity = (u8)TIM3_ICPOLARITY_RISING;
 227   2          }
 228   1      
 229   1          /* Select the Opposite Input */
 230   1          if (TIM3_ICSelection == TIM3_ICSELECTION_DIRECTTI)
 231   1          {
 232   2              icselection = (u8)TIM3_ICSELECTION_INDIRECTTI;
 233   2          }
 234   1          else
 235   1          {
 236   2              icselection = (u8)TIM3_ICSELECTION_DIRECTTI;
 237   2          }
 238   1      
 239   1          if (TIM3_Channel != TIM3_CHANNEL_2)
 240   1          {
 241   2              /* TI1 Configuration */
 242   2              TI1_Config((u8)TIM3_ICPolarity, (u8)TIM3_ICSelection,
 243   2                         (u8)TIM3_ICFilter);
 244   2      
 245   2              /* Set the Input Capture Prescaler value */
 246   2              TIM3_SetIC1Prescaler(TIM3_ICPrescaler);
 247   2      
 248   2              /* TI2 Configuration */
 249   2              TI2_Config(icpolarity, icselection, TIM3_ICFilter);
 250   2      
 251   2              /* Set the Input Capture Prescaler value */
 252   2              TIM3_SetIC2Prescaler(TIM3_ICPrescaler);
 253   2          }
 254   1          else
 255   1          {
 256   2              /* TI2 Configuration */
 257   2              TI2_Config((u8)TIM3_ICPolarity, (u8)TIM3_ICSelection,
 258   2                         (u8)TIM3_ICFilter);
 259   2      
 260   2              /* Set the Input Capture Prescaler value */
 261   2              TIM3_SetIC2Prescaler(TIM3_ICPrescaler);
 262   2      
 263   2              /* TI1 Configuration */
 264   2              TI1_Config(icpolarity, icselection, TIM3_ICFilter);
 265   2      
 266   2              /* Set the Input Capture Prescaler value */
 267   2              TIM3_SetIC1Prescaler(TIM3_ICPrescaler);
 268   2          }
 269   1      }
 270          
 271          
 272          /**
 273            * @brief Enables or disables the TIM3 peripheral.
 274            * @param[in] NewState new state of the TIM3 peripheral. This parameter can
 275            * be ENABLE or DISABLE.
 276            * @retval None
 277            */
 278          void TIM3_Cmd(FunctionalState NewState)
 279          {
 280   1          /* Check the parameters */
 281   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 282   1      
 283   1          /* set or Reset the CEN Bit */
 284   1          if (NewState != DISABLE)
 285   1          {
 286   2              TIM3->CR1 |= (u8)TIM3_CR1_CEN;
 287   2          }
 288   1          else
 289   1          {
 290   2              TIM3->CR1 &= (u8)(~TIM3_CR1_CEN);
 291   2          }
 292   1      }
 293          
 294          
 295          /**
 296            * @brief Enables or disables the specified TIM3 interrupts.
 297            * @param[in] NewState new state of the TIM3 peripheral.
 298            * This parameter can be: ENABLE or DISABLE.
 299            * @param[in] TIM3_IT specifies the TIM3 interrupts sources to be enabled or disabled.
 300            * This parameter can be any combination of the following values:
 301            *                       - TIM3_IT_UPDATE: TIM3 update Interrupt source
 302            *                       - TIM3_IT_CC1: TIM3 Capture Compare 1 Interrupt source
 303            *                       - TIM3_IT_CC2: TIM3 Capture Compare 2 Interrupt source
 304            *                       - TIM3_IT_CC3: TIM3 Capture Compare 3 Interrupt source
 305            * @param[in] NewState new state of the TIM3 peripheral.  * @retval None
 306            */
 307          void TIM3_ITConfig(TIM3_IT_TypeDef TIM3_IT, FunctionalState NewState)
 308          {
 309   1          /* Check the parameters */
 310   1          assert_param(IS_TIM3_IT_OK(TIM3_IT));
 311   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 312   1      
 313   1          if (NewState != DISABLE)
 314   1          {
 315   2              /* Enable the Interrupt sources */
 316   2              TIM3->IER |= (u8)TIM3_IT;
 317   2          }
 318   1          else
 319   1          {
 320   2              /* Disable the Interrupt sources */
 321   2              TIM3->IER &= (u8)(~TIM3_IT);
 322   2          }
 323   1      }
 324          
 325          
 326          /**
 327            * @brief Enables or Disables the TIM3 Update event.
 328            * @param[in] NewState new state of the TIM3 peripheral Preload register. This parameter can
 329            * be ENABLE or DISABLE.
 330            * @retval None
 331            */
 332          void TIM3_UpdateDisableConfig(FunctionalState NewState)
 333          {
 334   1          /* Check the parameters */
 335   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 336   1      
 337   1          /* Set or Reset the UDIS Bit */
 338   1          if (NewState != DISABLE)
 339   1          {
 340   2              TIM3->CR1 |= TIM3_CR1_UDIS;
 341   2          }
 342   1          else
 343   1          {
 344   2              TIM3->CR1 &= (u8)(~TIM3_CR1_UDIS);
 345   2          }
 346   1      }
 347          
 348          /**
 349            * @brief Selects the TIM3 Update Request Interrupt source.
 350            * @param[in] TIM3_UpdateSource specifies the Update source.
 351            * This parameter can be one of the following values
 352            *                       - TIM3_UPDATESOURCE_REGULAR
 353            *                       - TIM3_UPDATESOURCE_GLOBAL
 354            * @retval None
 355            */
 356          void TIM3_UpdateRequestConfig(TIM3_UpdateSource_TypeDef TIM3_UpdateSource)
 357          {
 358   1          /* Check the parameters */
 359   1          assert_param(IS_TIM3_UPDATE_SOURCE_OK(TIM3_UpdateSource));
 360   1      
 361   1          /* Set or Reset the URS Bit */
 362   1          if (TIM3_UpdateSource != TIM3_UPDATESOURCE_GLOBAL)
 363   1          {
 364   2              TIM3->CR1 |= TIM3_CR1_URS;
 365   2          }
 366   1          else
 367   1          {
 368   2              TIM3->CR1 &= (u8)(~TIM3_CR1_URS);
 369   2          }
 370   1      }
 371          
 372          
 373          /**
 374            * @brief Selects the TIM3’s One Pulse Mode.
 375            * @param[in] TIM3_OPMode specifies the OPM Mode to be used.
 376            * This parameter can be one of the following values
 377            *                    - TIM3_OPMODE_SINGLE
 378            *                    - TIM3_OPMODE_REPETITIVE
 379            * @retval None
 380            */
 381          void TIM3_SelectOnePulseMode(TIM3_OPMode_TypeDef TIM3_OPMode)
 382          {
 383   1          /* Check the parameters */
 384   1          assert_param(IS_TIM3_OPM_MODE_OK(TIM3_OPMode));
 385   1      
 386   1          /* Set or Reset the OPM Bit */
 387   1          if (TIM3_OPMode != TIM3_OPMODE_REPETITIVE)
 388   1          {
 389   2              TIM3->CR1 |= TIM3_CR1_OPM;
 390   2          }
 391   1          else
 392   1          {
 393   2              TIM3->CR1 &= (u8)(~TIM3_CR1_OPM);
 394   2          }
 395   1      
 396   1      }
 397          
 398          
 399          /**
 400            * @brief Configures the TIM3 Prescaler.
 401            * @param[in] Prescaler specifies the Prescaler Register value
 402            * This parameter can be one of the following values
 403            *                       -  TIM3_PRESCALER_1
 404            *                       -  TIM3_PRESCALER_2
 405            *                       -  TIM3_PRESCALER_4
 406            *                       -  TIM3_PRESCALER_8
 407            *                       -  TIM3_PRESCALER_16
 408            *                       -  TIM3_PRESCALER_32
 409            *                       -  TIM3_PRESCALER_64
 410            *                       -  TIM3_PRESCALER_128
 411            *                       -  TIM3_PRESCALER_256
 412            *                       -  TIM3_PRESCALER_512
 413            *                       -  TIM3_PRESCALER_1024
 414            *                       -  TIM3_PRESCALER_2048
 415            *                       -  TIM3_PRESCALER_4096
 416            *                       -  TIM3_PRESCALER_8192
 417            *                       -  TIM3_PRESCALER_16384
 418            *                       -  TIM3_PRESCALER_32768
 419            * @param[in] TIM3_PSCReloadMode specifies the TIM3 Prescaler Reload mode.
 420            * This parameter can be one of the following values
 421            *                       - TIM3_PSCRELOADMODE_IMMEDIATE: The Prescaler is loaded
 422            *                         immediatly.
 423            *                       - TIM3_PSCRELOADMODE_UPDATE: The Prescaler is loaded at
 424            *                         the update event.
 425            * @retval None
 426            */
 427          void TIM3_PrescalerConfig(TIM3_Prescaler_TypeDef Prescaler,
 428                                    TIM3_PSCReloadMode_TypeDef TIM3_PSCReloadMode)
 429          {
 430   1          /* Check the parameters */
 431   1          assert_param(IS_TIM3_PRESCALER_RELOAD_OK(TIM3_PSCReloadMode));
 432   1          assert_param(IS_TIM3_PRESCALER_OK(Prescaler));
 433   1      
 434   1          /* Set the Prescaler value */
 435   1          TIM3->PSCR = (u8)Prescaler;
 436   1      
 437   1          /* Set or reset the UG Bit */
 438   1          TIM3->EGR = (u8)TIM3_PSCReloadMode;
 439   1      }
 440          
 441          /**
 442            * @brief Forces the TIM3 Channel1 output waveform to active or inactive level.
 443            * @param[in] TIM3_ForcedAction specifies the forced Action to be set to the output waveform.
 444            * This parameter can be one of the following values:
 445            *                       - TIM3_FORCEDACTION_ACTIVE: Force active level on OC1REF
 446            *                       - TIM3_FORCEDACTION_INACTIVE: Force inactive level on
 447            *                         OC1REF.
 448            * @retval None
 449            */
 450          void TIM3_ForcedOC1Config(TIM3_ForcedAction_TypeDef TIM3_ForcedAction)
 451          {
 452   1          /* Check the parameters */
 453   1          assert_param(IS_TIM3_FORCED_ACTION_OK(TIM3_ForcedAction));
 454   1      
 455   1          /* Reset the OCM Bits & Configure the Forced output Mode */
 456   1          TIM3->CCMR1 =  (u8)((TIM3->CCMR1 & (u8)(~TIM3_CCMR_OCM))  | (u8)TIM3_ForcedAction);
 457   1      }
 458          
 459          /**
 460            * @brief Forces the TIM3 Channel2 output waveform to active or inactive level.
 461            * @param[in] TIM3_ForcedAction specifies the forced Action to be set to the output waveform.
 462            * This parameter can be one of the following values:
 463            *                       - TIM3_FORCEDACTION_ACTIVE: Force active level on OC2REF
 464            *                       - TIM3_FORCEDACTION_INACTIVE: Force inactive level on
 465            *                         OC2REF.
 466            * @retval None
 467            */
 468          void TIM3_ForcedOC2Config(TIM3_ForcedAction_TypeDef TIM3_ForcedAction)
 469          {
 470   1          /* Check the parameters */
 471   1          assert_param(IS_TIM3_FORCED_ACTION_OK(TIM3_ForcedAction));
 472   1      
 473   1          /* Reset the OCM Bits & Configure the Forced output Mode */
 474   1          TIM3->CCMR2 =  (u8)((TIM3->CCMR2 & (u8)(~TIM3_CCMR_OCM)) | (u8)TIM3_ForcedAction);
 475   1      }
 476          
 477          
 478          /**
 479            * @brief Enables or disables TIM3 peripheral Preload register on ARR.
 480            * @param[in] NewState new state of the TIM3 peripheral Preload register.
 481            * This parameter can be ENABLE or DISABLE.
 482            * @retval None
 483            */
 484          void TIM3_ARRPreloadConfig(FunctionalState NewState)
 485          {
 486   1          /* Check the parameters */
 487   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 488   1      
 489   1          /* Set or Reset the ARPE Bit */
 490   1          if (NewState != DISABLE)
 491   1          {
 492   2              TIM3->CR1 |= TIM3_CR1_ARPE;
 493   2          }
 494   1          else
 495   1          {
 496   2              TIM3->CR1 &= (u8)(~TIM3_CR1_ARPE);
 497   2          }
 498   1      }
 499          
 500          
 501          /**
 502            * @brief Enables or disables the TIM3 peripheral Preload Register on CCR1.
 503            * @param[in] NewState new state of the Capture Compare Preload register.
 504            * This parameter can be ENABLE or DISABLE.
 505            * @retval None
 506            */
 507          void TIM3_OC1PreloadConfig(FunctionalState NewState)
 508          {
 509   1          /* Check the parameters */
 510   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 511   1      
 512   1          /* Set or Reset the OC1PE Bit */
 513   1          if (NewState != DISABLE)
 514   1          {
 515   2              TIM3->CCMR1 |= TIM3_CCMR_OCxPE;
 516   2          }
 517   1          else
 518   1          {
 519   2              TIM3->CCMR1 &= (u8)(~TIM3_CCMR_OCxPE);
 520   2          }
 521   1      }
 522          
 523          
 524          /**
 525            * @brief Enables or disables the TIM3 peripheral Preload Register on CCR2.
 526            * @param[in] NewState new state of the Capture Compare Preload register.
 527            * This parameter can be ENABLE or DISABLE.
 528            * @retval None
 529            */
 530          void TIM3_OC2PreloadConfig(FunctionalState NewState)
 531          {
 532   1          /* Check the parameters */
 533   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 534   1      
 535   1          /* Set or Reset the OC2PE Bit */
 536   1          if (NewState != DISABLE)
 537   1          {
 538   2              TIM3->CCMR2 |= TIM3_CCMR_OCxPE;
 539   2          }
 540   1          else
 541   1          {
 542   2              TIM3->CCMR2 &= (u8)(~TIM3_CCMR_OCxPE);
 543   2          }
 544   1      }
 545          
 546          /**
 547            * @brief Configures the TIM3 event to be generated by software.
 548            * @param[in] TIM3_EventSource specifies the event source.
 549            * This parameter can be one of the following values:
 550            *                       - TIM3_EVENTSOURCE_UPDATE: TIM3 update Event source
 551            *                       - TIM3_EVENTSOURCE_CC1: TIM3 Capture Compare 1 Event source
 552            *                       - TIM3_EVENTSOURCE_CC2: TIM3 Capture Compare 2 Event source
 553            * @retval None
 554            */
 555          void TIM3_GenerateEvent(TIM3_EventSource_TypeDef TIM3_EventSource)
 556          {
 557   1          /* Check the parameters */
 558   1          assert_param(IS_TIM3_EVENT_SOURCE_OK(TIM3_EventSource));
 559   1      
 560   1          /* Set the event sources */
 561   1          TIM3->EGR = (u8)TIM3_EventSource;
 562   1      }
 563          
 564          
 565          /**
 566            * @brief Configures the TIM3 Channel 1 polarity.
 567            * @param[in] TIM3_OCPolarity specifies the OC1 Polarity.
 568            * This parameter can be one of the following values:
 569            *                       - TIM3_OCPOLARITY_LOW: Output Compare active low
 570            *                       - TIM3_OCPOLARITY_HIGH: Output Compare active high
 571            * @retval None
 572            */
 573          void TIM3_OC1PolarityConfig(TIM3_OCPolarity_TypeDef TIM3_OCPolarity)
 574          {
 575   1          /* Check the parameters */
 576   1          assert_param(IS_TIM3_OC_POLARITY_OK(TIM3_OCPolarity));
 577   1      
 578   1          /* Set or Reset the CC1P Bit */
 579   1          if (TIM3_OCPolarity != TIM3_OCPOLARITY_HIGH)
 580   1          {
 581   2              TIM3->CCER1 |= TIM3_CCER1_CC1P;
 582   2          }
 583   1          else
 584   1          {
 585   2              TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC1P);
 586   2          }
 587   1      }
 588          
 589          
 590          /**
 591            * @brief Configures the TIM3 Channel 2 polarity.
 592            * @param[in] TIM3_OCPolarity specifies the OC2 Polarity.
 593            * This parameter can be one of the following values:
 594            *                       - TIM3_OCPOLARITY_LOW: Output Compare active low
 595            *                       - TIM3_OCPOLARITY_HIGH: Output Compare active high
 596            * @retval None
 597            */
 598          void TIM3_OC2PolarityConfig(TIM3_OCPolarity_TypeDef TIM3_OCPolarity)
 599          {
 600   1          /* Check the parameters */
 601   1          assert_param(IS_TIM3_OC_POLARITY_OK(TIM3_OCPolarity));
 602   1      
 603   1          /* Set or Reset the CC2P Bit */
 604   1          if (TIM3_OCPolarity != TIM3_OCPOLARITY_HIGH)
 605   1          {
 606   2              TIM3->CCER1 |= TIM3_CCER1_CC2P;
 607   2          }
 608   1          else
 609   1          {
 610   2              TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC2P);
 611   2          }
 612   1      }
 613          
 614          
 615          /**
 616            * @brief Enables or disables the TIM3 Capture Compare Channel x.
 617            * @param[in] TIM3_Channel specifies the TIM3 Channel.
 618            * This parameter can be one of the following values:
 619            *                       - TIM3_CHANNEL_1: TIM3 Channel1
 620            *                       - TIM3_CHANNEL_2: TIM3 Channel2
 621            * @param[in] NewState specifies the TIM3 Channel CCxE bit new state.
 622            * This parameter can be: ENABLE or DISABLE.
 623            * @retval None
 624            */
 625          void TIM3_CCxCmd(TIM3_Channel_TypeDef TIM3_Channel, FunctionalState NewState)
 626          {
 627   1          /* Check the parameters */
 628   1          assert_param(IS_TIM3_CHANNEL_OK(TIM3_Channel));
 629   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 630   1      
 631   1          if (TIM3_Channel == TIM3_CHANNEL_1)
 632   1          {
 633   2              /* Set or Reset the CC1E Bit */
 634   2              if (NewState != DISABLE)
 635   2              {
 636   3                  TIM3->CCER1 |= TIM3_CCER1_CC1E;
 637   3              }
 638   2              else
 639   2              {
 640   3                  TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC1E);
 641   3              }
 642   2      
 643   2          }
 644   1          else
 645   1          {
 646   2              /* Set or Reset the CC2E Bit */
 647   2              if (NewState != DISABLE)
 648   2              {
 649   3                  TIM3->CCER1 |= TIM3_CCER1_CC2E;
 650   3              }
 651   2              else
 652   2              {
 653   3                  TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC2E);
 654   3              }
 655   2          }
 656   1      
 657   1      }
 658          
 659          /**
 660            * @brief Selects the TIM3 Output Compare Mode. This function disables the
 661            * selected channel before changing the Output Compare Mode. User has to
 662            * enable this channel using TIM3_CCxCmd and TIM3_CCxNCmd functions.
 663            * @param[in] TIM3_Channel specifies the TIM3 Channel.
 664            * This parameter can be one of the following values:
 665            *                       - TIM3_CHANNEL_1: TIM3 Channel1
 666            *                       - TIM3_CHANNEL_2: TIM3 Channel2
 667            * @param[in] TIM3_OCMode specifies the TIM3 Output Compare Mode.
 668            * This paramter can be one of the following values:
 669            *                       - TIM3_OCMODE_TIMING
 670            *                       - TIM3_OCMODE_ACTIVE
 671            *                       - TIM3_OCMODE_TOGGLE
 672            *                       - TIM3_OCMODE_PWM1
 673            *                       - TIM3_OCMODE_PWM2
 674            *                       - TIM3_FORCEDACTION_ACTIVE
 675            *                       - TIM3_FORCEDACTION_INACTIVE
 676            * @retval None
 677            */
 678          void TIM3_SelectOCxM(TIM3_Channel_TypeDef TIM3_Channel, TIM3_OCMode_TypeDef TIM3_OCMode)
 679          {
 680   1          /* Check the parameters */
 681   1          assert_param(IS_TIM3_CHANNEL_OK(TIM3_Channel));
 682   1          assert_param(IS_TIM3_OCM_OK(TIM3_OCMode));
 683   1      
 684   1          if (TIM3_Channel == TIM3_CHANNEL_1)
 685   1          {
 686   2              /* Disable the Channel 1: Reset the CCE Bit */
 687   2              TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC1E);
 688   2      
 689   2              /* Reset the Output Compare Bits & Set the Output Compare Mode */
 690   2              TIM3->CCMR1 = (u8)((TIM3->CCMR1 & (u8)(~TIM3_CCMR_OCM)) | (u8)TIM3_OCMode);
 691   2          }
 692   1          else
 693   1          {
 694   2              /* Disable the Channel 2: Reset the CCE Bit */
 695   2              TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC2E);
 696   2      
 697   2              /* Reset the Output Compare Bits & Set the Output Compare Mode */
 698   2              TIM3->CCMR2 = (u8)((TIM3->CCMR2 & (u8)(~TIM3_CCMR_OCM)) | (u8)TIM3_OCMode);
 699   2          }
 700   1      }
 701          
 702          
 703          /**
 704            * @brief Sets the TIM3 Counter Register value.
 705            * @param[in] Counter specifies the Counter register new value.
 706            * This parameter is between 0x0000 and 0xFFFF.
 707            * @retval None
 708            */
 709          void TIM3_SetCounter(u16 Counter)
 710          {
 711   1          /* Set the Counter Register value */
 712   1          TIM3->CNTRH = (u8)(Counter >> 8);
 713   1          TIM3->CNTRL = (u8)(Counter);
 714   1      
 715   1      }
 716          
 717          
 718          /**
 719            * @brief Sets the TIM3 Autoreload Register value.
 720            * @param[in] Autoreload specifies the Autoreload register new value.
 721            * This parameter is between 0x0000 and 0xFFFF.
 722            * @retval None
 723            */
 724          void TIM3_SetAutoreload(u16 Autoreload)
 725          {
 726   1          /* Set the Autoreload Register value */
 727   1          TIM3->ARRH = (u8)(Autoreload >> 8);
 728   1          TIM3->ARRL = (u8)(Autoreload);
 729   1      }
 730          
 731          
 732          /**
 733            * @brief Sets the TIM3 Capture Compare1 Register value.
 734            * @param[in] Compare1 specifies the Capture Compare1 register new value.
 735            * This parameter is between 0x0000 and 0xFFFF.
 736            * @retval None
 737            */
 738          void TIM3_SetCompare1(u16 Compare1)
 739          {
 740   1          /* Set the Capture Compare1 Register value */
 741   1          TIM3->CCR1H = (u8)(Compare1 >> 8);
 742   1          TIM3->CCR1L = (u8)(Compare1);
 743   1      }
 744          
 745          
 746          /**
 747            * @brief Sets the TIM3 Capture Compare2 Register value.
 748            * @param[in] Compare2 specifies the Capture Compare2 register new value.
 749            * This parameter is between 0x0000 and 0xFFFF.
 750            * @retval None
 751            */
 752          void TIM3_SetCompare2(u16 Compare2)
 753          {
 754   1          /* Set the Capture Compare2 Register value */
 755   1          TIM3->CCR2H = (u8)(Compare2 >> 8);
 756   1          TIM3->CCR2L = (u8)(Compare2);
 757   1      }
 758          
 759          
 760          /**
 761            * @brief Sets the TIM3 Input Capture 1 prescaler.
 762            * @param[in] TIM3_IC1Prescaler specifies the Input Capture prescaler new value
 763            * This parameter can be one of the following values:
 764            *                       - TIM3_ICPSC_DIV1: no prescaler
 765            *                       - TIM3_ICPSC_DIV2: capture is done once every 2 events
 766            *                       - TIM3_ICPSC_DIV4: capture is done once every 4 events
 767            *                       - TIM3_ICPSC_DIV8: capture is done once every 8 events
 768            * @retval None
 769            */
 770          void TIM3_SetIC1Prescaler(TIM3_ICPSC_TypeDef TIM3_IC1Prescaler)
 771          {
 772   1          /* Check the parameters */
 773   1          assert_param(IS_TIM3_IC_PRESCALER_OK(TIM3_IC1Prescaler));
 774   1      
 775   1          /* Reset the IC1PSC Bits & Set the IC1PSC value */
 776   1          TIM3->CCMR1 = (u8)((TIM3->CCMR1 & (u8)(~TIM3_CCMR_ICxPSC)) | (u8)TIM3_IC1Prescaler);
 777   1      }
 778          
 779          /**
 780            * @brief Sets the TIM3 Input Capture 2 prescaler.
 781            * @param[in] TIM3_IC2Prescaler specifies the Input Capture prescaler new value
 782            * This parameter can be one of the following values:
 783            *                       - TIM3_ICPSC_DIV1: no prescaler
 784            *                       - TIM3_ICPSC_DIV2: capture is done once every 2 events
 785            *                       - TIM3_ICPSC_DIV4: capture is done once every 4 events
 786            *                       - TIM3_ICPSC_DIV8: capture is done once every 8 events
 787            * @retval None
 788            */
 789          void TIM3_SetIC2Prescaler(TIM3_ICPSC_TypeDef TIM3_IC2Prescaler)
 790          {
 791   1          /* Check the parameters */
 792   1          assert_param(IS_TIM3_IC_PRESCALER_OK(TIM3_IC2Prescaler));
 793   1      
 794   1          /* Reset the IC1PSC Bits & Set the IC1PSC value */
 795   1          TIM3->CCMR2 = (u8)((TIM3->CCMR2 & (u8)(~TIM3_CCMR_ICxPSC)) | (u8)TIM3_IC2Prescaler);
 796   1      }
 797          /**
 798            * @brief Gets the TIM3 Input Capture 1 value.
 799            * @param[in] :
 800            * None
 801            * @retval Capture Compare 1 Register value.
 802            */
 803          u16 TIM3_GetCapture1(void)
 804          {
 805   1          /* Get the Capture 1 Register value */
 806   1          u16 tmpccr1 = 0;
 807   1          u8 tmpccr1l=0, tmpccr1h=0;
 808   1      
 809   1          tmpccr1h = TIM3->CCR1H;
 810   1          tmpccr1l = TIM3->CCR1L;
 811   1      
 812   1          tmpccr1 = (u16)(tmpccr1l);
 813   1          tmpccr1 |= (u16)((u16)tmpccr1h << 8);
 814   1          /* Get the Capture 1 Register value */
 815   1          return (u16)tmpccr1;
 816   1      }
 817          
 818          /**
 819            * @brief Gets the TIM3 Input Capture 2 value.
 820            * @param[in] :
 821            * None
 822            * @retval Capture Compare 2 Register value.
 823            */
 824          u16 TIM3_GetCapture2(void)
 825          {
 826   1          /* Get the Capture 2 Register value */
 827   1          u16 tmpccr2 = 0;
 828   1          u8 tmpccr2l=0, tmpccr2h=0;
 829   1      
 830   1          tmpccr2h = TIM3->CCR2H;
 831   1          tmpccr2l = TIM3->CCR2L;
 832   1      
 833   1          tmpccr2 = (u16)(tmpccr2l);
 834   1          tmpccr2 |= (u16)((u16)tmpccr2h << 8);
 835   1          /* Get the Capture 2 Register value */
 836   1          return (u16)tmpccr2;
 837   1      }
 838          
 839          /**
 840            * @brief Gets the TIM3 Counter value.
 841            * @param[in] :
 842            * None
 843            * @retval Counter Register value.
 844            */
 845          u16 TIM3_GetCounter(void)
 846          {
 847   1          /* Get the Counter Register value */
 848   1          return (u16)(((u16)TIM3->CNTRH << 8) | (u16)(TIM3->CNTRL));
 849   1      }
 850          
 851          
 852          /**
 853            * @brief Gets the TIM3 Prescaler value.
 854            * @param[in] :
 855            * None
 856            * @retval Prescaler Register configuration value @ref TIM3_Prescaler_TypeDef.
 857            */
 858          TIM3_Prescaler_TypeDef TIM3_GetPrescaler(void)
 859          {
 860   1          /* Get the Prescaler Register value */
 861   1          return (TIM3_Prescaler_TypeDef)(TIM3->PSCR);
 862   1      }
 863          
 864          
 865          /**
 866            * @brief Checks whether the specified TIM3 flag is set or not.
 867            * @param[in] TIM3_FLAG specifies the flag to check.
 868            * This parameter can be one of the following values:
 869            *                       - TIM3_FLAG_UPDATE: TIM3 update Flag
 870            *                       - TIM3_FLAG_CC1: TIM3 Capture Compare 1 Flag
 871            *                       - TIM3_FLAG_CC2: TIM3 Capture Compare 2 Flag
 872            *                       - TIM3_FLAG_CC1OF: TIM3 Capture Compare 1 over capture Flag
 873            *                       - TIM3_FLAG_CC2OF: TIM3 Capture Compare 2 over capture Flag
 874            * @retval FlagStatus The new state of TIM3_FLAG (SET or RESET).
 875            */
 876          FlagStatus TIM3_GetFlagStatus(TIM3_FLAG_TypeDef TIM3_FLAG)
 877          {
 878   1          volatile FlagStatus bitstatus = RESET;
 879   1          vu8 tim3_flag_l, tim3_flag_h;
 880   1      
 881   1          /* Check the parameters */
 882   1          assert_param(IS_TIM3_GET_FLAG_OK(TIM3_FLAG));
 883   1      
 884   1          tim3_flag_l = (u8)(TIM3_FLAG);
 885   1          tim3_flag_h = (u8)(TIM3_FLAG >> 8);
 886   1      
 887   1          if (((TIM3->SR1 & tim3_flag_l) | (TIM3->SR2 & tim3_flag_h)) != (u8)RESET )
 888   1          {
 889   2              bitstatus = SET;
 890   2          }
 891   1          else
 892   1          {
 893   2              bitstatus = RESET;
 894   2          }
 895   1          return (FlagStatus)bitstatus;
 896   1      }
 897          
 898          
 899          /**
 900            * @brief Clears the TIM3’s pending flags.
 901            * @param[in] TIM3_FLAG specifies the flag to clear.
 902            * This parameter can be one of the following values:
 903            *                       - TIM3_FLAG_UPDATE: TIM3 update Flag
 904            *                       - TIM3_FLAG_CC1: TIM3 Capture Compare 1 Flag
 905            *                       - TIM3_FLAG_CC2: TIM3 Capture Compare 2 Flag
 906            *                       - TIM3_FLAG_CC1OF: TIM3 Capture Compare 1 over capture Flag
 907            *                       - TIM3_FLAG_CC2OF: TIM3 Capture Compare 2 over capture Flag
 908            * @retval None.
 909            */
 910          void TIM3_ClearFlag(TIM3_FLAG_TypeDef TIM3_FLAG)
 911          {
 912   1          /* Check the parameters */
 913   1          assert_param(IS_TIM3_CLEAR_FLAG_OK(TIM3_FLAG));
 914   1      
 915   1          /* Clear the flags (rc_w0) clear this bit by writing 0. Writing ‘1’ has no effect*/
 916   1          TIM3->SR1 = (u8)(~((u8)(TIM3_FLAG)));
 917   1          TIM3->SR2 = (u8)(~((u8)(TIM3_FLAG >> 8)));
 918   1      }
 919          
 920          
 921          /**
 922            * @brief Checks whether the TIM3 interrupt has occurred or not.
 923            * @param[in] TIM3_IT specifies the TIM3 interrupt source to check.
 924            * This parameter can be one of the following values:
 925            *                       - TIM3_IT_UPDATE: TIM3 update Interrupt source
 926            *                       - TIM3_IT_CC1: TIM3 Capture Compare 1 Interrupt source
 927            *                       - TIM3_IT_CC2: TIM3 Capture Compare 2 Interrupt source
 928            * @retval ITStatus The new state of the TIM3_IT(SET or RESET).
 929            */
 930          
 931          ITStatus TIM3_GetITStatus(TIM3_IT_TypeDef TIM3_IT)
 932          {
 933   1          volatile ITStatus bitstatus = RESET;
 934   1          vu8 TIM3_itStatus = 0, TIM3_itEnable = 0;
 935   1      
 936   1          /* Check the parameters */
 937   1          assert_param(IS_TIM3_GET_IT_OK(TIM3_IT));
 938   1      
 939   1          TIM3_itStatus = (u8)(TIM3->SR1 & TIM3_IT);
 940   1      
 941   1          TIM3_itEnable = (u8)(TIM3->IER & TIM3_IT);
 942   1      
 943   1          if ((TIM3_itStatus != (u8)RESET ) && (TIM3_itEnable != (u8)RESET ))
 944   1          {
 945   2              bitstatus = SET;
 946   2          }
 947   1          else
 948   1          {
 949   2              bitstatus = RESET;
 950   2          }
 951   1          return (ITStatus)(bitstatus);
 952   1      }
 953          
 954          
 955          /**
 956            * @brief Clears the TIM3's interrupt pending bits.
 957            * @param[in] TIM3_IT specifies the pending bit to clear.
 958            * This parameter can be one of the following values:
 959            *                       - TIM3_IT_UPDATE: TIM3 update Interrupt source
 960            *                       - TIM3_IT_CC1: TIM3 Capture Compare 1 Interrupt source
 961            *                       - TIM3_IT_CC2: TIM3 Capture Compare 2 Interrupt source
 962            * @retval None.
 963            */
 964          void TIM3_ClearITPendingBit(TIM3_IT_TypeDef TIM3_IT)
 965          {
 966   1          /* Check the parameters */
 967   1          assert_param(IS_TIM3_IT_OK(TIM3_IT));
 968   1      
 969   1          /* Clear the IT pending Bit */
 970   1          TIM3->SR1 = (u8)(~TIM3_IT);
 971   1      }
 972          
 973          
 974          /**
 975            * @brief Configure the TI1 as Input.
 976            * @param[in] TIM3_ICPolarity  The Input Polarity.
 977            * This parameter can be one of the following values:
 978            *                       - TIM3_ICPOLARITY_FALLING
 979            *                       - TIM3_ICPOLARITY_RISING
 980            * @param[in] TIM3_ICSelection specifies the input to be used.
 981            * This parameter can be one of the following values:
 982            *                       - TIM3_ICSELECTION_DIRECTTI: TIM3 Input 1 is selected to
 983            *                         be connected to IC1.
 984            *                       - TIM3_ICSELECTION_INDIRECTTI: TIM3 Input 1 is selected to
 985            *                         be connected to IC2.
 986            * @param[in] TIM3_ICFilter Specifies the Input Capture Filter.
 987            * This parameter must be a value between 0x00 and 0x0F.
 988            * @retval None
 989            */
 990          static void TI1_Config(u8 TIM3_ICPolarity,
 991                                 u8 TIM3_ICSelection,
 992                                 u8 TIM3_ICFilter)
 993          {
 994   1          /* Disable the Channel 1: Reset the CCE Bit */
 995   1          TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC1E);
 996   1      
 997   1          /* Select the Input and set the filter */
 998   1          TIM3->CCMR1 = (u8)((TIM3->CCMR1 & (u8)(~( TIM3_CCMR_CCxS     |        TIM3_CCMR_ICxF    ))) | (u8)(( (TIM3_ICSelection)) | ((u8)( TIM3_ICFilter << 4))));
 999   1      
1000   1          /* Select the Polarity */
1001   1          if (TIM3_ICPolarity != TIM3_ICPOLARITY_RISING)
1002   1          {
1003   2              TIM3->CCER1 |= TIM3_CCER1_CC1P;
1004   2          }
1005   1          else
1006   1          {
1007   2              TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC1P);
1008   2          }
1009   1          /* Set the CCE Bit */
1010   1          TIM3->CCER1 |= TIM3_CCER1_CC1E;
1011   1      }
1012          
1013          
1014          /**
1015            * @brief Configure the TI2 as Input.
1016            * @param[in] TIM3_ICPolarity  The Input Polarity.
1017            * This parameter can be one of the following values:
1018            *                       - TIM3_ICPOLARITY_FALLING
1019            *                       - TIM3_ICPOLARITY_RISING
1020            * @param[in] TIM3_ICSelection specifies the input to be used.
1021            * This parameter can be one of the following values:
1022            *                       - TIM3_ICSELECTION_DIRECTTI: TIM3 Input 2 is selected to
1023            *                         be connected to IC2.
1024            *                       - TIM3_ICSELECTION_INDIRECTTI: TIM3 Input 2 is selected to
1025            *                         be connected to IC1.
1026            * @param[in] TIM3_ICFilter Specifies the Input Capture Filter.
1027            * This parameter must be a value between 0x00 and 0x0F.
1028            * @retval None
1029            */
1030          static void TI2_Config(u8 TIM3_ICPolarity,
1031                                 u8 TIM3_ICSelection,
1032                                 u8 TIM3_ICFilter)
1033          {
1034   1          /* Disable the Channel 2: Reset the CCE Bit */
1035   1          TIM3->CCER1 &=  (u8)(~TIM3_CCER1_CC2E);
1036   1      
1037   1          /* Select the Input and set the filter */
1038   1          TIM3->CCMR2 = (u8)((TIM3->CCMR2 & (u8)(~( TIM3_CCMR_CCxS     |        TIM3_CCMR_ICxF    ))) | (u8)(( (TIM3_ICSelection)) | ((u8)( TIM3_ICFilter << 4))));
1039   1      
1040   1      
1041   1          /* Select the Polarity */
1042   1          if (TIM3_ICPolarity != TIM3_ICPOLARITY_RISING)
1043   1          {
1044   2              TIM3->CCER1 |= TIM3_CCER1_CC2P;
1045   2          }
1046   1          else
1047   1          {
1048   2              TIM3->CCER1 &= (u8)(~TIM3_CCER1_CC2P);
1049   2          }
1050   1      
1051   1          /* Set the CCE Bit */
1052   1          TIM3->CCER1 |= TIM3_CCER1_CC2E;
1053   1      
1054   1      }
1055          /**
1056            * @}
1057            */
1058          /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
1059          
RCSTM8 COMPILER V2.26.09.317
ASSEMBLY LISTING OF GENERATED OBJECT CODE

              ; FUNCTION ?TIM3_DeInit (BEGIN)
              ; SOURCE LINE # 46 
0000 35005320                          MOV    05320H,#000H
              ; SOURCE LINE # 47 
0004 35005321                          MOV    05321H,#000H
              ; SOURCE LINE # 48 
0008 35005323                          MOV    05323H,#000H
              ; SOURCE LINE # 51 
000C 35005327                          MOV    05327H,#000H
              ; SOURCE LINE # 54 
0010 35005327                          MOV    05327H,#000H
              ; SOURCE LINE # 55 
0014 35005325                          MOV    05325H,#000H
              ; SOURCE LINE # 56 
0018 35005326                          MOV    05326H,#000H
              ; SOURCE LINE # 57 
001C 35005328                          MOV    05328H,#000H
              ; SOURCE LINE # 58 
0020 35005329                          MOV    05329H,#000H
              ; SOURCE LINE # 59 
0024 3500532A                          MOV    0532AH,#000H
              ; SOURCE LINE # 60 
0028 35FF532B                          MOV    0532BH,#0FFH
              ; SOURCE LINE # 61 
002C 35FF532C                          MOV    0532CH,#0FFH
              ; SOURCE LINE # 62 
0030 3500532D                          MOV    0532DH,#000H
              ; SOURCE LINE # 63 
0034 3500532E                          MOV    0532EH,#000H
              ; SOURCE LINE # 64 
0038 3500532F                          MOV    0532FH,#000H
              ; SOURCE LINE # 65 
003C 35005330                          MOV    05330H,#000H
              ; SOURCE LINE # 66 
0040 35005322                          MOV    05322H,#000H
0044         ?EPILOG_0000:
0044 81                                RET    

              ; FUNCTION ?TIM3_DeInit (END)

              ; FUNCTION ?TIM3_TimeBaseInit (BEGIN)
              ; Register-parameter TIM3_Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 76 
0000 89                                PUSHW  X
              ; SOURCE LINE # 80 
0001 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_Prescaler + 01H ]
0003 C7532A                            LD     0532AH,A
              ; SOURCE LINE # 82 
0006 1E05       F                      LDW    X,(005H,SP)   ; [ TIM3_Period ]
0008 4F                                CLR    A
0009 01                                RRWA   X,A
000A 9F                                LD     A,XL
000B C7532B                            LD     0532BH,A
              ; SOURCE LINE # 83 
000E 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_Period + 01H ]
0010 C7532C                            LD     0532CH,A
0013         ?EPILOG_0001:
0013 85                                POPW   X
0014 81                                RET    
              ; TIM3_Prescaler (size=2).  parameter in AUTO
              ; TIM3_Period  unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM3_TimeBaseInit (END)

              ; FUNCTION ?TIM3_OC1Init (BEGIN)
              ; Register-parameter TIM3_OCMode (XW) is relocated (auto)
              ; SOURCE LINE # 94 
0000 89                                PUSHW  X
              ; SOURCE LINE # 105 
0001 A6FC                              LD     A,#0FCH
0003 C45327                            AND    A,05327H
0006 B703       F                      LD     ?BH,A
0008 5500035327 F                      MOV    05327H,?BH
              ; SOURCE LINE # 107 
000D 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM3_OCPolarity + 01H ]
000F A402                              AND    A,#002H
0011 88                                PUSH   A
0012 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM3_OCPolarity ]
0014 A400                              AND    A,#000H
0016 B703       F                      LD     ?BH,A
0018 84                                POP    A
0019 B704       F                      LD     ?BL,A
001B 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_OutputState + 01H ]
001D A401                              AND    A,#001H
001F 88                                PUSH   A
0020 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_OutputState ]
0022 A400                              AND    A,#000H
0024 B705       F                      LD     ?CH,A
0026 84                                POP    A
0027 B706       F                      LD     ?CL,A
0029 B606       F                      LD     A,?CL
002B BA04       F                      OR     A,?BL
002D 88                                PUSH   A
002E B605       F                      LD     A,?CH
0030 BA03       F                      OR     A,?BH
0032 B703       F                      LD     ?BH,A
0034 84                                POP    A
0035 B704       F                      LD     ?BL,A
0037 C65327                            LD     A,05327H
003A BA04       F                      OR     A,?BL
003C B703       F                      LD     ?BH,A
003E 5500035327 F                      MOV    05327H,?BH
              ; SOURCE LINE # 110 
0043 5F                                CLRW   X
0044 C65325                            LD     A,05325H
0047 97                                LD     XL,A
0048 9F                                LD     A,XL
0049 A48F                              AND    A,#08FH
004B 88                                PUSH   A
004C 9E                                LD     A,XH
004D A400                              AND    A,#000H
004F B703       F                      LD     ?BH,A
0051 84                                POP    A
0052 B704       F                      LD     ?BL,A
0054 5F                                CLRW   X
0055 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_OCMode + 01H ]
0057 97                                LD     XL,A
0058 9F                                LD     A,XL
0059 BA04       F                      OR     A,?BL
005B 88                                PUSH   A
005C 9E                                LD     A,XH
005D BA03       F                      OR     A,?BH
005F B703       F                      LD     ?BH,A
0061 84                                POP    A
0062 B704       F                      LD     ?BL,A
0064 5500045325 F                      MOV    05325H,?BL
              ; SOURCE LINE # 113 
0069 1E07       F                      LDW    X,(007H,SP)   ; [ TIM3_Pulse ]
006B 4F                                CLR    A
006C 01                                RRWA   X,A
006D 9F                                LD     A,XL
006E C7532D                            LD     0532DH,A
              ; SOURCE LINE # 114 
0071 7B08       F                      LD     A,(008H,SP)   ; [ TIM3_Pulse + 01H ]
0073 C7532E                            LD     0532EH,A
0076         ?EPILOG_0002:
0076 85                                POPW   X
0077 81                                RET    
              ; TIM3_OCMode  (size=2).  parameter in AUTO
              ; TIM3_OutputState (size=2).  parameter in AUTO
              ; TIM3_Pulse   unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM3_OCPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_OC1Init (END)

              ; FUNCTION ?TIM3_OC2Init (BEGIN)
              ; Register-parameter TIM3_OCMode (XW) is relocated (auto)
              ; SOURCE LINE # 126 
0000 89                                PUSHW  X
              ; SOURCE LINE # 138 
0001 A6CF                              LD     A,#0CFH
0003 C45327                            AND    A,05327H
0006 B703       F                      LD     ?BH,A
0008 5500035327 F                      MOV    05327H,?BH
              ; SOURCE LINE # 140 
000D 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM3_OCPolarity + 01H ]
000F A420                              AND    A,#020H
0011 88                                PUSH   A
0012 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM3_OCPolarity ]
0014 A400                              AND    A,#000H
0016 B703       F                      LD     ?BH,A
0018 84                                POP    A
0019 B704       F                      LD     ?BL,A
001B 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_OutputState + 01H ]
001D A410                              AND    A,#010H
001F 88                                PUSH   A
0020 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_OutputState ]
0022 A400                              AND    A,#000H
0024 B705       F                      LD     ?CH,A
0026 84                                POP    A
0027 B706       F                      LD     ?CL,A
0029 B606       F                      LD     A,?CL
002B BA04       F                      OR     A,?BL
002D 88                                PUSH   A
002E B605       F                      LD     A,?CH
0030 BA03       F                      OR     A,?BH
0032 B703       F                      LD     ?BH,A
0034 84                                POP    A
0035 B704       F                      LD     ?BL,A
0037 C65327                            LD     A,05327H
003A BA04       F                      OR     A,?BL
003C B703       F                      LD     ?BH,A
003E 5500035327 F                      MOV    05327H,?BH
              ; SOURCE LINE # 144 
0043 5F                                CLRW   X
0044 C65326                            LD     A,05326H
0047 97                                LD     XL,A
0048 9F                                LD     A,XL
0049 A48F                              AND    A,#08FH
004B 88                                PUSH   A
004C 9E                                LD     A,XH
004D A400                              AND    A,#000H
004F B703       F                      LD     ?BH,A
0051 84                                POP    A
0052 B704       F                      LD     ?BL,A
0054 5F                                CLRW   X
0055 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_OCMode + 01H ]
0057 97                                LD     XL,A
0058 9F                                LD     A,XL
0059 BA04       F                      OR     A,?BL
005B 88                                PUSH   A
005C 9E                                LD     A,XH
005D BA03       F                      OR     A,?BH
005F B703       F                      LD     ?BH,A
0061 84                                POP    A
0062 B704       F                      LD     ?BL,A
0064 5500045326 F                      MOV    05326H,?BL
              ; SOURCE LINE # 148 
0069 1E07       F                      LDW    X,(007H,SP)   ; [ TIM3_Pulse ]
006B 4F                                CLR    A
006C 01                                RRWA   X,A
006D 9F                                LD     A,XL
006E C7532F                            LD     0532FH,A
              ; SOURCE LINE # 149 
0071 7B08       F                      LD     A,(008H,SP)   ; [ TIM3_Pulse + 01H ]
0073 C75330                            LD     05330H,A
0076         ?EPILOG_0003:
0076 85                                POPW   X
0077 81                                RET    
              ; TIM3_OCMode  (size=2).  parameter in AUTO
              ; TIM3_OutputState (size=2).  parameter in AUTO
              ; TIM3_Pulse   unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM3_OCPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_OC2Init (END)

              ; FUNCTION ?TIM3_ICInit (BEGIN)
              ; Register-parameter TIM3_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 161 
0000 89                                PUSHW  X
              ; SOURCE LINE # 174 
0001 AE0001                            LDW    X,#00001H
0004 1301       F                      CPW    X,(001H,SP)   ; [ TIM3_Channel ]
0006 2713                              JREQ   ?ELSE_0001
              ; SOURCE LINE # 179 
0008 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM3_ICFilter ]
000A 88                                PUSH   A
000B 7B09       F                      LD     A,(009H,SP)   ; [ TIM3_ICSelection + 01H ]
000D 88                                PUSH   A
000E 7B08       F                      LD     A,(008H,SP)   ; [ TIM3_ICPolarity + 01H ]
0010 CD0000     F                      CALL   ?TI1_Config?STM8S_TIM3?S
0013 85                                POPW   X
              ; SOURCE LINE # 182 
0014 1E09       F                      LDW    X,(009H,SP)   ; [ TIM3_ICPrescaler ]
0016 CD0000     F                      CALL   ?TIM3_SetIC1Prescaler
0019 2011                              JRA    ?NXT_0001
001B         ?ELSE_0001:
              ; SOURCE LINE # 189 
001B 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM3_ICFilter ]
001D 88                                PUSH   A
001E 7B09       F                      LD     A,(009H,SP)   ; [ TIM3_ICSelection + 01H ]
0020 88                                PUSH   A
0021 7B08       F                      LD     A,(008H,SP)   ; [ TIM3_ICPolarity + 01H ]
0023 CD0000     F                      CALL   ?TI2_Config?STM8S_TIM3?S
0026 85                                POPW   X
              ; SOURCE LINE # 192 
0027 1E09       F                      LDW    X,(009H,SP)   ; [ TIM3_ICPrescaler ]
0029 CD0000     F                      CALL   ?TIM3_SetIC2Prescaler
002C         ?NXT_0001:

002C         ?EPILOG_0004:
002C 85                                POPW   X
002D 81                                RET    
              ; TIM3_Channel (size=2).  parameter in AUTO
              ; TIM3_ICPolarity (size=2).  parameter in AUTO
              ; TIM3_ICSelection (size=2).  parameter in AUTO
              ; TIM3_ICPrescaler (size=2).  parameter in AUTO
              ; TIM3_ICFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TIM3_ICInit (END)

              ; FUNCTION ?TIM3_PWMIConfig (BEGIN)
              ; Register-parameter TIM3_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 204 
0000 89                                PUSHW  X
0001 89                                PUSHW  X
              ; SOURCE LINE # 210 
0002 A600                              LD     A,#000H
0004 6B01       F                      LD     (001H,SP),A   ; [ icpolarity ]
              ; SOURCE LINE # 211 
0006 A601                              LD     A,#001H
0008 6B02       F                      LD     (002H,SP),A   ; [ icselection ]
              ; SOURCE LINE # 220 
000A AE0044                            LDW    X,#00044H
000D 1307       F                      CPW    X,(007H,SP)   ; [ TIM3_ICPolarity ]
000F 2706                              JREQ   ?ELSE_0005
              ; SOURCE LINE # 222 
0011 A644                              LD     A,#044H
0013 6B01       F                      LD     (001H,SP),A   ; [ icpolarity ]
0015 2004                              JRA    ?NXT_0005
0017         ?ELSE_0005:
              ; SOURCE LINE # 226 
0017 A600                              LD     A,#000H
0019 6B01       F                      LD     (001H,SP),A   ; [ icpolarity ]
001B         ?NXT_0005:
              ; SOURCE LINE # 230 
001B AE0001                            LDW    X,#00001H
001E 1309       F                      CPW    X,(009H,SP)   ; [ TIM3_ICSelection ]
0020 2606                              JRNE   ?ELSE_0006
              ; SOURCE LINE # 232 
0022 A602                              LD     A,#002H
0024 6B02       F                      LD     (002H,SP),A   ; [ icselection ]
0026 2004                              JRA    ?NXT_0006
0028         ?ELSE_0006:
              ; SOURCE LINE # 236 
0028 A601                              LD     A,#001H
002A 6B02       F                      LD     (002H,SP),A   ; [ icselection ]
002C         ?NXT_0006:
              ; SOURCE LINE # 239 
002C AE0001                            LDW    X,#00001H
002F 1303       F                      CPW    X,(003H,SP)   ; [ TIM3_Channel ]
0031 2724                              JREQ   ?ELSE_0007
              ; SOURCE LINE # 243 
0033 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM3_ICFilter ]
0035 88                                PUSH   A
0036 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM3_ICSelection + 01H ]
0038 88                                PUSH   A
0039 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM3_ICPolarity + 01H ]
003B CD0000     F                      CALL   ?TI1_Config?STM8S_TIM3?S
003E 85                                POPW   X
              ; SOURCE LINE # 246 
003F 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM3_ICPrescaler ]
0041 CD0000     F                      CALL   ?TIM3_SetIC1Prescaler
              ; SOURCE LINE # 249 
0044 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM3_ICFilter ]
0046 88                                PUSH   A
0047 7B03       F                      LD     A,(003H,SP)   ; [ icselection ]
0049 88                                PUSH   A
004A 7B03       F                      LD     A,(003H,SP)   ; [ icpolarity ]
004C CD0000     F                      CALL   ?TI2_Config?STM8S_TIM3?S
004F 85                                POPW   X
              ; SOURCE LINE # 252 
0050 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM3_ICPrescaler ]
0052 CD0000     F                      CALL   ?TIM3_SetIC2Prescaler
0055 2022                              JRA    ?NXT_0007
0057         ?ELSE_0007:
              ; SOURCE LINE # 258 
0057 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM3_ICFilter ]
0059 88                                PUSH   A
005A 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM3_ICSelection + 01H ]
005C 88                                PUSH   A
005D 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM3_ICPolarity + 01H ]
005F CD0000     F                      CALL   ?TI2_Config?STM8S_TIM3?S
0062 85                                POPW   X
              ; SOURCE LINE # 261 
0063 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM3_ICPrescaler ]
0065 CD0000     F                      CALL   ?TIM3_SetIC2Prescaler
              ; SOURCE LINE # 264 
0068 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM3_ICFilter ]
006A 88                                PUSH   A
006B 7B03       F                      LD     A,(003H,SP)   ; [ icselection ]
006D 88                                PUSH   A
006E 7B03       F                      LD     A,(003H,SP)   ; [ icpolarity ]
0070 CD0000     F                      CALL   ?TI1_Config?STM8S_TIM3?S
0073 85                                POPW   X
              ; SOURCE LINE # 267 
0074 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM3_ICPrescaler ]
0076 CD0000     F                      CALL   ?TIM3_SetIC1Prescaler
0079         ?NXT_0007:

0079         ?EPILOG_0005:
0079 5B04                              ADD    SP,#004H
007B 81                                RET    
              ; TIM3_Channel (size=2).  parameter in AUTO
              ; TIM3_ICPolarity (size=2).  parameter in AUTO
              ; TIM3_ICSelection (size=2).  parameter in AUTO
              ; TIM3_ICPrescaler (size=2).  parameter in AUTO
              ; TIM3_ICFilter unsigned char  (size=1).  parameter in AUTO
              ; icpolarity   unsigned char  (size=1). Automatic variable  in AUTO
              ; icselection  unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM3_PWMIConfig (END)

              ; FUNCTION ?TIM3_Cmd (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 278 
0000 89                                PUSHW  X
              ; SOURCE LINE # 284 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0009
              ; SOURCE LINE # 286 
0005 A601                              LD     A,#001H
0007 CA5320                            OR     A,05320H
000A B703       F                      LD     ?BH,A
000C 5500035320 F                      MOV    05320H,?BH
0011 200C                              JRA    ?NXT_0009
0013         ?ELSE_0009:
              ; SOURCE LINE # 290 
0013 A6FE                              LD     A,#0FEH
0015 C45320                            AND    A,05320H
0018 B703       F                      LD     ?BH,A
001A 5500035320 F                      MOV    05320H,?BH
001F         ?NXT_0009:

001F         ?EPILOG_0006:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_Cmd (END)

              ; FUNCTION ?TIM3_ITConfig (BEGIN)
              ; Register-parameter TIM3_IT (XW) is relocated (auto)
              ; SOURCE LINE # 307 
0000 89                                PUSHW  X
              ; SOURCE LINE # 313 
0001 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0011
              ; SOURCE LINE # 316 
0005 C65321                            LD     A,05321H
0008 1A02       F                      OR     A,(002H,SP)   ; [ TIM3_IT + 01H ]
000A B703       F                      LD     ?BH,A
000C 5500035321 F                      MOV    05321H,?BH
0011 200E                              JRA    ?NXT_0011
0013         ?ELSE_0011:
              ; SOURCE LINE # 321 
0013 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_IT ]
0015 53                                CPLW   X
0016 9F                                LD     A,XL
0017 C45321                            AND    A,05321H
001A B703       F                      LD     ?BH,A
001C 5500035321 F                      MOV    05321H,?BH
0021         ?NXT_0011:

0021         ?EPILOG_0007:
0021 85                                POPW   X
0022 81                                RET    
              ; TIM3_IT      (size=2).  parameter in AUTO
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_ITConfig (END)

              ; FUNCTION ?TIM3_UpdateDisableConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 332 
0000 89                                PUSHW  X
              ; SOURCE LINE # 338 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0013
              ; SOURCE LINE # 340 
0005 A602                              LD     A,#002H
0007 CA5320                            OR     A,05320H
000A B703       F                      LD     ?BH,A
000C 5500035320 F                      MOV    05320H,?BH
0011 200C                              JRA    ?NXT_0013
0013         ?ELSE_0013:
              ; SOURCE LINE # 344 
0013 A6FD                              LD     A,#0FDH
0015 C45320                            AND    A,05320H
0018 B703       F                      LD     ?BH,A
001A 5500035320 F                      MOV    05320H,?BH
001F         ?NXT_0013:

001F         ?EPILOG_0008:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_UpdateDisableConfig (END)

              ; FUNCTION ?TIM3_UpdateRequestConfig (BEGIN)
              ; Register-parameter TIM3_UpdateSource (XW) is relocated (auto)
              ; SOURCE LINE # 356 
0000 89                                PUSHW  X
              ; SOURCE LINE # 362 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_UpdateSource ]
0003 270E                              JREQ   ?ELSE_0015
              ; SOURCE LINE # 364 
0005 A604                              LD     A,#004H
0007 CA5320                            OR     A,05320H
000A B703       F                      LD     ?BH,A
000C 5500035320 F                      MOV    05320H,?BH
0011 200C                              JRA    ?NXT_0015
0013         ?ELSE_0015:
              ; SOURCE LINE # 368 
0013 A6FB                              LD     A,#0FBH
0015 C45320                            AND    A,05320H
0018 B703       F                      LD     ?BH,A
001A 5500035320 F                      MOV    05320H,?BH
001F         ?NXT_0015:

001F         ?EPILOG_0009:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM3_UpdateSource (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_UpdateRequestConfig (END)

              ; FUNCTION ?TIM3_SelectOnePulseMode (BEGIN)
              ; Register-parameter TIM3_OPMode (XW) is relocated (auto)
              ; SOURCE LINE # 381 
0000 89                                PUSHW  X
              ; SOURCE LINE # 387 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_OPMode ]
0003 270E                              JREQ   ?ELSE_0017
              ; SOURCE LINE # 389 
0005 A608                              LD     A,#008H
0007 CA5320                            OR     A,05320H
000A B703       F                      LD     ?BH,A
000C 5500035320 F                      MOV    05320H,?BH
0011 200C                              JRA    ?NXT_0017
0013         ?ELSE_0017:
              ; SOURCE LINE # 393 
0013 A6F7                              LD     A,#0F7H
0015 C45320                            AND    A,05320H
0018 B703       F                      LD     ?BH,A
001A 5500035320 F                      MOV    05320H,?BH
001F         ?NXT_0017:

001F         ?EPILOG_0010:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM3_OPMode  (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_SelectOnePulseMode (END)

              ; FUNCTION ?TIM3_PrescalerConfig (BEGIN)
              ; Register-parameter Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 427 
0000 89                                PUSHW  X
              ; SOURCE LINE # 435 
0001 7B02       F                      LD     A,(002H,SP)   ; [ Prescaler + 01H ]
0003 C7532A                            LD     0532AH,A
              ; SOURCE LINE # 438 
0006 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_PSCReloadMode + 01H ]
0008 C75324                            LD     05324H,A
000B         ?EPILOG_0011:
000B 85                                POPW   X
000C 81                                RET    
              ; Prescaler    (size=2).  parameter in AUTO
              ; TIM3_PSCReloadMode (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_PrescalerConfig (END)

              ; FUNCTION ?TIM3_ForcedOC1Config (BEGIN)
              ; Register-parameter TIM3_ForcedAction (XW) is relocated (auto)
              ; SOURCE LINE # 450 
0000 89                                PUSHW  X
              ; SOURCE LINE # 456 
0001 5F                                CLRW   X
0002 C65325                            LD     A,05325H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_ForcedAction + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045325 F                      MOV    05325H,?BL
0027         ?EPILOG_0012:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM3_ForcedAction (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_ForcedOC1Config (END)

              ; FUNCTION ?TIM3_ForcedOC2Config (BEGIN)
              ; Register-parameter TIM3_ForcedAction (XW) is relocated (auto)
              ; SOURCE LINE # 468 
0000 89                                PUSHW  X
              ; SOURCE LINE # 474 
0001 5F                                CLRW   X
0002 C65326                            LD     A,05326H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_ForcedAction + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045326 F                      MOV    05326H,?BL
0027         ?EPILOG_0013:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM3_ForcedAction (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_ForcedOC2Config (END)

              ; FUNCTION ?TIM3_ARRPreloadConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 484 
0000 89                                PUSHW  X
              ; SOURCE LINE # 490 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0019
              ; SOURCE LINE # 492 
0005 A680                              LD     A,#080H
0007 CA5320                            OR     A,05320H
000A B703       F                      LD     ?BH,A
000C 5500035320 F                      MOV    05320H,?BH
0011 200C                              JRA    ?NXT_0019
0013         ?ELSE_0019:
              ; SOURCE LINE # 496 
0013 A67F                              LD     A,#07FH
0015 C45320                            AND    A,05320H
0018 B703       F                      LD     ?BH,A
001A 5500035320 F                      MOV    05320H,?BH
001F         ?NXT_0019:

001F         ?EPILOG_0014:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_ARRPreloadConfig (END)

              ; FUNCTION ?TIM3_OC1PreloadConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 507 
0000 89                                PUSHW  X
              ; SOURCE LINE # 513 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0021
              ; SOURCE LINE # 515 
0005 A608                              LD     A,#008H
0007 CA5325                            OR     A,05325H
000A B703       F                      LD     ?BH,A
000C 5500035325 F                      MOV    05325H,?BH
0011 200C                              JRA    ?NXT_0021
0013         ?ELSE_0021:
              ; SOURCE LINE # 519 
0013 A6F7                              LD     A,#0F7H
0015 C45325                            AND    A,05325H
0018 B703       F                      LD     ?BH,A
001A 5500035325 F                      MOV    05325H,?BH
001F         ?NXT_0021:

001F         ?EPILOG_0015:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_OC1PreloadConfig (END)

              ; FUNCTION ?TIM3_OC2PreloadConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 530 
0000 89                                PUSHW  X
              ; SOURCE LINE # 536 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0023
              ; SOURCE LINE # 538 
0005 A608                              LD     A,#008H
0007 CA5326                            OR     A,05326H
000A B703       F                      LD     ?BH,A
000C 5500035326 F                      MOV    05326H,?BH
0011 200C                              JRA    ?NXT_0023
0013         ?ELSE_0023:
              ; SOURCE LINE # 542 
0013 A6F7                              LD     A,#0F7H
0015 C45326                            AND    A,05326H
0018 B703       F                      LD     ?BH,A
001A 5500035326 F                      MOV    05326H,?BH
001F         ?NXT_0023:

001F         ?EPILOG_0016:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_OC2PreloadConfig (END)

              ; FUNCTION ?TIM3_GenerateEvent (BEGIN)
              ; Register-parameter TIM3_EventSource (XW) is relocated (auto)
              ; SOURCE LINE # 555 
0000 89                                PUSHW  X
              ; SOURCE LINE # 561 
0001 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_EventSource + 01H ]
0003 C75324                            LD     05324H,A
0006         ?EPILOG_0017:
0006 85                                POPW   X
0007 81                                RET    
              ; TIM3_EventSource (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_GenerateEvent (END)

              ; FUNCTION ?TIM3_OC1PolarityConfig (BEGIN)
              ; Register-parameter TIM3_OCPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 573 
0000 89                                PUSHW  X
              ; SOURCE LINE # 579 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_OCPolarity ]
0003 270E                              JREQ   ?ELSE_0025
              ; SOURCE LINE # 581 
0005 A602                              LD     A,#002H
0007 CA5327                            OR     A,05327H
000A B703       F                      LD     ?BH,A
000C 5500035327 F                      MOV    05327H,?BH
0011 200C                              JRA    ?NXT_0025
0013         ?ELSE_0025:
              ; SOURCE LINE # 585 
0013 A6FD                              LD     A,#0FDH
0015 C45327                            AND    A,05327H
0018 B703       F                      LD     ?BH,A
001A 5500035327 F                      MOV    05327H,?BH
001F         ?NXT_0025:

001F         ?EPILOG_0018:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM3_OCPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_OC1PolarityConfig (END)

              ; FUNCTION ?TIM3_OC2PolarityConfig (BEGIN)
              ; Register-parameter TIM3_OCPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 598 
0000 89                                PUSHW  X
              ; SOURCE LINE # 604 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_OCPolarity ]
0003 270E                              JREQ   ?ELSE_0027
              ; SOURCE LINE # 606 
0005 A620                              LD     A,#020H
0007 CA5327                            OR     A,05327H
000A B703       F                      LD     ?BH,A
000C 5500035327 F                      MOV    05327H,?BH
0011 200C                              JRA    ?NXT_0027
0013         ?ELSE_0027:
              ; SOURCE LINE # 610 
0013 A6DF                              LD     A,#0DFH
0015 C45327                            AND    A,05327H
0018 B703       F                      LD     ?BH,A
001A 5500035327 F                      MOV    05327H,?BH
001F         ?NXT_0027:

001F         ?EPILOG_0019:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM3_OCPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_OC2PolarityConfig (END)

              ; FUNCTION ?TIM3_CCxCmd (BEGIN)
              ; Register-parameter TIM3_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 625 
0000 89                                PUSHW  X
              ; SOURCE LINE # 631 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_Channel ]
0003 2620                              JRNE   ?ELSE_0031
              ; SOURCE LINE # 634 
0005 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
0007 270E                              JREQ   ?ELSE_0032
              ; SOURCE LINE # 636 
0009 A601                              LD     A,#001H
000B CA5327                            OR     A,05327H
000E B703       F                      LD     ?BH,A
0010 5500035327 F                      MOV    05327H,?BH
0015 200C                              JRA    ?NXT_0032
0017         ?ELSE_0032:
              ; SOURCE LINE # 640 
0017 A6FE                              LD     A,#0FEH
0019 C45327                            AND    A,05327H
001C B703       F                      LD     ?BH,A
001E 5500035327 F                      MOV    05327H,?BH
0023         ?NXT_0032:
0023 201E                              JRA    ?NXT_0031
0025         ?ELSE_0031:
              ; SOURCE LINE # 647 
0025 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
0027 270E                              JREQ   ?ELSE_0033
              ; SOURCE LINE # 649 
0029 A610                              LD     A,#010H
002B CA5327                            OR     A,05327H
002E B703       F                      LD     ?BH,A
0030 5500035327 F                      MOV    05327H,?BH
0035 200C                              JRA    ?NXT_0033
0037         ?ELSE_0033:
              ; SOURCE LINE # 653 
0037 A6EF                              LD     A,#0EFH
0039 C45327                            AND    A,05327H
003C B703       F                      LD     ?BH,A
003E 5500035327 F                      MOV    05327H,?BH
0043         ?NXT_0033:

0043         ?NXT_0031:

0043         ?EPILOG_0020:
0043 85                                POPW   X
0044 81                                RET    
              ; TIM3_Channel (size=2).  parameter in AUTO
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_CCxCmd (END)

              ; FUNCTION ?TIM3_SelectOCxM (BEGIN)
              ; Register-parameter TIM3_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 678 
0000 89                                PUSHW  X
              ; SOURCE LINE # 684 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_Channel ]
0003 2634                              JRNE   ?ELSE_0035
              ; SOURCE LINE # 687 
0005 A6FE                              LD     A,#0FEH
0007 C45327                            AND    A,05327H
000A B703       F                      LD     ?BH,A
000C 5500035327 F                      MOV    05327H,?BH
              ; SOURCE LINE # 690 
0011 5F                                CLRW   X
0012 C65325                            LD     A,05325H
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 A48F                              AND    A,#08FH
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B A400                              AND    A,#000H
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5F                                CLRW   X
0023 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_OCMode + 01H ]
0025 97                                LD     XL,A
0026 9F                                LD     A,XL
0027 BA04       F                      OR     A,?BL
0029 88                                PUSH   A
002A 9E                                LD     A,XH
002B BA03       F                      OR     A,?BH
002D B703       F                      LD     ?BH,A
002F 84                                POP    A
0030 B704       F                      LD     ?BL,A
0032 5500045325 F                      MOV    05325H,?BL
0037 2032                              JRA    ?NXT_0035
0039         ?ELSE_0035:
              ; SOURCE LINE # 695 
0039 A6EF                              LD     A,#0EFH
003B C45327                            AND    A,05327H
003E B703       F                      LD     ?BH,A
0040 5500035327 F                      MOV    05327H,?BH
              ; SOURCE LINE # 698 
0045 5F                                CLRW   X
0046 C65326                            LD     A,05326H
0049 97                                LD     XL,A
004A 9F                                LD     A,XL
004B A48F                              AND    A,#08FH
004D 88                                PUSH   A
004E 9E                                LD     A,XH
004F A400                              AND    A,#000H
0051 B703       F                      LD     ?BH,A
0053 84                                POP    A
0054 B704       F                      LD     ?BL,A
0056 5F                                CLRW   X
0057 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_OCMode + 01H ]
0059 97                                LD     XL,A
005A 9F                                LD     A,XL
005B BA04       F                      OR     A,?BL
005D 88                                PUSH   A
005E 9E                                LD     A,XH
005F BA03       F                      OR     A,?BH
0061 B703       F                      LD     ?BH,A
0063 84                                POP    A
0064 B704       F                      LD     ?BL,A
0066 5500045326 F                      MOV    05326H,?BL
006B         ?NXT_0035:

006B         ?EPILOG_0021:
006B 85                                POPW   X
006C 81                                RET    
              ; TIM3_Channel (size=2).  parameter in AUTO
              ; TIM3_OCMode  (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_SelectOCxM (END)

              ; FUNCTION ?TIM3_SetCounter (BEGIN)
              ; Register-parameter Counter (XW) is relocated (auto)
              ; SOURCE LINE # 709 
0000 89                                PUSHW  X
              ; SOURCE LINE # 712 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Counter ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C75328                            LD     05328H,A
              ; SOURCE LINE # 713 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Counter + 01H ]
000B C75329                            LD     05329H,A
000E         ?EPILOG_0022:
000E 85                                POPW   X
000F 81                                RET    
              ; Counter      unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM3_SetCounter (END)

              ; FUNCTION ?TIM3_SetAutoreload (BEGIN)
              ; Register-parameter Autoreload (XW) is relocated (auto)
              ; SOURCE LINE # 724 
0000 89                                PUSHW  X
              ; SOURCE LINE # 727 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Autoreload ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C7532B                            LD     0532BH,A
              ; SOURCE LINE # 728 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Autoreload + 01H ]
000B C7532C                            LD     0532CH,A
000E         ?EPILOG_0023:
000E 85                                POPW   X
000F 81                                RET    
              ; Autoreload   unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM3_SetAutoreload (END)

              ; FUNCTION ?TIM3_SetCompare1 (BEGIN)
              ; Register-parameter Compare1 (XW) is relocated (auto)
              ; SOURCE LINE # 738 
0000 89                                PUSHW  X
              ; SOURCE LINE # 741 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Compare1 ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C7532D                            LD     0532DH,A
              ; SOURCE LINE # 742 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Compare1 + 01H ]
000B C7532E                            LD     0532EH,A
000E         ?EPILOG_0024:
000E 85                                POPW   X
000F 81                                RET    
              ; Compare1     unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM3_SetCompare1 (END)

              ; FUNCTION ?TIM3_SetCompare2 (BEGIN)
              ; Register-parameter Compare2 (XW) is relocated (auto)
              ; SOURCE LINE # 752 
0000 89                                PUSHW  X
              ; SOURCE LINE # 755 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Compare2 ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C7532F                            LD     0532FH,A
              ; SOURCE LINE # 756 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Compare2 + 01H ]
000B C75330                            LD     05330H,A
000E         ?EPILOG_0025:
000E 85                                POPW   X
000F 81                                RET    
              ; Compare2     unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM3_SetCompare2 (END)

              ; FUNCTION ?TIM3_SetIC1Prescaler (BEGIN)
              ; Register-parameter TIM3_IC1Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 770 
0000 89                                PUSHW  X
              ; SOURCE LINE # 776 
0001 5F                                CLRW   X
0002 C65325                            LD     A,05325H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A4F3                              AND    A,#0F3H
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_IC1Prescaler + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045325 F                      MOV    05325H,?BL
0027         ?EPILOG_0026:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM3_IC1Prescaler (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_SetIC1Prescaler (END)

              ; FUNCTION ?TIM3_SetIC2Prescaler (BEGIN)
              ; Register-parameter TIM3_IC2Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 789 
0000 89                                PUSHW  X
              ; SOURCE LINE # 795 
0001 5F                                CLRW   X
0002 C65326                            LD     A,05326H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A4F3                              AND    A,#0F3H
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_IC2Prescaler + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045326 F                      MOV    05326H,?BL
0027         ?EPILOG_0027:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM3_IC2Prescaler (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_SetIC2Prescaler (END)

              ; FUNCTION ?TIM3_GetCapture1 (BEGIN)
              ; SOURCE LINE # 803 
0000 5204                              SUB    SP,#004H
              ; SOURCE LINE # 806 
0002 AE0000                            LDW    X,#00000H
0005 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr1 ]
              ; SOURCE LINE # 807 
0007 A600                              LD     A,#000H
0009 6B03       F                      LD     (003H,SP),A   ; [ tmpccr1l ]
000B A600                              LD     A,#000H
000D 6B04       F                      LD     (004H,SP),A   ; [ tmpccr1h ]
              ; SOURCE LINE # 809 
000F C6532D                            LD     A,0532DH
0012 6B04       F                      LD     (004H,SP),A   ; [ tmpccr1h ]
              ; SOURCE LINE # 810 
0014 C6532E                            LD     A,0532EH
0017 6B03       F                      LD     (003H,SP),A   ; [ tmpccr1l ]
              ; SOURCE LINE # 812 
0019 5F                                CLRW   X
001A 7B03       F                      LD     A,(003H,SP)   ; [ tmpccr1l ]
001C 97                                LD     XL,A
001D 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr1 ]
              ; SOURCE LINE # 813 
001F 5F                                CLRW   X
0020 7B04       F                      LD     A,(004H,SP)   ; [ tmpccr1h ]
0022 97                                LD     XL,A
0023 4F                                CLR    A
0024 02                                RLWA   X,A
0025 9F                                LD     A,XL
0026 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr1 + 01H ]
0028 88                                PUSH   A
0029 9E                                LD     A,XH
002A 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr1 ]
002C B703       F                      LD     ?BH,A
002E 84                                POP    A
002F B704       F                      LD     ?BL,A
0031 BE02       F                      LDW    X,?BH.w
0033 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr1 ]
              ; SOURCE LINE # 815 
0035 1E01       F                      LDW    X,(001H,SP)   ; [ tmpccr1 ]
0037         ?EPILOG_0028:
0037 5B04                              ADD    SP,#004H
0039 81                                RET    
              ; tmpccr1      unsigned short  (size=2-Alg). Automatic variable  in AUTO
              ; tmpccr1l     unsigned char  (size=1). Automatic variable  in AUTO
              ; tmpccr1h     unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM3_GetCapture1 (END)

              ; FUNCTION ?TIM3_GetCapture2 (BEGIN)
              ; SOURCE LINE # 824 
0000 5204                              SUB    SP,#004H
              ; SOURCE LINE # 827 
0002 AE0000                            LDW    X,#00000H
0005 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr2 ]
              ; SOURCE LINE # 828 
0007 A600                              LD     A,#000H
0009 6B03       F                      LD     (003H,SP),A   ; [ tmpccr2l ]
000B A600                              LD     A,#000H
000D 6B04       F                      LD     (004H,SP),A   ; [ tmpccr2h ]
              ; SOURCE LINE # 830 
000F C6532F                            LD     A,0532FH
0012 6B04       F                      LD     (004H,SP),A   ; [ tmpccr2h ]
              ; SOURCE LINE # 831 
0014 C65330                            LD     A,05330H
0017 6B03       F                      LD     (003H,SP),A   ; [ tmpccr2l ]
              ; SOURCE LINE # 833 
0019 5F                                CLRW   X
001A 7B03       F                      LD     A,(003H,SP)   ; [ tmpccr2l ]
001C 97                                LD     XL,A
001D 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr2 ]
              ; SOURCE LINE # 834 
001F 5F                                CLRW   X
0020 7B04       F                      LD     A,(004H,SP)   ; [ tmpccr2h ]
0022 97                                LD     XL,A
0023 4F                                CLR    A
0024 02                                RLWA   X,A
0025 9F                                LD     A,XL
0026 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr2 + 01H ]
0028 88                                PUSH   A
0029 9E                                LD     A,XH
002A 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr2 ]
002C B703       F                      LD     ?BH,A
002E 84                                POP    A
002F B704       F                      LD     ?BL,A
0031 BE02       F                      LDW    X,?BH.w
0033 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr2 ]
              ; SOURCE LINE # 836 
0035 1E01       F                      LDW    X,(001H,SP)   ; [ tmpccr2 ]
0037         ?EPILOG_0029:
0037 5B04                              ADD    SP,#004H
0039 81                                RET    
              ; tmpccr2      unsigned short  (size=2-Alg). Automatic variable  in AUTO
              ; tmpccr2l     unsigned char  (size=1). Automatic variable  in AUTO
              ; tmpccr2h     unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM3_GetCapture2 (END)

              ; FUNCTION ?TIM3_GetCounter (BEGIN)
              ; SOURCE LINE # 848 
0000 5F                                CLRW   X
0001 C65328                            LD     A,05328H
0004 97                                LD     XL,A
0005 4F                                CLR    A
0006 02                                RLWA   X,A
0007 89                                PUSHW  X
0008 5F                                CLRW   X
0009 C65329                            LD     A,05329H
000C 97                                LD     XL,A
000D BF02       F                      LDW    ?BH.w,X
000F 85                                POPW   X
0010 BF03       F                      LDW    ?CH.w,X
0012 B606       F                      LD     A,?CL
0014 BA04       F                      OR     A,?BL
0016 88                                PUSH   A
0017 B605       F                      LD     A,?CH
0019 BA03       F                      OR     A,?BH
001B 95                                LD     XH,A
001C 84                                POP    A
001D 97                                LD     XL,A
001E         ?EPILOG_0030:
001E 81                                RET    

              ; FUNCTION ?TIM3_GetCounter (END)

              ; FUNCTION ?TIM3_GetPrescaler (BEGIN)
              ; SOURCE LINE # 861 
0000 5F                                CLRW   X
0001 C6532A                            LD     A,0532AH
0004 97                                LD     XL,A
0005         ?EPILOG_0031:
0005 81                                RET    

              ; FUNCTION ?TIM3_GetPrescaler (END)

              ; FUNCTION ?TIM3_GetFlagStatus (BEGIN)
              ; Register-parameter TIM3_FLAG (XW) is relocated (auto)
              ; SOURCE LINE # 876 
0000 89                                PUSHW  X
0001 5204                              SUB    SP,#004H
              ; SOURCE LINE # 878 
0003 AE0000                            LDW    X,#00000H
0006 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
              ; SOURCE LINE # 884 
0008 7B06       F                      LD     A,(006H,SP)   ; [ TIM3_FLAG + 01H ]
000A 6B03       F                      LD     (003H,SP),A   ; [ tim3_flag_l ]
              ; SOURCE LINE # 885 
000C 1E05       F                      LDW    X,(005H,SP)   ; [ TIM3_FLAG ]
000E A608                              LD     A,#008H
0010 CD0000     F                      CALL   ?C?sra168
0013 9F                                LD     A,XL
0014 6B04       F                      LD     (004H,SP),A   ; [ tim3_flag_h ]
              ; SOURCE LINE # 887 
0016 5F                                CLRW   X
0017 7B04       F                      LD     A,(004H,SP)   ; [ tim3_flag_h ]
0019 97                                LD     XL,A
001A 89                                PUSHW  X
001B 5F                                CLRW   X
001C C65323                            LD     A,05323H
001F 97                                LD     XL,A
0020 BF02       F                      LDW    ?BH.w,X
0022 85                                POPW   X
0023 BF03       F                      LDW    ?CH.w,X
0025 B606       F                      LD     A,?CL
0027 B404       F                      AND    A,?BL
0029 88                                PUSH   A
002A B605       F                      LD     A,?CH
002C B403       F                      AND    A,?BH
002E B703       F                      LD     ?BH,A
0030 84                                POP    A
0031 B704       F                      LD     ?BL,A
0033 BE02       F                      LDW    X,?BH.w
0035 89                                PUSHW  X
0036 5F                                CLRW   X
0037 7B05       F                      LD     A,(005H,SP)   ; [ tim3_flag_l ]
0039 97                                LD     XL,A
003A 89                                PUSHW  X
003B 5F                                CLRW   X
003C C65322                            LD     A,05322H
003F 97                                LD     XL,A
0040 BF03       F                      LDW    ?CH.w,X
0042 85                                POPW   X
0043 BF02       F                      LDW    ?BH.w,X
0045 B604       F                      LD     A,?BL
0047 B406       F                      AND    A,?CL
0049 88                                PUSH   A
004A B603       F                      LD     A,?BH
004C B405       F                      AND    A,?CH
004E B705       F                      LD     ?CH,A
0050 84                                POP    A
0051 B706       F                      LD     ?CL,A
0053 85                                POPW   X
0054 BF02       F                      LDW    ?BH.w,X
0056 B604       F                      LD     A,?BL
0058 BA06       F                      OR     A,?CL
005A 88                                PUSH   A
005B B603       F                      LD     A,?BH
005D BA05       F                      OR     A,?CH
005F B703       F                      LD     ?BH,A
0061 84                                POP    A
0062 B704       F                      LD     ?BL,A
0064 BE02       F                      LDW    X,?BH.w
0066 2707                              JREQ   ?ELSE_0037
0068         ?NXT_0039:
              ; SOURCE LINE # 889 
0068 AE0001                            LDW    X,#00001H
006B 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
006D 2005                              JRA    ?NXT_0038
006F         ?ELSE_0037:
              ; SOURCE LINE # 893 
006F AE0000                            LDW    X,#00000H
0072 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
0074         ?NXT_0038:
              ; SOURCE LINE # 895 
0074 1E01       F                      LDW    X,(001H,SP)   ; [ bitstatus ]
0076         ?EPILOG_0032:
0076 5B06                              ADD    SP,#006H
0078 81                                RET    
              ; TIM3_FLAG    (size=2).  parameter in AUTO
              ; bitstatus    (size=2). Automatic variable  in AUTO volatile
              ; tim3_flag_l  unsigned char  (size=1). Automatic variable  in AUTO volatile
              ; tim3_flag_h  unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM3_GetFlagStatus (END)

              ; FUNCTION ?TIM3_ClearFlag (BEGIN)
              ; Register-parameter TIM3_FLAG (XW) is relocated (auto)
              ; SOURCE LINE # 910 
0000 89                                PUSHW  X
              ; SOURCE LINE # 916 
0001 5F                                CLRW   X
0002 7B02       F                      LD     A,(002H,SP)   ; [ TIM3_FLAG + 01H ]
0004 97                                LD     XL,A
0005 53                                CPLW   X
0006 9F                                LD     A,XL
0007 C75322                            LD     05322H,A
              ; SOURCE LINE # 917 
000A 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_FLAG ]
000C A608                              LD     A,#008H
000E CD0000     F                      CALL   ?C?sra168
0011 9F                                LD     A,XL
0012 5F                                CLRW   X
0013 97                                LD     XL,A
0014 53                                CPLW   X
0015 9F                                LD     A,XL
0016 C75323                            LD     05323H,A
0019         ?EPILOG_0033:
0019 85                                POPW   X
001A 81                                RET    
              ; TIM3_FLAG    (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_ClearFlag (END)

              ; FUNCTION ?TIM3_GetITStatus (BEGIN)
              ; Register-parameter TIM3_IT (XW) is relocated (auto)
              ; SOURCE LINE # 931 
0000 89                                PUSHW  X
0001 5204                              SUB    SP,#004H
              ; SOURCE LINE # 933 
0003 AE0000                            LDW    X,#00000H
0006 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
              ; SOURCE LINE # 934 
0008 A600                              LD     A,#000H
000A 6B03       F                      LD     (003H,SP),A   ; [ TIM3_itStatus ]
000C A600                              LD     A,#000H
000E 6B04       F                      LD     (004H,SP),A   ; [ TIM3_itEnable ]
              ; SOURCE LINE # 939 
0010 5F                                CLRW   X
0011 C65322                            LD     A,05322H
0014 97                                LD     XL,A
0015 9F                                LD     A,XL
0016 1406       F                      AND    A,(006H,SP)   ; [ TIM3_IT + 01H ]
0018 88                                PUSH   A
0019 9E                                LD     A,XH
001A 1406       F                      AND    A,(006H,SP)   ; [ TIM3_IT ]
001C B703       F                      LD     ?BH,A
001E 84                                POP    A
001F B704       F                      LD     ?BL,A
0021 B604       F                      LD     A,?BL
0023 6B03       F                      LD     (003H,SP),A   ; [ TIM3_itStatus ]
              ; SOURCE LINE # 941 
0025 5F                                CLRW   X
0026 C65321                            LD     A,05321H
0029 97                                LD     XL,A
002A 9F                                LD     A,XL
002B 1406       F                      AND    A,(006H,SP)   ; [ TIM3_IT + 01H ]
002D 88                                PUSH   A
002E 9E                                LD     A,XH
002F 1406       F                      AND    A,(006H,SP)   ; [ TIM3_IT ]
0031 B703       F                      LD     ?BH,A
0033 84                                POP    A
0034 B704       F                      LD     ?BL,A
0036 B604       F                      LD     A,?BL
0038 6B04       F                      LD     (004H,SP),A   ; [ TIM3_itEnable ]
              ; SOURCE LINE # 943 
003A A600                              LD     A,#000H
003C 1103       F                      CP     A,(003H,SP)   ; [ TIM3_itStatus ]
003E 270D                              JREQ   ?ELSE_0039
0040 A600                              LD     A,#000H
0042 1104       F                      CP     A,(004H,SP)   ; [ TIM3_itEnable ]
0044 2707                              JREQ   ?ELSE_0039
0046         ?LAB_0001:
              ; SOURCE LINE # 945 
0046 AE0001                            LDW    X,#00001H
0049 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
004B 2005                              JRA    ?NXT_0041
004D         ?ELSE_0039:
              ; SOURCE LINE # 949 
004D AE0000                            LDW    X,#00000H
0050 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
0052         ?NXT_0041:
              ; SOURCE LINE # 951 
0052 1E01       F                      LDW    X,(001H,SP)   ; [ bitstatus ]
0054         ?EPILOG_0034:
0054 5B06                              ADD    SP,#006H
0056 81                                RET    
              ; TIM3_IT      (size=2).  parameter in AUTO
              ; bitstatus    (size=2). Automatic variable  in AUTO volatile
              ; TIM3_itStatus unsigned char  (size=1). Automatic variable  in AUTO volatile
              ; TIM3_itEnable unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM3_GetITStatus (END)

              ; FUNCTION ?TIM3_ClearITPendingBit (BEGIN)
              ; Register-parameter TIM3_IT (XW) is relocated (auto)
              ; SOURCE LINE # 964 
0000 89                                PUSHW  X
              ; SOURCE LINE # 970 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM3_IT ]
0003 53                                CPLW   X
0004 9F                                LD     A,XL
0005 C75322                            LD     05322H,A
0008         ?EPILOG_0035:
0008 85                                POPW   X
0009 81                                RET    
              ; TIM3_IT      (size=2).  parameter in AUTO

              ; FUNCTION ?TIM3_ClearITPendingBit (END)

              ; FUNCTION ?TI1_Config?STM8S_TIM3?S (BEGIN)
              ; Register-parameter TIM3_ICPolarity (A) is relocated (auto)
              ; SOURCE LINE # 990 
0000 88                                PUSH   A
              ; SOURCE LINE # 995 
0001 A6FE                              LD     A,#0FEH
0003 C45327                            AND    A,05327H
0006 B703       F                      LD     ?BH,A
0008 5500035327 F                      MOV    05327H,?BH
              ; SOURCE LINE # 998 
000D 5F                                CLRW   X
000E C65325                            LD     A,05325H
0011 97                                LD     XL,A
0012 9F                                LD     A,XL
0013 A40C                              AND    A,#00CH
0015 88                                PUSH   A
0016 9E                                LD     A,XH
0017 A400                              AND    A,#000H
0019 B703       F                      LD     ?BH,A
001B 84                                POP    A
001C B704       F                      LD     ?BL,A
001E BE02       F                      LDW    X,?BH.w
0020 89                                PUSHW  X
0021 5F                                CLRW   X
0022 7B07       F                      LD     A,(007H,SP)   ; [ TIM3_ICFilter ]
0024 97                                LD     XL,A
0025 A610                              LD     A,#010H
0027 42                                MUL    X,A
0028 4F                                CLR    A
0029 95                                LD     XH,A
002A 89                                PUSHW  X
002B 5F                                CLRW   X
002C 7B08       F                      LD     A,(008H,SP)   ; [ TIM3_ICSelection ]
002E 97                                LD     XL,A
002F BF03       F                      LDW    ?CH.w,X
0031 85                                POPW   X
0032 BF02       F                      LDW    ?BH.w,X
0034 B604       F                      LD     A,?BL
0036 BA06       F                      OR     A,?CL
0038 88                                PUSH   A
0039 B603       F                      LD     A,?BH
003B BA05       F                      OR     A,?CH
003D B705       F                      LD     ?CH,A
003F 84                                POP    A
0040 B706       F                      LD     ?CL,A
0042 5F                                CLRW   X
0043 B606       F                      LD     A,?CL
0045 97                                LD     XL,A
0046 BF02       F                      LDW    ?BH.w,X
0048 85                                POPW   X
0049 BF03       F                      LDW    ?CH.w,X
004B B606       F                      LD     A,?CL
004D BA04       F                      OR     A,?BL
004F 88                                PUSH   A
0050 B605       F                      LD     A,?CH
0052 BA03       F                      OR     A,?BH
0054 B703       F                      LD     ?BH,A
0056 84                                POP    A
0057 B704       F                      LD     ?BL,A
0059 5500045325 F                      MOV    05325H,?BL
              ; SOURCE LINE # 1001 
005E 0D01       F                      TNZ    (001H,SP)   ; [ TIM3_ICPolarity ]
0060 270E                              JREQ   ?ELSE_0041
              ; SOURCE LINE # 1003 
0062 A602                              LD     A,#002H
0064 CA5327                            OR     A,05327H
0067 B703       F                      LD     ?BH,A
0069 5500035327 F                      MOV    05327H,?BH
006E 200C                              JRA    ?NXT_0043
0070         ?ELSE_0041:
              ; SOURCE LINE # 1007 
0070 A6FD                              LD     A,#0FDH
0072 C45327                            AND    A,05327H
0075 B703       F                      LD     ?BH,A
0077 5500035327 F                      MOV    05327H,?BH
007C         ?NXT_0043:
              ; SOURCE LINE # 1010 
007C A601                              LD     A,#001H
007E CA5327                            OR     A,05327H
0081 B703       F                      LD     ?BH,A
0083 5500035327 F                      MOV    05327H,?BH
0088         ?EPILOG_0036:
0088 84                                POP    A
0089 81                                RET    
              ; TIM3_ICPolarity unsigned char  (size=1).  parameter in AUTO
              ; TIM3_ICSelection unsigned char  (size=1).  parameter in AUTO
              ; TIM3_ICFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TI1_Config?STM8S_TIM3?S (END)

              ; FUNCTION ?TI2_Config?STM8S_TIM3?S (BEGIN)
              ; Register-parameter TIM3_ICPolarity (A) is relocated (auto)
              ; SOURCE LINE # 1030 
0000 88                                PUSH   A
              ; SOURCE LINE # 1035 
0001 A6EF                              LD     A,#0EFH
0003 C45327                            AND    A,05327H
0006 B703       F                      LD     ?BH,A
0008 5500035327 F                      MOV    05327H,?BH
              ; SOURCE LINE # 1038 
000D 5F                                CLRW   X
000E C65326                            LD     A,05326H
0011 97                                LD     XL,A
0012 9F                                LD     A,XL
0013 A40C                              AND    A,#00CH
0015 88                                PUSH   A
0016 9E                                LD     A,XH
0017 A400                              AND    A,#000H
0019 B703       F                      LD     ?BH,A
001B 84                                POP    A
001C B704       F                      LD     ?BL,A
001E BE02       F                      LDW    X,?BH.w
0020 89                                PUSHW  X
0021 5F                                CLRW   X
0022 7B07       F                      LD     A,(007H,SP)   ; [ TIM3_ICFilter ]
0024 97                                LD     XL,A
0025 A610                              LD     A,#010H
0027 42                                MUL    X,A
0028 4F                                CLR    A
0029 95                                LD     XH,A
002A 89                                PUSHW  X
002B 5F                                CLRW   X
002C 7B08       F                      LD     A,(008H,SP)   ; [ TIM3_ICSelection ]
002E 97                                LD     XL,A
002F BF03       F                      LDW    ?CH.w,X
0031 85                                POPW   X
0032 BF02       F                      LDW    ?BH.w,X
0034 B604       F                      LD     A,?BL
0036 BA06       F                      OR     A,?CL
0038 88                                PUSH   A
0039 B603       F                      LD     A,?BH
003B BA05       F                      OR     A,?CH
003D B705       F                      LD     ?CH,A
003F 84                                POP    A
0040 B706       F                      LD     ?CL,A
0042 5F                                CLRW   X
0043 B606       F                      LD     A,?CL
0045 97                                LD     XL,A
0046 BF02       F                      LDW    ?BH.w,X
0048 85                                POPW   X
0049 BF03       F                      LDW    ?CH.w,X
004B B606       F                      LD     A,?CL
004D BA04       F                      OR     A,?BL
004F 88                                PUSH   A
0050 B605       F                      LD     A,?CH
0052 BA03       F                      OR     A,?BH
0054 B703       F                      LD     ?BH,A
0056 84                                POP    A
0057 B704       F                      LD     ?BL,A
0059 5500045326 F                      MOV    05326H,?BL
              ; SOURCE LINE # 1042 
005E 0D01       F                      TNZ    (001H,SP)   ; [ TIM3_ICPolarity ]
0060 270E                              JREQ   ?ELSE_0043
              ; SOURCE LINE # 1044 
0062 A620                              LD     A,#020H
0064 CA5327                            OR     A,05327H
0067 B703       F                      LD     ?BH,A
0069 5500035327 F                      MOV    05327H,?BH
006E 200C                              JRA    ?NXT_0045
0070         ?ELSE_0043:
              ; SOURCE LINE # 1048 
0070 A6DF                              LD     A,#0DFH
0072 C45327                            AND    A,05327H
0075 B703       F                      LD     ?BH,A
0077 5500035327 F                      MOV    05327H,?BH
007C         ?NXT_0045:
              ; SOURCE LINE # 1052 
007C A610                              LD     A,#010H
007E CA5327                            OR     A,05327H
0081 B703       F                      LD     ?BH,A
0083 5500035327 F                      MOV    05327H,?BH
0088         ?EPILOG_0037:
0088 84                                POP    A
0089 81                                RET    
              ; TIM3_ICPolarity unsigned char  (size=1).  parameter in AUTO
              ; TIM3_ICSelection unsigned char  (size=1).  parameter in AUTO
              ; TIM3_ICFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TI2_Config?STM8S_TIM3?S (END)

RCSTM8 COMPILER V2.26.09.317
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====

FALSE. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TRUE . . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
RESET. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SET. . . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
DISABLE. . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
ENABLE . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
ERROR. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SUCCESS. . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     5
  ODR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  DDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
ADC1_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    48
  DB0RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DB0RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  DB1RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  DB1RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DB2RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  DB2RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DB3RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  DB3RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  DB4RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  DB4RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  DB5RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  DB5RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  DB6RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  DB6RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  DB7RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  DB7RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  DB8RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  DB8RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  DB9RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  DB9RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   ARRAY   000014H    12
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000020H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000021H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000022H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000023H     1
  DRH. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000024H     1
  DRL. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000025H     1
  TDRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000026H     1
  TDRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000027H     1
  HTRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000028H     1
  HTRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000029H     1
  LTRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002AH     1
  LTRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002BH     1
  AWSRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002CH     1
  AWSRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002DH     1
  AWCRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002EH     1
  AWCRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002FH     1
AWU_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     3
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  APR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  TBR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
BEEP_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
CLK_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    14
  ICKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ECKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CMSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SWR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SWCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CKDIVR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PCKENR1. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CSSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCOR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PCKENR2. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CANCCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  HSITRIMR . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  SWIMCCR. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
TIM1_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    32
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ETR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCMR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  PSCRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  PSCRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  RCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000017H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000018H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000019H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001AH     1
  CCR4H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001BH     1
  CCR4L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001CH     1
  BKR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001DH     1
  DTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001EH     1
  OISR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001FH     1
TIM2_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    21
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
TIM3_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    17
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
TIM4_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     7
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
TIM5_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    23
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
TIM6_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     9
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
I2C_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    15
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  FREQR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OARL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  OARH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  SR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  ITR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  TRISER . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
ITC_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  ISPR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ISPR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ISPR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ISPR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  ISPR5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  ISPR6. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ISPR7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  ISPR8. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
EXTI_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
FLASH_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    11
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NCR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  FPR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NFPR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  IAPSR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  PUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  RESERVED3. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  DUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
OPT_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    15
  OPT0 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  OPT1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NOPT1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OPT2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NOPT2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  OPT3 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  NOPT3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  OPT4 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  NOPT4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  OPT5 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  NOPT5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  OPT7 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  NOPT7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
IWDG_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     3
  KR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  PR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RLR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
WWDG_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  WR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
RST_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
SPI_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ICR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CRCPR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  TXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
SWIM_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
UART1_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    11
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
UART2_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    12
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
UART3_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    10
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
CFG_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  GCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
BEEP_FREQUENCY_1KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
BEEP_FREQUENCY_2KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
BEEP_FREQUENCY_4KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWITCHMODE_MANUAL. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWITCHMODE_AUTO. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CURRENTCLOCKSTATE_DISABLE. . . . . E_CONST  ----- INT      -------  2
CLK_CURRENTCLOCKSTATE_ENABLE . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_ENABLEWITHIT . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_HSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_LSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_HSE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_0 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_1 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_2 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_3 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_4 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_6 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_7 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_LSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPU . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV2 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV4 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV8 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV16. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV32. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV64. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSIRC . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_MASTER. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_OTHERS. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_I2C . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_SPI . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART1 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART2 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART3 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER6. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER5. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER3. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_AWU . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_ADC . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_CAN . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_LSIRDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_HSIRDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_HSERDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_SWIF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_SWBSY . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CSSD. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_AUX . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CCOBSY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CCORDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_IT_CSSD. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_IT_SWIF. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV8. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV8. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV16 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV32 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV64 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV128. . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWIMDIVIDER_2. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWIMDIVIDER_OTHER. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_3 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_4 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_5 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_6 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_7 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_8 . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_FL_NO_IT. . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_PU_NO_IT. . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_FL_IT . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_PU_IT . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_LOW_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_LOW_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_LOW_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_LOW_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_HIZ_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_HIGH_FAST . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_HIZ_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_HIGH_SLOW . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_0 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_1 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_2 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_3 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_4 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_5 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_6 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_7 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_LNIB. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_HNIB. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_ALL . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IRDAMODE_NORMAL. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IRDAMODE_LOWPOWER. . . . . . . . E_CONST  ----- INT      -------  2
UART2_WAKEUP_IDLELINE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_WAKEUP_ADDRESSMARK . . . . . . . E_CONST  ----- INT      -------  2
UART2_LINBREAKDETECTIONLENGTH_10BITS . E_CONST  ----- INT      -------  2
UART2_LINBREAKDETECTIONLENGTH_11BITS . E_CONST  ----- INT      -------  2
UART2_STOPBITS_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_0_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_1_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_NO. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_EVEN. . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_ODD . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_MODE_MASTER. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_MODE_SLAVE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_AUTOSYNC_DISABLE . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_AUTOSYNC_ENABLE. . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_DIVUP_LBRR1. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_DIVUP_NEXTRXNE . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CLOCK_DISABLE . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CLOCK_ENABLE. . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPOL_LOW. . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPOL_HIGH . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPHA_MIDDLE . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPHA_BEGINING . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_LASTBIT_DISABLE . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_LASTBIT_ENABLE. . . . . E_CONST  ----- INT      -------  2
UART2_WORDLENGTH_8D. . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_WORDLENGTH_9D. . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_RX_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TX_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TX_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_RX_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TXRX_ENABLE . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_TXE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_TC. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_RXNE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_IDLE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_OR_LHE. . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_NF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_FE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_PE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_SBK . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LBDF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LHDF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LSF . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_TXE . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_TC. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_RXNE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_IDLE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_OR. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_PE. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_LBDF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_LHDF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_RXNE_OR . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FORCEDACTION_ACTIVE . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FORCEDACTION_INACTIVE . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_4 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_8 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_16. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_32. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_64. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_128 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_256 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_512 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_1024. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_2048. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_4096. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_8192. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_16384 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_32768 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_TIMING . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_ACTIVE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_INACTIVE . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_TOGGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_PWM1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_PWM2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OPMODE_SINGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OPMODE_REPETITIVE . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_CHANNEL_1 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_CHANNEL_2 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCPOLARITY_HIGH . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCPOLARITY_LOW. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OUTPUTSTATE_DISABLE . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OUTPUTSTATE_ENABLE. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPOLARITY_RISING . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPOLARITY_FALLING. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_DIRECTTI. . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_INDIRECTTI. . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_TRGI. . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV1. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV2. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV4. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV8. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_UPDATE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_CC1. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_CC2. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PSCRELOADMODE_UPDATE. . . . . . . E_CONST  ----- INT      -------  2
TIM3_PSCRELOADMODE_IMMEDIATE . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_UPDATE. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_CC1 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_CC2 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_UPDATESOURCE_GLOBAL . . . . . . . E_CONST  ----- INT      -------  2
TIM3_UPDATESOURCE_REGULAR. . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_UPDATE . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC1. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC2. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC1OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC2OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_DeInit. . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
TIM3_TimeBaseInit. . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_Prescaler?232. . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM3_Period?233 . . . . . . . . . . .  PARAM    auto    U_INT   000004H 2      
TIM3_OC1Init . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_OCMode?234 . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM3_OutputState?235. . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM3_Pulse?236. . . . . . . . . . . .  PARAM    auto    U_INT   000006H 2      
 TIM3_OCPolarity?237 . . . . . . . . .  PARAM    auto    ENUM    000008H 2      
TIM3_OC2Init . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_OCMode?238 . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM3_OutputState?239. . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM3_Pulse?240. . . . . . . . . . . .  PARAM    auto    U_INT   000006H 2      
 TIM3_OCPolarity?241 . . . . . . . . .  PARAM    auto    ENUM    000008H 2      
TIM3_ICInit. . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_Channel?242. . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM3_ICPolarity?243 . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM3_ICSelection?244. . . . . . . . .  PARAM    auto    ENUM    000006H 2      
 TIM3_ICPrescaler?245. . . . . . . . .  PARAM    auto    ENUM    000008H 2      
 TIM3_ICFilter?246 . . . . . . . . . .  PARAM    auto    U_CHAR  00000AH 1      
TIM3_PWMIConfig. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_Channel?247. . . . . . . . . . .  PARAM    auto    ENUM    000002H 2      
 TIM3_ICPolarity?248 . . . . . . . . .  PARAM    auto    ENUM    000006H 2      
 TIM3_ICSelection?249. . . . . . . . .  PARAM    auto    ENUM    000008H 2      
 TIM3_ICPrescaler?250. . . . . . . . .  PARAM    auto    ENUM    00000AH 2      
 TIM3_ICFilter?251 . . . . . . . . . .  PARAM    auto    U_CHAR  00000CH 1      
  icpolarity?253 . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000000H 1      
  icselection?255. . . . . . . . . . .  PUBLIC  auto    U_CHAR  000001H 1      
TIM3_Cmd . . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?256. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_ITConfig. . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_IT?257 . . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 NewState?258. . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM3_UpdateDisableConfig . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?259. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_UpdateRequestConfig . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_UpdateSource?260 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_SelectOnePulseMode. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_OPMode?261 . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_PrescalerConfig . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Prescaler?262 . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM3_PSCReloadMode?263. . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM3_ForcedOC1Config . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_ForcedAction?264 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_ForcedOC2Config . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_ForcedAction?265 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_ARRPreloadConfig. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?266. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_OC1PreloadConfig. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?267. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_OC2PreloadConfig. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?268. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_GenerateEvent . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_EventSource?269. . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_OC1PolarityConfig . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_OCPolarity?270 . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_OC2PolarityConfig . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_OCPolarity?271 . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_CCxCmd. . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_Channel?272. . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 NewState?273. . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM3_SelectOCxM. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_Channel?274. . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM3_OCMode?275 . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM3_SetCounter. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Counter?276 . . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM3_SetAutoreload . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Autoreload?277. . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM3_SetCompare1 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Compare1?278. . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM3_SetCompare2 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Compare2?279. . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM3_SetIC1Prescaler . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_IC1Prescaler?280 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_SetIC2Prescaler . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_IC2Prescaler?281 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_GetCapture1 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
  tmpccr1?285. . . . . . . . . . . . .  PUBLIC  auto    U_INT   000000H 2      
  tmpccr1l?287 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  tmpccr1h?289 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM3_GetCapture2 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
  tmpccr2?293. . . . . . . . . . . . .  PUBLIC  auto    U_INT   000000H 2      
  tmpccr2l?295 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  tmpccr2h?297 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM3_GetCounter. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
TIM3_GetPrescaler. . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
TIM3_GetFlagStatus . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_FLAG?302 . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
  bitstatus?304. . . . . . . . . . . . E_CONST  ----- INT      -------  2
  tim3_flag_l?305. . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  tim3_flag_h?306. . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM3_ClearFlag . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_FLAG?307 . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM3_GetITStatus . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_IT?308 . . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
  bitstatus?310. . . . . . . . . . . . E_CONST  ----- INT      -------  2
  TIM3_itStatus?312. . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  TIM3_itEnable?314. . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM3_ClearITPendingBit . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_IT?315 . . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TI1_Config . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_ICPolarity?316 . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
 TIM3_ICSelection?317. . . . . . . . .  PARAM    auto    U_CHAR  000003H 1      
 TIM3_ICFilter?318 . . . . . . . . . .  PARAM    auto    U_CHAR  000004H 1      
TI2_Config . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM3_ICPolarity?319 . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
 TIM3_ICSelection?320. . . . . . . . .  PARAM    auto    U_CHAR  000003H 1      
 TIM3_ICFilter?321 . . . . . . . . . .  PARAM    auto    U_CHAR  000004H 1      
?BH. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
?BL. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
?CH. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
?CL. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
RCSTM8 COMPILER V2.26.09.317


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1933    ----
   CONSTANT SIZE    =   ----    ----
   DATA SIZE        =   ----    ----
   PAGE0 SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.

RCSTM8 COMPILATION COMPLETE.  0 WARNING,  0 ERROR
