// Seed: 2797883059
module module_0 (
    output wand id_0,
    input  tri1 id_1
    , id_4,
    input  tri0 id_2
);
  wire id_5;
  logic [7:0] id_6;
  module_2 modCall_1 ();
  logic [7:0] id_7;
  assign id_6[1] = 1;
  assign id_7 = id_6;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    output uwire id_4,
    input wire id_5
);
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2
  );
  wire id_7;
endmodule
module module_2;
  assign id_1 = (1);
  wire id_4;
  assign id_2 = 1;
endmodule
