Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Fri Dec 20 13:13:43 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_network_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_network_0_1 (xilinx.com:hls:network:1.0) from (Rev. 1912192157) to (Rev. 1912201312)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Thu Dec 19 22:00:03 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_network_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_network_0_1 (xilinx.com:hls:network:1.0) from (Rev. 1912181042) to (Rev. 1912192157)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_network_0_1'. These changes may impact your design.


-Upgraded port 'input_data_TDATA' width 32 differs from original width 16

-Upgraded port 'input_data_TKEEP' width 4 differs from original width 2

-Upgraded port 'input_data_TSTRB' width 4 differs from original width 2

-Upgraded port 'output_data_TDATA' width 32 differs from original width 16

-Upgraded port 'output_data_TKEEP' width 4 differs from original width 2

-Upgraded port 'output_data_TSTRB' width 4 differs from original width 2


