{"Source Block": ["hdl/library/common/up_adc_common.v@416:474@HdlStmProcess", "  // processor read interface\n\n  assign up_rack = up_rack_int;\n  assign up_rdata = up_rdata_int;\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack_int <= 'd0;\n      up_rdata_int <= 'd0;\n    end else begin\n      up_rack_int <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[6:0])\n          7'h00: up_rdata_int <= VERSION;\n          7'h01: up_rdata_int <= ID;\n          7'h02: up_rdata_int <= up_scratch;\n          7'h03: up_rdata_int <= CONFIG;\n          7'h04: up_rdata_int <= {31'b0, up_pps_irq_mask};\n          7'h07: up_rdata_int <= {FPGA_TECHNOLOGY,FPGA_FAMILY,SPEED_GRADE,DEV_PACKAGE}; // [8,8,8,8]\n          7'h10: up_rdata_int <= {29'd0, up_adc_clk_enb, up_mmcm_resetn, up_resetn};\n          7'h11: up_rdata_int <= {15'd0, up_adc_sdr_ddr_n,\n                                  up_adc_symb_op, up_adc_symb_8_16b,\n                                  1'd0, up_adc_num_lanes,\n                                  3'd0, up_adc_sref_sync,\n                                  up_adc_sync, up_adc_r1_mode, up_adc_ddr_edgesel, up_adc_pin_mode};\n          7'h12: up_rdata_int <= {20'd0,\n                                  3'b0, up_adc_ext_sync_manual_req,\n                                  4'b0,\n                                  1'b0, up_adc_ext_sync_disarm, up_adc_ext_sync_arm, 1'b0};\n          7'h13: up_rdata_int <= {24'd0, up_adc_custom_control};                        \n          7'h15: up_rdata_int <= up_adc_clk_count_s;\n          7'h16: up_rdata_int <= adc_clk_ratio;\n          7'h17: up_rdata_int <= {28'd0, up_status_pn_err, up_status_pn_oos, up_status_or, up_status_s};\n          7'h1a: up_rdata_int <= {31'd0, up_sync_status_s};\n          7'h1c: up_rdata_int <= {3'd0, up_drp_rwn_s, up_drp_addr, 16'b0};\n          7'h1d: up_rdata_int <= {14'd0, up_drp_locked, up_drp_status_s, 16'b0};\n          7'h1e: up_rdata_int <= up_drp_wdata;\n          7'h1f: up_rdata_int <= up_drp_rdata_hold_s;\n          7'h22: up_rdata_int <= {29'd0, up_status_ovf, 2'b0};\n          7'h23: up_rdata_int <= 32'd8;\n          7'h28: up_rdata_int <= {24'd0, up_usr_chanmax_in};\n          7'h29: up_rdata_int <= up_adc_start_code;\n          7'h2e: up_rdata_int <= up_adc_gpio_in;\n          7'h2f: up_rdata_int <= up_adc_gpio_out_int;\n          7'h30: up_rdata_int <= up_pps_rcounter;\n          7'h31: up_rdata_int <= {31'b0, up_pps_status};\n          7'h40: up_rdata_int <= up_timer;\n          default: up_rdata_int <= 0;\n        endcase\n      end else begin\n        up_rdata_int <= 32'd0;\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_mmcm_rst_reg (.rst_async(up_mmcm_preset), .clk(up_clk),  .rstn(), .rst(mmcm_rst));\n  ad_rst i_core_rst_reg (.rst_async(up_core_preset), .clk(adc_clk), .rstn(), .rst(adc_rst_s));\n"], "Clone Blocks": [["hdl/library/common/up_dac_common.v@417:474", "  // processor read interface\n\n  assign up_rack = up_rack_int;\n  assign up_rdata = up_rdata_int;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack_int <= 'd0;\n      up_rdata_int <= 'd0;\n    end else begin\n      up_rack_int <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[6:0])\n          7'h00: up_rdata_int <= VERSION;\n          7'h01: up_rdata_int <= ID;\n          7'h02: up_rdata_int <= up_scratch;\n          7'h03: up_rdata_int <= CONFIG;\n          7'h07: up_rdata_int <= {FPGA_TECHNOLOGY,FPGA_FAMILY,SPEED_GRADE,DEV_PACKAGE}; // [8,8,8,8]\n          7'h10: up_rdata_int <= {29'd0, up_dac_clk_enb, up_mmcm_resetn, up_resetn};\n          7'h11: up_rdata_int <= {20'd0,\n                                  3'b0, up_dac_ext_sync_manual_req,\n                                  4'b0,\n                                  1'b0, up_dac_ext_sync_disarm, up_dac_ext_sync_arm, up_dac_sync};\n          7'h12: up_rdata_int <= {15'd0, up_dac_sdr_ddr_n,\n                                  up_dac_symb_op, up_dac_symb_8_16b,\n                                  1'd0, up_dac_num_lanes,\n                                  up_dac_par_type, up_dac_par_enb, up_dac_r1_mode, up_dac_datafmt,\n                                  4'd0};\n          7'h13: up_rdata_int <= {16'd0, up_dac_datarate};\n          7'h14: up_rdata_int <= {31'd0, up_dac_frame};\n          7'h15: up_rdata_int <= up_dac_clk_count_s;\n          7'h16: up_rdata_int <= dac_clk_ratio;\n          7'h17: up_rdata_int <= {31'd0, up_status_s};\n          7'h18: up_rdata_int <= {31'd0, up_dac_clksel};\n          7'h1a: up_rdata_int <= {31'd0, up_sync_in_status};\n          7'h1c: up_rdata_int <= {3'd0, up_drp_rwn_s, up_drp_addr, 16'b0};\n          7'h1d: up_rdata_int <= {14'd0, up_drp_locked, up_drp_status_s, 16'b0};\n          7'h1e: up_rdata_int <= up_drp_wdata;\n          7'h1f: up_rdata_int <= up_drp_rdata_hold_s;\n          7'h22: up_rdata_int <= {31'd0, up_status_unf};\n          7'h28: up_rdata_int <= {24'd0, dac_usr_chanmax};\n          7'h2e: up_rdata_int <= up_dac_gpio_in;\n          7'h2f: up_rdata_int <= up_dac_gpio_out_int;\n          7'h30: up_rdata_int <= up_pps_rcounter;\n          7'h31: up_rdata_int <= up_pps_status;\n          7'h40: up_rdata_int <= up_timer;\n          default: up_rdata_int <= 0;\n        endcase\n      end else begin\n        up_rdata_int <= 32'd0;\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_mmcm_rst_reg (.rst_async(up_mmcm_preset), .clk(up_clk),  .rstn(), .rst(mmcm_rst));\n  ad_rst i_core_rst_reg (.rst_async(up_core_preset), .clk(dac_clk), .rstn(), .rst(dac_rst_s));\n"]], "Diff Content": {"Delete": [[445, "          7'h13: up_rdata_int <= {24'd0, up_adc_custom_control};                        \n"]], "Add": [[445, "          7'h13: up_rdata_int <= {24'd0, up_adc_custom_control};\n"]]}}