
blth_again.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d74  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002e34  08002e34  00012e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e6c  08002e6c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08002e6c  08002e6c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e6c  08002e6c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e6c  08002e6c  00012e6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e70  08002e70  00012e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08002e74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000014  08002e88  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  08002e88  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008002  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001641  00000000  00000000  00028081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000658  00000000  00000000  000296c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004df  00000000  00000000  00029d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000fe5c  00000000  00000000  0002a1ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008bc3  00000000  00000000  0003a05b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005ff66  00000000  00000000  00042c1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001518  00000000  00000000  000a2b84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000a409c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002e1c 	.word	0x08002e1c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08002e1c 	.word	0x08002e1c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 faa4 	bl	8000770 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f826 	bl	8000278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8e4 	bl	80003f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000230:	f000 f8b2 	bl	8000398 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000234:	f000 f880 	bl	8000338 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1,&rxData,1); // Enabling interrupt receive
 8000238:	490b      	ldr	r1, [pc, #44]	; (8000268 <main+0x48>)
 800023a:	4b0c      	ldr	r3, [pc, #48]	; (800026c <main+0x4c>)
 800023c:	2201      	movs	r2, #1
 800023e:	0018      	movs	r0, r3
 8000240:	f001 fc3e 	bl	8001ac0 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_UART_Transmit(&huart1, tx_buffer, 8, 10);
 8000244:	490a      	ldr	r1, [pc, #40]	; (8000270 <main+0x50>)
 8000246:	4809      	ldr	r0, [pc, #36]	; (800026c <main+0x4c>)
 8000248:	230a      	movs	r3, #10
 800024a:	2208      	movs	r2, #8
 800024c:	f001 fb98 	bl	8001980 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, tx_buffer, 8, 10);
 8000250:	4907      	ldr	r1, [pc, #28]	; (8000270 <main+0x50>)
 8000252:	4808      	ldr	r0, [pc, #32]	; (8000274 <main+0x54>)
 8000254:	230a      	movs	r3, #10
 8000256:	2208      	movs	r2, #8
 8000258:	f001 fb92 	bl	8001980 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 800025c:	23fa      	movs	r3, #250	; 0xfa
 800025e:	009b      	lsls	r3, r3, #2
 8000260:	0018      	movs	r0, r3
 8000262:	f000 fae9 	bl	8000838 <HAL_Delay>
	  HAL_UART_Transmit(&huart1, tx_buffer, 8, 10);
 8000266:	e7ed      	b.n	8000244 <main+0x24>
 8000268:	20000140 	.word	0x20000140
 800026c:	20000030 	.word	0x20000030
 8000270:	20000000 	.word	0x20000000
 8000274:	200000b8 	.word	0x200000b8

08000278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000278:	b590      	push	{r4, r7, lr}
 800027a:	b097      	sub	sp, #92	; 0x5c
 800027c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027e:	2428      	movs	r4, #40	; 0x28
 8000280:	193b      	adds	r3, r7, r4
 8000282:	0018      	movs	r0, r3
 8000284:	2330      	movs	r3, #48	; 0x30
 8000286:	001a      	movs	r2, r3
 8000288:	2100      	movs	r1, #0
 800028a:	f002 fd9b 	bl	8002dc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028e:	2318      	movs	r3, #24
 8000290:	18fb      	adds	r3, r7, r3
 8000292:	0018      	movs	r0, r3
 8000294:	2310      	movs	r3, #16
 8000296:	001a      	movs	r2, r3
 8000298:	2100      	movs	r1, #0
 800029a:	f002 fd93 	bl	8002dc4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	0018      	movs	r0, r3
 80002a2:	2314      	movs	r3, #20
 80002a4:	001a      	movs	r2, r3
 80002a6:	2100      	movs	r1, #0
 80002a8:	f002 fd8c 	bl	8002dc4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002ac:	0021      	movs	r1, r4
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2201      	movs	r2, #1
 80002b2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	2201      	movs	r2, #1
 80002b8:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2202      	movs	r2, #2
 80002be:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	2280      	movs	r2, #128	; 0x80
 80002c4:	0252      	lsls	r2, r2, #9
 80002c6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2280      	movs	r2, #128	; 0x80
 80002cc:	0352      	lsls	r2, r2, #13
 80002ce:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002d0:	187b      	adds	r3, r7, r1
 80002d2:	2200      	movs	r2, #0
 80002d4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d6:	187b      	adds	r3, r7, r1
 80002d8:	0018      	movs	r0, r3
 80002da:	f000 fdbb 	bl	8000e54 <HAL_RCC_OscConfig>
 80002de:	1e03      	subs	r3, r0, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002e2:	f000 f923 	bl	800052c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e6:	2118      	movs	r1, #24
 80002e8:	187b      	adds	r3, r7, r1
 80002ea:	2207      	movs	r2, #7
 80002ec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2202      	movs	r2, #2
 80002f2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2200      	movs	r2, #0
 80002f8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002fa:	187b      	adds	r3, r7, r1
 80002fc:	2200      	movs	r2, #0
 80002fe:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000300:	187b      	adds	r3, r7, r1
 8000302:	2101      	movs	r1, #1
 8000304:	0018      	movs	r0, r3
 8000306:	f001 f8c3 	bl	8001490 <HAL_RCC_ClockConfig>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d001      	beq.n	8000312 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800030e:	f000 f90d 	bl	800052c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2201      	movs	r2, #1
 8000316:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	2200      	movs	r2, #0
 800031c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800031e:	1d3b      	adds	r3, r7, #4
 8000320:	0018      	movs	r0, r3
 8000322:	f001 f9fb 	bl	800171c <HAL_RCCEx_PeriphCLKConfig>
 8000326:	1e03      	subs	r3, r0, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800032a:	f000 f8ff 	bl	800052c <Error_Handler>
  }
}
 800032e:	46c0      	nop			; (mov r8, r8)
 8000330:	46bd      	mov	sp, r7
 8000332:	b017      	add	sp, #92	; 0x5c
 8000334:	bd90      	pop	{r4, r7, pc}
	...

08000338 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800033c:	4b14      	ldr	r3, [pc, #80]	; (8000390 <MX_USART1_UART_Init+0x58>)
 800033e:	4a15      	ldr	r2, [pc, #84]	; (8000394 <MX_USART1_UART_Init+0x5c>)
 8000340:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000342:	4b13      	ldr	r3, [pc, #76]	; (8000390 <MX_USART1_UART_Init+0x58>)
 8000344:	2296      	movs	r2, #150	; 0x96
 8000346:	0192      	lsls	r2, r2, #6
 8000348:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800034a:	4b11      	ldr	r3, [pc, #68]	; (8000390 <MX_USART1_UART_Init+0x58>)
 800034c:	2200      	movs	r2, #0
 800034e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000350:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <MX_USART1_UART_Init+0x58>)
 8000352:	2200      	movs	r2, #0
 8000354:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000356:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <MX_USART1_UART_Init+0x58>)
 8000358:	2200      	movs	r2, #0
 800035a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800035c:	4b0c      	ldr	r3, [pc, #48]	; (8000390 <MX_USART1_UART_Init+0x58>)
 800035e:	220c      	movs	r2, #12
 8000360:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000362:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <MX_USART1_UART_Init+0x58>)
 8000364:	2200      	movs	r2, #0
 8000366:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000368:	4b09      	ldr	r3, [pc, #36]	; (8000390 <MX_USART1_UART_Init+0x58>)
 800036a:	2200      	movs	r2, #0
 800036c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800036e:	4b08      	ldr	r3, [pc, #32]	; (8000390 <MX_USART1_UART_Init+0x58>)
 8000370:	2200      	movs	r2, #0
 8000372:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <MX_USART1_UART_Init+0x58>)
 8000376:	2200      	movs	r2, #0
 8000378:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800037a:	4b05      	ldr	r3, [pc, #20]	; (8000390 <MX_USART1_UART_Init+0x58>)
 800037c:	0018      	movs	r0, r3
 800037e:	f001 faab 	bl	80018d8 <HAL_UART_Init>
 8000382:	1e03      	subs	r3, r0, #0
 8000384:	d001      	beq.n	800038a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000386:	f000 f8d1 	bl	800052c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800038a:	46c0      	nop			; (mov r8, r8)
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	20000030 	.word	0x20000030
 8000394:	40013800 	.word	0x40013800

08000398 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800039c:	4b14      	ldr	r3, [pc, #80]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 800039e:	4a15      	ldr	r2, [pc, #84]	; (80003f4 <MX_USART2_UART_Init+0x5c>)
 80003a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003a4:	2296      	movs	r2, #150	; 0x96
 80003a6:	0192      	lsls	r2, r2, #6
 80003a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003aa:	4b11      	ldr	r3, [pc, #68]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003b0:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003b6:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003bc:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003be:	220c      	movs	r2, #12
 80003c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c8:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ce:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003d4:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003da:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <MX_USART2_UART_Init+0x58>)
 80003dc:	0018      	movs	r0, r3
 80003de:	f001 fa7b 	bl	80018d8 <HAL_UART_Init>
 80003e2:	1e03      	subs	r3, r0, #0
 80003e4:	d001      	beq.n	80003ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003e6:	f000 f8a1 	bl	800052c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	200000b8 	.word	0x200000b8
 80003f4:	40004400 	.word	0x40004400

080003f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f8:	b590      	push	{r4, r7, lr}
 80003fa:	b089      	sub	sp, #36	; 0x24
 80003fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fe:	240c      	movs	r4, #12
 8000400:	193b      	adds	r3, r7, r4
 8000402:	0018      	movs	r0, r3
 8000404:	2314      	movs	r3, #20
 8000406:	001a      	movs	r2, r3
 8000408:	2100      	movs	r1, #0
 800040a:	f002 fcdb 	bl	8002dc4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800040e:	4b2d      	ldr	r3, [pc, #180]	; (80004c4 <MX_GPIO_Init+0xcc>)
 8000410:	695a      	ldr	r2, [r3, #20]
 8000412:	4b2c      	ldr	r3, [pc, #176]	; (80004c4 <MX_GPIO_Init+0xcc>)
 8000414:	2180      	movs	r1, #128	; 0x80
 8000416:	0309      	lsls	r1, r1, #12
 8000418:	430a      	orrs	r2, r1
 800041a:	615a      	str	r2, [r3, #20]
 800041c:	4b29      	ldr	r3, [pc, #164]	; (80004c4 <MX_GPIO_Init+0xcc>)
 800041e:	695a      	ldr	r2, [r3, #20]
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	031b      	lsls	r3, r3, #12
 8000424:	4013      	ands	r3, r2
 8000426:	60bb      	str	r3, [r7, #8]
 8000428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800042a:	4b26      	ldr	r3, [pc, #152]	; (80004c4 <MX_GPIO_Init+0xcc>)
 800042c:	695a      	ldr	r2, [r3, #20]
 800042e:	4b25      	ldr	r3, [pc, #148]	; (80004c4 <MX_GPIO_Init+0xcc>)
 8000430:	2180      	movs	r1, #128	; 0x80
 8000432:	03c9      	lsls	r1, r1, #15
 8000434:	430a      	orrs	r2, r1
 8000436:	615a      	str	r2, [r3, #20]
 8000438:	4b22      	ldr	r3, [pc, #136]	; (80004c4 <MX_GPIO_Init+0xcc>)
 800043a:	695a      	ldr	r2, [r3, #20]
 800043c:	2380      	movs	r3, #128	; 0x80
 800043e:	03db      	lsls	r3, r3, #15
 8000440:	4013      	ands	r3, r2
 8000442:	607b      	str	r3, [r7, #4]
 8000444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000446:	4b1f      	ldr	r3, [pc, #124]	; (80004c4 <MX_GPIO_Init+0xcc>)
 8000448:	695a      	ldr	r2, [r3, #20]
 800044a:	4b1e      	ldr	r3, [pc, #120]	; (80004c4 <MX_GPIO_Init+0xcc>)
 800044c:	2180      	movs	r1, #128	; 0x80
 800044e:	0289      	lsls	r1, r1, #10
 8000450:	430a      	orrs	r2, r1
 8000452:	615a      	str	r2, [r3, #20]
 8000454:	4b1b      	ldr	r3, [pc, #108]	; (80004c4 <MX_GPIO_Init+0xcc>)
 8000456:	695a      	ldr	r2, [r3, #20]
 8000458:	2380      	movs	r3, #128	; 0x80
 800045a:	029b      	lsls	r3, r3, #10
 800045c:	4013      	ands	r3, r2
 800045e:	603b      	str	r3, [r7, #0]
 8000460:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000462:	2390      	movs	r3, #144	; 0x90
 8000464:	05db      	lsls	r3, r3, #23
 8000466:	2200      	movs	r2, #0
 8000468:	2120      	movs	r1, #32
 800046a:	0018      	movs	r0, r3
 800046c:	f000 fcd4 	bl	8000e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000470:	193b      	adds	r3, r7, r4
 8000472:	2280      	movs	r2, #128	; 0x80
 8000474:	0192      	lsls	r2, r2, #6
 8000476:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000478:	193b      	adds	r3, r7, r4
 800047a:	2284      	movs	r2, #132	; 0x84
 800047c:	0392      	lsls	r2, r2, #14
 800047e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000480:	193b      	adds	r3, r7, r4
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000486:	193b      	adds	r3, r7, r4
 8000488:	4a0f      	ldr	r2, [pc, #60]	; (80004c8 <MX_GPIO_Init+0xd0>)
 800048a:	0019      	movs	r1, r3
 800048c:	0010      	movs	r0, r2
 800048e:	f000 fb53 	bl	8000b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000492:	0021      	movs	r1, r4
 8000494:	187b      	adds	r3, r7, r1
 8000496:	2220      	movs	r2, #32
 8000498:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049a:	187b      	adds	r3, r7, r1
 800049c:	2201      	movs	r2, #1
 800049e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	2200      	movs	r2, #0
 80004a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2200      	movs	r2, #0
 80004aa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004ac:	187a      	adds	r2, r7, r1
 80004ae:	2390      	movs	r3, #144	; 0x90
 80004b0:	05db      	lsls	r3, r3, #23
 80004b2:	0011      	movs	r1, r2
 80004b4:	0018      	movs	r0, r3
 80004b6:	f000 fb3f 	bl	8000b38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	46bd      	mov	sp, r7
 80004be:	b009      	add	sp, #36	; 0x24
 80004c0:	bd90      	pop	{r4, r7, pc}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	40021000 	.word	0x40021000
 80004c8:	48000800 	.word	0x48000800

080004cc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a11      	ldr	r2, [pc, #68]	; (8000520 <HAL_UART_RxCpltCallback+0x54>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d11c      	bne.n	8000518 <HAL_UART_RxCpltCallback+0x4c>
  {
    if(rxData==78) // Ascii value of 'N' is 78 (N for NO)
 80004de:	4b11      	ldr	r3, [pc, #68]	; (8000524 <HAL_UART_RxCpltCallback+0x58>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b4e      	cmp	r3, #78	; 0x4e
 80004e4:	d107      	bne.n	80004f6 <HAL_UART_RxCpltCallback+0x2a>
    {
    	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80004e6:	2390      	movs	r3, #144	; 0x90
 80004e8:	05db      	lsls	r3, r3, #23
 80004ea:	2200      	movs	r2, #0
 80004ec:	2120      	movs	r1, #32
 80004ee:	0018      	movs	r0, r3
 80004f0:	f000 fc92 	bl	8000e18 <HAL_GPIO_WritePin>
 80004f4:	e00a      	b.n	800050c <HAL_UART_RxCpltCallback+0x40>
    }
    else if (rxData==89) // Ascii value of 'Y' is 89 (Y for YES)
 80004f6:	4b0b      	ldr	r3, [pc, #44]	; (8000524 <HAL_UART_RxCpltCallback+0x58>)
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	2b59      	cmp	r3, #89	; 0x59
 80004fc:	d106      	bne.n	800050c <HAL_UART_RxCpltCallback+0x40>
    {
    	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 80004fe:	2390      	movs	r3, #144	; 0x90
 8000500:	05db      	lsls	r3, r3, #23
 8000502:	2201      	movs	r2, #1
 8000504:	2120      	movs	r1, #32
 8000506:	0018      	movs	r0, r3
 8000508:	f000 fc86 	bl	8000e18 <HAL_GPIO_WritePin>
    }
    HAL_UART_Receive_IT(&huart1,&rxData,1); // Enabling interrupt receive again
 800050c:	4905      	ldr	r1, [pc, #20]	; (8000524 <HAL_UART_RxCpltCallback+0x58>)
 800050e:	4b06      	ldr	r3, [pc, #24]	; (8000528 <HAL_UART_RxCpltCallback+0x5c>)
 8000510:	2201      	movs	r2, #1
 8000512:	0018      	movs	r0, r3
 8000514:	f001 fad4 	bl	8001ac0 <HAL_UART_Receive_IT>
  }
}
 8000518:	46c0      	nop			; (mov r8, r8)
 800051a:	46bd      	mov	sp, r7
 800051c:	b002      	add	sp, #8
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40004400 	.word	0x40004400
 8000524:	20000140 	.word	0x20000140
 8000528:	20000030 	.word	0x20000030

0800052c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000530:	b672      	cpsid	i
}
 8000532:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000534:	e7fe      	b.n	8000534 <Error_Handler+0x8>
	...

08000538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800053e:	4b0f      	ldr	r3, [pc, #60]	; (800057c <HAL_MspInit+0x44>)
 8000540:	699a      	ldr	r2, [r3, #24]
 8000542:	4b0e      	ldr	r3, [pc, #56]	; (800057c <HAL_MspInit+0x44>)
 8000544:	2101      	movs	r1, #1
 8000546:	430a      	orrs	r2, r1
 8000548:	619a      	str	r2, [r3, #24]
 800054a:	4b0c      	ldr	r3, [pc, #48]	; (800057c <HAL_MspInit+0x44>)
 800054c:	699b      	ldr	r3, [r3, #24]
 800054e:	2201      	movs	r2, #1
 8000550:	4013      	ands	r3, r2
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000556:	4b09      	ldr	r3, [pc, #36]	; (800057c <HAL_MspInit+0x44>)
 8000558:	69da      	ldr	r2, [r3, #28]
 800055a:	4b08      	ldr	r3, [pc, #32]	; (800057c <HAL_MspInit+0x44>)
 800055c:	2180      	movs	r1, #128	; 0x80
 800055e:	0549      	lsls	r1, r1, #21
 8000560:	430a      	orrs	r2, r1
 8000562:	61da      	str	r2, [r3, #28]
 8000564:	4b05      	ldr	r3, [pc, #20]	; (800057c <HAL_MspInit+0x44>)
 8000566:	69da      	ldr	r2, [r3, #28]
 8000568:	2380      	movs	r3, #128	; 0x80
 800056a:	055b      	lsls	r3, r3, #21
 800056c:	4013      	ands	r3, r2
 800056e:	603b      	str	r3, [r7, #0]
 8000570:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	46bd      	mov	sp, r7
 8000576:	b002      	add	sp, #8
 8000578:	bd80      	pop	{r7, pc}
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	40021000 	.word	0x40021000

08000580 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b08d      	sub	sp, #52	; 0x34
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000588:	241c      	movs	r4, #28
 800058a:	193b      	adds	r3, r7, r4
 800058c:	0018      	movs	r0, r3
 800058e:	2314      	movs	r3, #20
 8000590:	001a      	movs	r2, r3
 8000592:	2100      	movs	r1, #0
 8000594:	f002 fc16 	bl	8002dc4 <memset>
  if(huart->Instance==USART1)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a41      	ldr	r2, [pc, #260]	; (80006a4 <HAL_UART_MspInit+0x124>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d13c      	bne.n	800061c <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005a2:	4b41      	ldr	r3, [pc, #260]	; (80006a8 <HAL_UART_MspInit+0x128>)
 80005a4:	699a      	ldr	r2, [r3, #24]
 80005a6:	4b40      	ldr	r3, [pc, #256]	; (80006a8 <HAL_UART_MspInit+0x128>)
 80005a8:	2180      	movs	r1, #128	; 0x80
 80005aa:	01c9      	lsls	r1, r1, #7
 80005ac:	430a      	orrs	r2, r1
 80005ae:	619a      	str	r2, [r3, #24]
 80005b0:	4b3d      	ldr	r3, [pc, #244]	; (80006a8 <HAL_UART_MspInit+0x128>)
 80005b2:	699a      	ldr	r2, [r3, #24]
 80005b4:	2380      	movs	r3, #128	; 0x80
 80005b6:	01db      	lsls	r3, r3, #7
 80005b8:	4013      	ands	r3, r2
 80005ba:	61bb      	str	r3, [r7, #24]
 80005bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	4b3a      	ldr	r3, [pc, #232]	; (80006a8 <HAL_UART_MspInit+0x128>)
 80005c0:	695a      	ldr	r2, [r3, #20]
 80005c2:	4b39      	ldr	r3, [pc, #228]	; (80006a8 <HAL_UART_MspInit+0x128>)
 80005c4:	2180      	movs	r1, #128	; 0x80
 80005c6:	0289      	lsls	r1, r1, #10
 80005c8:	430a      	orrs	r2, r1
 80005ca:	615a      	str	r2, [r3, #20]
 80005cc:	4b36      	ldr	r3, [pc, #216]	; (80006a8 <HAL_UART_MspInit+0x128>)
 80005ce:	695a      	ldr	r2, [r3, #20]
 80005d0:	2380      	movs	r3, #128	; 0x80
 80005d2:	029b      	lsls	r3, r3, #10
 80005d4:	4013      	ands	r3, r2
 80005d6:	617b      	str	r3, [r7, #20]
 80005d8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80005da:	193b      	adds	r3, r7, r4
 80005dc:	22c0      	movs	r2, #192	; 0xc0
 80005de:	00d2      	lsls	r2, r2, #3
 80005e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e2:	0021      	movs	r1, r4
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	2202      	movs	r2, #2
 80005e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2203      	movs	r2, #3
 80005f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2201      	movs	r2, #1
 80005fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fc:	187a      	adds	r2, r7, r1
 80005fe:	2390      	movs	r3, #144	; 0x90
 8000600:	05db      	lsls	r3, r3, #23
 8000602:	0011      	movs	r1, r2
 8000604:	0018      	movs	r0, r3
 8000606:	f000 fa97 	bl	8000b38 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	2100      	movs	r1, #0
 800060e:	201b      	movs	r0, #27
 8000610:	f000 f9e2 	bl	80009d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000614:	201b      	movs	r0, #27
 8000616:	f000 f9f4 	bl	8000a02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800061a:	e03f      	b.n	800069c <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART2)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a22      	ldr	r2, [pc, #136]	; (80006ac <HAL_UART_MspInit+0x12c>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d13a      	bne.n	800069c <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000626:	4b20      	ldr	r3, [pc, #128]	; (80006a8 <HAL_UART_MspInit+0x128>)
 8000628:	69da      	ldr	r2, [r3, #28]
 800062a:	4b1f      	ldr	r3, [pc, #124]	; (80006a8 <HAL_UART_MspInit+0x128>)
 800062c:	2180      	movs	r1, #128	; 0x80
 800062e:	0289      	lsls	r1, r1, #10
 8000630:	430a      	orrs	r2, r1
 8000632:	61da      	str	r2, [r3, #28]
 8000634:	4b1c      	ldr	r3, [pc, #112]	; (80006a8 <HAL_UART_MspInit+0x128>)
 8000636:	69da      	ldr	r2, [r3, #28]
 8000638:	2380      	movs	r3, #128	; 0x80
 800063a:	029b      	lsls	r3, r3, #10
 800063c:	4013      	ands	r3, r2
 800063e:	613b      	str	r3, [r7, #16]
 8000640:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000642:	4b19      	ldr	r3, [pc, #100]	; (80006a8 <HAL_UART_MspInit+0x128>)
 8000644:	695a      	ldr	r2, [r3, #20]
 8000646:	4b18      	ldr	r3, [pc, #96]	; (80006a8 <HAL_UART_MspInit+0x128>)
 8000648:	2180      	movs	r1, #128	; 0x80
 800064a:	0289      	lsls	r1, r1, #10
 800064c:	430a      	orrs	r2, r1
 800064e:	615a      	str	r2, [r3, #20]
 8000650:	4b15      	ldr	r3, [pc, #84]	; (80006a8 <HAL_UART_MspInit+0x128>)
 8000652:	695a      	ldr	r2, [r3, #20]
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	029b      	lsls	r3, r3, #10
 8000658:	4013      	ands	r3, r2
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800065e:	211c      	movs	r1, #28
 8000660:	187b      	adds	r3, r7, r1
 8000662:	220c      	movs	r2, #12
 8000664:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000666:	187b      	adds	r3, r7, r1
 8000668:	2202      	movs	r2, #2
 800066a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066c:	187b      	adds	r3, r7, r1
 800066e:	2200      	movs	r2, #0
 8000670:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000672:	187b      	adds	r3, r7, r1
 8000674:	2203      	movs	r2, #3
 8000676:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000678:	187b      	adds	r3, r7, r1
 800067a:	2201      	movs	r2, #1
 800067c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067e:	187a      	adds	r2, r7, r1
 8000680:	2390      	movs	r3, #144	; 0x90
 8000682:	05db      	lsls	r3, r3, #23
 8000684:	0011      	movs	r1, r2
 8000686:	0018      	movs	r0, r3
 8000688:	f000 fa56 	bl	8000b38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800068c:	2200      	movs	r2, #0
 800068e:	2100      	movs	r1, #0
 8000690:	201c      	movs	r0, #28
 8000692:	f000 f9a1 	bl	80009d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000696:	201c      	movs	r0, #28
 8000698:	f000 f9b3 	bl	8000a02 <HAL_NVIC_EnableIRQ>
}
 800069c:	46c0      	nop			; (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	b00d      	add	sp, #52	; 0x34
 80006a2:	bd90      	pop	{r4, r7, pc}
 80006a4:	40013800 	.word	0x40013800
 80006a8:	40021000 	.word	0x40021000
 80006ac:	40004400 	.word	0x40004400

080006b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006b4:	e7fe      	b.n	80006b4 <NMI_Handler+0x4>

080006b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ba:	e7fe      	b.n	80006ba <HardFault_Handler+0x4>

080006bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006c0:	46c0      	nop			; (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006c6:	b580      	push	{r7, lr}
 80006c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006d4:	f000 f894 	bl	8000800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80006e4:	4b03      	ldr	r3, [pc, #12]	; (80006f4 <USART1_IRQHandler+0x14>)
 80006e6:	0018      	movs	r0, r3
 80006e8:	f001 fa42 	bl	8001b70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	20000030 	.word	0x20000030

080006f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80006fc:	4b03      	ldr	r3, [pc, #12]	; (800070c <USART2_IRQHandler+0x14>)
 80006fe:	0018      	movs	r0, r3
 8000700:	f001 fa36 	bl	8001b70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000704:	46c0      	nop			; (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	200000b8 	.word	0x200000b8

08000710 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800071c:	480d      	ldr	r0, [pc, #52]	; (8000754 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800071e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000720:	f7ff fff6 	bl	8000710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000724:	480c      	ldr	r0, [pc, #48]	; (8000758 <LoopForever+0x6>)
  ldr r1, =_edata
 8000726:	490d      	ldr	r1, [pc, #52]	; (800075c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000728:	4a0d      	ldr	r2, [pc, #52]	; (8000760 <LoopForever+0xe>)
  movs r3, #0
 800072a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800072c:	e002      	b.n	8000734 <LoopCopyDataInit>

0800072e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800072e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000730:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000732:	3304      	adds	r3, #4

08000734 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000734:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000736:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000738:	d3f9      	bcc.n	800072e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800073a:	4a0a      	ldr	r2, [pc, #40]	; (8000764 <LoopForever+0x12>)
  ldr r4, =_ebss
 800073c:	4c0a      	ldr	r4, [pc, #40]	; (8000768 <LoopForever+0x16>)
  movs r3, #0
 800073e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000740:	e001      	b.n	8000746 <LoopFillZerobss>

08000742 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000742:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000744:	3204      	adds	r2, #4

08000746 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000746:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000748:	d3fb      	bcc.n	8000742 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800074a:	f002 fb43 	bl	8002dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800074e:	f7ff fd67 	bl	8000220 <main>

08000752 <LoopForever>:

LoopForever:
    b LoopForever
 8000752:	e7fe      	b.n	8000752 <LoopForever>
  ldr   r0, =_estack
 8000754:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800075c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000760:	08002e74 	.word	0x08002e74
  ldr r2, =_sbss
 8000764:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000768:	20000148 	.word	0x20000148

0800076c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800076c:	e7fe      	b.n	800076c <ADC1_IRQHandler>
	...

08000770 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000774:	4b07      	ldr	r3, [pc, #28]	; (8000794 <HAL_Init+0x24>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	4b06      	ldr	r3, [pc, #24]	; (8000794 <HAL_Init+0x24>)
 800077a:	2110      	movs	r1, #16
 800077c:	430a      	orrs	r2, r1
 800077e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000780:	2000      	movs	r0, #0
 8000782:	f000 f809 	bl	8000798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000786:	f7ff fed7 	bl	8000538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800078a:	2300      	movs	r3, #0
}
 800078c:	0018      	movs	r0, r3
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	40022000 	.word	0x40022000

08000798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007a0:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <HAL_InitTick+0x5c>)
 80007a2:	681c      	ldr	r4, [r3, #0]
 80007a4:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <HAL_InitTick+0x60>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	0019      	movs	r1, r3
 80007aa:	23fa      	movs	r3, #250	; 0xfa
 80007ac:	0098      	lsls	r0, r3, #2
 80007ae:	f7ff fcab 	bl	8000108 <__udivsi3>
 80007b2:	0003      	movs	r3, r0
 80007b4:	0019      	movs	r1, r3
 80007b6:	0020      	movs	r0, r4
 80007b8:	f7ff fca6 	bl	8000108 <__udivsi3>
 80007bc:	0003      	movs	r3, r0
 80007be:	0018      	movs	r0, r3
 80007c0:	f000 f92f 	bl	8000a22 <HAL_SYSTICK_Config>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007c8:	2301      	movs	r3, #1
 80007ca:	e00f      	b.n	80007ec <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2b03      	cmp	r3, #3
 80007d0:	d80b      	bhi.n	80007ea <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d2:	6879      	ldr	r1, [r7, #4]
 80007d4:	2301      	movs	r3, #1
 80007d6:	425b      	negs	r3, r3
 80007d8:	2200      	movs	r2, #0
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 f8fc 	bl	80009d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e0:	4b06      	ldr	r3, [pc, #24]	; (80007fc <HAL_InitTick+0x64>)
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007e6:	2300      	movs	r3, #0
 80007e8:	e000      	b.n	80007ec <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
}
 80007ec:	0018      	movs	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	b003      	add	sp, #12
 80007f2:	bd90      	pop	{r4, r7, pc}
 80007f4:	20000008 	.word	0x20000008
 80007f8:	20000010 	.word	0x20000010
 80007fc:	2000000c 	.word	0x2000000c

08000800 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000804:	4b05      	ldr	r3, [pc, #20]	; (800081c <HAL_IncTick+0x1c>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	001a      	movs	r2, r3
 800080a:	4b05      	ldr	r3, [pc, #20]	; (8000820 <HAL_IncTick+0x20>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	18d2      	adds	r2, r2, r3
 8000810:	4b03      	ldr	r3, [pc, #12]	; (8000820 <HAL_IncTick+0x20>)
 8000812:	601a      	str	r2, [r3, #0]
}
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	20000010 	.word	0x20000010
 8000820:	20000144 	.word	0x20000144

08000824 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  return uwTick;
 8000828:	4b02      	ldr	r3, [pc, #8]	; (8000834 <HAL_GetTick+0x10>)
 800082a:	681b      	ldr	r3, [r3, #0]
}
 800082c:	0018      	movs	r0, r3
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	20000144 	.word	0x20000144

08000838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000840:	f7ff fff0 	bl	8000824 <HAL_GetTick>
 8000844:	0003      	movs	r3, r0
 8000846:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	3301      	adds	r3, #1
 8000850:	d005      	beq.n	800085e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000852:	4b0a      	ldr	r3, [pc, #40]	; (800087c <HAL_Delay+0x44>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	001a      	movs	r2, r3
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	189b      	adds	r3, r3, r2
 800085c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	f7ff ffe0 	bl	8000824 <HAL_GetTick>
 8000864:	0002      	movs	r2, r0
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	68fa      	ldr	r2, [r7, #12]
 800086c:	429a      	cmp	r2, r3
 800086e:	d8f7      	bhi.n	8000860 <HAL_Delay+0x28>
  {
  }
}
 8000870:	46c0      	nop			; (mov r8, r8)
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	b004      	add	sp, #16
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	20000010 	.word	0x20000010

08000880 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	0002      	movs	r2, r0
 8000888:	1dfb      	adds	r3, r7, #7
 800088a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800088c:	1dfb      	adds	r3, r7, #7
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2b7f      	cmp	r3, #127	; 0x7f
 8000892:	d809      	bhi.n	80008a8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000894:	1dfb      	adds	r3, r7, #7
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	001a      	movs	r2, r3
 800089a:	231f      	movs	r3, #31
 800089c:	401a      	ands	r2, r3
 800089e:	4b04      	ldr	r3, [pc, #16]	; (80008b0 <__NVIC_EnableIRQ+0x30>)
 80008a0:	2101      	movs	r1, #1
 80008a2:	4091      	lsls	r1, r2
 80008a4:	000a      	movs	r2, r1
 80008a6:	601a      	str	r2, [r3, #0]
  }
}
 80008a8:	46c0      	nop			; (mov r8, r8)
 80008aa:	46bd      	mov	sp, r7
 80008ac:	b002      	add	sp, #8
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	e000e100 	.word	0xe000e100

080008b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b4:	b590      	push	{r4, r7, lr}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	0002      	movs	r2, r0
 80008bc:	6039      	str	r1, [r7, #0]
 80008be:	1dfb      	adds	r3, r7, #7
 80008c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008c2:	1dfb      	adds	r3, r7, #7
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	2b7f      	cmp	r3, #127	; 0x7f
 80008c8:	d828      	bhi.n	800091c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008ca:	4a2f      	ldr	r2, [pc, #188]	; (8000988 <__NVIC_SetPriority+0xd4>)
 80008cc:	1dfb      	adds	r3, r7, #7
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	b25b      	sxtb	r3, r3
 80008d2:	089b      	lsrs	r3, r3, #2
 80008d4:	33c0      	adds	r3, #192	; 0xc0
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	589b      	ldr	r3, [r3, r2]
 80008da:	1dfa      	adds	r2, r7, #7
 80008dc:	7812      	ldrb	r2, [r2, #0]
 80008de:	0011      	movs	r1, r2
 80008e0:	2203      	movs	r2, #3
 80008e2:	400a      	ands	r2, r1
 80008e4:	00d2      	lsls	r2, r2, #3
 80008e6:	21ff      	movs	r1, #255	; 0xff
 80008e8:	4091      	lsls	r1, r2
 80008ea:	000a      	movs	r2, r1
 80008ec:	43d2      	mvns	r2, r2
 80008ee:	401a      	ands	r2, r3
 80008f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	019b      	lsls	r3, r3, #6
 80008f6:	22ff      	movs	r2, #255	; 0xff
 80008f8:	401a      	ands	r2, r3
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	0018      	movs	r0, r3
 8000900:	2303      	movs	r3, #3
 8000902:	4003      	ands	r3, r0
 8000904:	00db      	lsls	r3, r3, #3
 8000906:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000908:	481f      	ldr	r0, [pc, #124]	; (8000988 <__NVIC_SetPriority+0xd4>)
 800090a:	1dfb      	adds	r3, r7, #7
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	b25b      	sxtb	r3, r3
 8000910:	089b      	lsrs	r3, r3, #2
 8000912:	430a      	orrs	r2, r1
 8000914:	33c0      	adds	r3, #192	; 0xc0
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800091a:	e031      	b.n	8000980 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800091c:	4a1b      	ldr	r2, [pc, #108]	; (800098c <__NVIC_SetPriority+0xd8>)
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	0019      	movs	r1, r3
 8000924:	230f      	movs	r3, #15
 8000926:	400b      	ands	r3, r1
 8000928:	3b08      	subs	r3, #8
 800092a:	089b      	lsrs	r3, r3, #2
 800092c:	3306      	adds	r3, #6
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	18d3      	adds	r3, r2, r3
 8000932:	3304      	adds	r3, #4
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	1dfa      	adds	r2, r7, #7
 8000938:	7812      	ldrb	r2, [r2, #0]
 800093a:	0011      	movs	r1, r2
 800093c:	2203      	movs	r2, #3
 800093e:	400a      	ands	r2, r1
 8000940:	00d2      	lsls	r2, r2, #3
 8000942:	21ff      	movs	r1, #255	; 0xff
 8000944:	4091      	lsls	r1, r2
 8000946:	000a      	movs	r2, r1
 8000948:	43d2      	mvns	r2, r2
 800094a:	401a      	ands	r2, r3
 800094c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	019b      	lsls	r3, r3, #6
 8000952:	22ff      	movs	r2, #255	; 0xff
 8000954:	401a      	ands	r2, r3
 8000956:	1dfb      	adds	r3, r7, #7
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	0018      	movs	r0, r3
 800095c:	2303      	movs	r3, #3
 800095e:	4003      	ands	r3, r0
 8000960:	00db      	lsls	r3, r3, #3
 8000962:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000964:	4809      	ldr	r0, [pc, #36]	; (800098c <__NVIC_SetPriority+0xd8>)
 8000966:	1dfb      	adds	r3, r7, #7
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	001c      	movs	r4, r3
 800096c:	230f      	movs	r3, #15
 800096e:	4023      	ands	r3, r4
 8000970:	3b08      	subs	r3, #8
 8000972:	089b      	lsrs	r3, r3, #2
 8000974:	430a      	orrs	r2, r1
 8000976:	3306      	adds	r3, #6
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	18c3      	adds	r3, r0, r3
 800097c:	3304      	adds	r3, #4
 800097e:	601a      	str	r2, [r3, #0]
}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b003      	add	sp, #12
 8000986:	bd90      	pop	{r4, r7, pc}
 8000988:	e000e100 	.word	0xe000e100
 800098c:	e000ed00 	.word	0xe000ed00

08000990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	1e5a      	subs	r2, r3, #1
 800099c:	2380      	movs	r3, #128	; 0x80
 800099e:	045b      	lsls	r3, r3, #17
 80009a0:	429a      	cmp	r2, r3
 80009a2:	d301      	bcc.n	80009a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009a4:	2301      	movs	r3, #1
 80009a6:	e010      	b.n	80009ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <SysTick_Config+0x44>)
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	3a01      	subs	r2, #1
 80009ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009b0:	2301      	movs	r3, #1
 80009b2:	425b      	negs	r3, r3
 80009b4:	2103      	movs	r1, #3
 80009b6:	0018      	movs	r0, r3
 80009b8:	f7ff ff7c 	bl	80008b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009bc:	4b05      	ldr	r3, [pc, #20]	; (80009d4 <SysTick_Config+0x44>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009c2:	4b04      	ldr	r3, [pc, #16]	; (80009d4 <SysTick_Config+0x44>)
 80009c4:	2207      	movs	r2, #7
 80009c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009c8:	2300      	movs	r3, #0
}
 80009ca:	0018      	movs	r0, r3
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b002      	add	sp, #8
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	e000e010 	.word	0xe000e010

080009d8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60b9      	str	r1, [r7, #8]
 80009e0:	607a      	str	r2, [r7, #4]
 80009e2:	210f      	movs	r1, #15
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	1c02      	adds	r2, r0, #0
 80009e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009ea:	68ba      	ldr	r2, [r7, #8]
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b25b      	sxtb	r3, r3
 80009f2:	0011      	movs	r1, r2
 80009f4:	0018      	movs	r0, r3
 80009f6:	f7ff ff5d 	bl	80008b4 <__NVIC_SetPriority>
}
 80009fa:	46c0      	nop			; (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b004      	add	sp, #16
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b082      	sub	sp, #8
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	0002      	movs	r2, r0
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a0e:	1dfb      	adds	r3, r7, #7
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	b25b      	sxtb	r3, r3
 8000a14:	0018      	movs	r0, r3
 8000a16:	f7ff ff33 	bl	8000880 <__NVIC_EnableIRQ>
}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b002      	add	sp, #8
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b082      	sub	sp, #8
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f7ff ffaf 	bl	8000990 <SysTick_Config>
 8000a32:	0003      	movs	r3, r0
}
 8000a34:	0018      	movs	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b002      	add	sp, #8
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2221      	movs	r2, #33	; 0x21
 8000a48:	5c9b      	ldrb	r3, [r3, r2]
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	2b02      	cmp	r3, #2
 8000a4e:	d008      	beq.n	8000a62 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2204      	movs	r2, #4
 8000a54:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2220      	movs	r2, #32
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e020      	b.n	8000aa4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	210e      	movs	r1, #14
 8000a6e:	438a      	bics	r2, r1
 8000a70:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	438a      	bics	r2, r1
 8000a80:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	4091      	lsls	r1, r2
 8000a8e:	000a      	movs	r2, r1
 8000a90:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2221      	movs	r2, #33	; 0x21
 8000a96:	2101      	movs	r1, #1
 8000a98:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2220      	movs	r2, #32
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000aa2:	2300      	movs	r3, #0
}
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	b002      	add	sp, #8
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ab4:	210f      	movs	r1, #15
 8000ab6:	187b      	adds	r3, r7, r1
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2221      	movs	r2, #33	; 0x21
 8000ac0:	5c9b      	ldrb	r3, [r3, r2]
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	2b02      	cmp	r3, #2
 8000ac6:	d006      	beq.n	8000ad6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2204      	movs	r2, #4
 8000acc:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	701a      	strb	r2, [r3, #0]
 8000ad4:	e028      	b.n	8000b28 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	210e      	movs	r1, #14
 8000ae2:	438a      	bics	r2, r1
 8000ae4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2101      	movs	r1, #1
 8000af2:	438a      	bics	r2, r1
 8000af4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000afe:	2101      	movs	r1, #1
 8000b00:	4091      	lsls	r1, r2
 8000b02:	000a      	movs	r2, r1
 8000b04:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2221      	movs	r2, #33	; 0x21
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2220      	movs	r2, #32
 8000b12:	2100      	movs	r1, #0
 8000b14:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d004      	beq.n	8000b28 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	0010      	movs	r0, r2
 8000b26:	4798      	blx	r3
    }
  }
  return status;
 8000b28:	230f      	movs	r3, #15
 8000b2a:	18fb      	adds	r3, r7, r3
 8000b2c:	781b      	ldrb	r3, [r3, #0]
}
 8000b2e:	0018      	movs	r0, r3
 8000b30:	46bd      	mov	sp, r7
 8000b32:	b004      	add	sp, #16
 8000b34:	bd80      	pop	{r7, pc}
	...

08000b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b42:	2300      	movs	r3, #0
 8000b44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b46:	e14f      	b.n	8000de8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	697a      	ldr	r2, [r7, #20]
 8000b50:	4091      	lsls	r1, r2
 8000b52:	000a      	movs	r2, r1
 8000b54:	4013      	ands	r3, r2
 8000b56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d100      	bne.n	8000b60 <HAL_GPIO_Init+0x28>
 8000b5e:	e140      	b.n	8000de2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	2203      	movs	r2, #3
 8000b66:	4013      	ands	r3, r2
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d005      	beq.n	8000b78 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	2203      	movs	r2, #3
 8000b72:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d130      	bne.n	8000bda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	689b      	ldr	r3, [r3, #8]
 8000b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	2203      	movs	r2, #3
 8000b84:	409a      	lsls	r2, r3
 8000b86:	0013      	movs	r3, r2
 8000b88:	43da      	mvns	r2, r3
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	68da      	ldr	r2, [r3, #12]
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	409a      	lsls	r2, r3
 8000b9a:	0013      	movs	r3, r2
 8000b9c:	693a      	ldr	r2, [r7, #16]
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bae:	2201      	movs	r2, #1
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	409a      	lsls	r2, r3
 8000bb4:	0013      	movs	r3, r2
 8000bb6:	43da      	mvns	r2, r3
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	091b      	lsrs	r3, r3, #4
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	401a      	ands	r2, r3
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	409a      	lsls	r2, r3
 8000bcc:	0013      	movs	r3, r2
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	2203      	movs	r2, #3
 8000be0:	4013      	ands	r3, r2
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	d017      	beq.n	8000c16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	68db      	ldr	r3, [r3, #12]
 8000bea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	409a      	lsls	r2, r3
 8000bf4:	0013      	movs	r3, r2
 8000bf6:	43da      	mvns	r2, r3
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	689a      	ldr	r2, [r3, #8]
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	409a      	lsls	r2, r3
 8000c08:	0013      	movs	r3, r2
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	2203      	movs	r2, #3
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	d123      	bne.n	8000c6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	08da      	lsrs	r2, r3, #3
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	3208      	adds	r2, #8
 8000c2a:	0092      	lsls	r2, r2, #2
 8000c2c:	58d3      	ldr	r3, [r2, r3]
 8000c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	2207      	movs	r2, #7
 8000c34:	4013      	ands	r3, r2
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	220f      	movs	r2, #15
 8000c3a:	409a      	lsls	r2, r3
 8000c3c:	0013      	movs	r3, r2
 8000c3e:	43da      	mvns	r2, r3
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	4013      	ands	r3, r2
 8000c44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	691a      	ldr	r2, [r3, #16]
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	2107      	movs	r1, #7
 8000c4e:	400b      	ands	r3, r1
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	409a      	lsls	r2, r3
 8000c54:	0013      	movs	r3, r2
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	08da      	lsrs	r2, r3, #3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3208      	adds	r2, #8
 8000c64:	0092      	lsls	r2, r2, #2
 8000c66:	6939      	ldr	r1, [r7, #16]
 8000c68:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	2203      	movs	r2, #3
 8000c76:	409a      	lsls	r2, r3
 8000c78:	0013      	movs	r3, r2
 8000c7a:	43da      	mvns	r2, r3
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	2203      	movs	r2, #3
 8000c88:	401a      	ands	r2, r3
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	409a      	lsls	r2, r3
 8000c90:	0013      	movs	r3, r2
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685a      	ldr	r2, [r3, #4]
 8000ca2:	23c0      	movs	r3, #192	; 0xc0
 8000ca4:	029b      	lsls	r3, r3, #10
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	d100      	bne.n	8000cac <HAL_GPIO_Init+0x174>
 8000caa:	e09a      	b.n	8000de2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cac:	4b54      	ldr	r3, [pc, #336]	; (8000e00 <HAL_GPIO_Init+0x2c8>)
 8000cae:	699a      	ldr	r2, [r3, #24]
 8000cb0:	4b53      	ldr	r3, [pc, #332]	; (8000e00 <HAL_GPIO_Init+0x2c8>)
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	430a      	orrs	r2, r1
 8000cb6:	619a      	str	r2, [r3, #24]
 8000cb8:	4b51      	ldr	r3, [pc, #324]	; (8000e00 <HAL_GPIO_Init+0x2c8>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	60bb      	str	r3, [r7, #8]
 8000cc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cc4:	4a4f      	ldr	r2, [pc, #316]	; (8000e04 <HAL_GPIO_Init+0x2cc>)
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	089b      	lsrs	r3, r3, #2
 8000cca:	3302      	adds	r3, #2
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	589b      	ldr	r3, [r3, r2]
 8000cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	2203      	movs	r2, #3
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	220f      	movs	r2, #15
 8000cdc:	409a      	lsls	r2, r3
 8000cde:	0013      	movs	r3, r2
 8000ce0:	43da      	mvns	r2, r3
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	2390      	movs	r3, #144	; 0x90
 8000cec:	05db      	lsls	r3, r3, #23
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d013      	beq.n	8000d1a <HAL_GPIO_Init+0x1e2>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	4a44      	ldr	r2, [pc, #272]	; (8000e08 <HAL_GPIO_Init+0x2d0>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d00d      	beq.n	8000d16 <HAL_GPIO_Init+0x1de>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4a43      	ldr	r2, [pc, #268]	; (8000e0c <HAL_GPIO_Init+0x2d4>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d007      	beq.n	8000d12 <HAL_GPIO_Init+0x1da>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4a42      	ldr	r2, [pc, #264]	; (8000e10 <HAL_GPIO_Init+0x2d8>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d101      	bne.n	8000d0e <HAL_GPIO_Init+0x1d6>
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	e006      	b.n	8000d1c <HAL_GPIO_Init+0x1e4>
 8000d0e:	2305      	movs	r3, #5
 8000d10:	e004      	b.n	8000d1c <HAL_GPIO_Init+0x1e4>
 8000d12:	2302      	movs	r3, #2
 8000d14:	e002      	b.n	8000d1c <HAL_GPIO_Init+0x1e4>
 8000d16:	2301      	movs	r3, #1
 8000d18:	e000      	b.n	8000d1c <HAL_GPIO_Init+0x1e4>
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	697a      	ldr	r2, [r7, #20]
 8000d1e:	2103      	movs	r1, #3
 8000d20:	400a      	ands	r2, r1
 8000d22:	0092      	lsls	r2, r2, #2
 8000d24:	4093      	lsls	r3, r2
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d2c:	4935      	ldr	r1, [pc, #212]	; (8000e04 <HAL_GPIO_Init+0x2cc>)
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	089b      	lsrs	r3, r3, #2
 8000d32:	3302      	adds	r3, #2
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d3a:	4b36      	ldr	r3, [pc, #216]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	43da      	mvns	r2, r3
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685a      	ldr	r2, [r3, #4]
 8000d4e:	2380      	movs	r3, #128	; 0x80
 8000d50:	035b      	lsls	r3, r3, #13
 8000d52:	4013      	ands	r3, r2
 8000d54:	d003      	beq.n	8000d5e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d5e:	4b2d      	ldr	r3, [pc, #180]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d64:	4b2b      	ldr	r3, [pc, #172]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	43da      	mvns	r2, r3
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	4013      	ands	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685a      	ldr	r2, [r3, #4]
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	039b      	lsls	r3, r3, #14
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	d003      	beq.n	8000d88 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000d80:	693a      	ldr	r2, [r7, #16]
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d88:	4b22      	ldr	r3, [pc, #136]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000d8e:	4b21      	ldr	r3, [pc, #132]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	43da      	mvns	r2, r3
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685a      	ldr	r2, [r3, #4]
 8000da2:	2380      	movs	r3, #128	; 0x80
 8000da4:	029b      	lsls	r3, r3, #10
 8000da6:	4013      	ands	r3, r2
 8000da8:	d003      	beq.n	8000db2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000db2:	4b18      	ldr	r3, [pc, #96]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000db8:	4b16      	ldr	r3, [pc, #88]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	43da      	mvns	r2, r3
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685a      	ldr	r2, [r3, #4]
 8000dcc:	2380      	movs	r3, #128	; 0x80
 8000dce:	025b      	lsls	r3, r3, #9
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	d003      	beq.n	8000ddc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000dd4:	693a      	ldr	r2, [r7, #16]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ddc:	4b0d      	ldr	r3, [pc, #52]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	3301      	adds	r3, #1
 8000de6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	40da      	lsrs	r2, r3
 8000df0:	1e13      	subs	r3, r2, #0
 8000df2:	d000      	beq.n	8000df6 <HAL_GPIO_Init+0x2be>
 8000df4:	e6a8      	b.n	8000b48 <HAL_GPIO_Init+0x10>
  } 
}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	46c0      	nop			; (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b006      	add	sp, #24
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40021000 	.word	0x40021000
 8000e04:	40010000 	.word	0x40010000
 8000e08:	48000400 	.word	0x48000400
 8000e0c:	48000800 	.word	0x48000800
 8000e10:	48000c00 	.word	0x48000c00
 8000e14:	40010400 	.word	0x40010400

08000e18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	0008      	movs	r0, r1
 8000e22:	0011      	movs	r1, r2
 8000e24:	1cbb      	adds	r3, r7, #2
 8000e26:	1c02      	adds	r2, r0, #0
 8000e28:	801a      	strh	r2, [r3, #0]
 8000e2a:	1c7b      	adds	r3, r7, #1
 8000e2c:	1c0a      	adds	r2, r1, #0
 8000e2e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e30:	1c7b      	adds	r3, r7, #1
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d004      	beq.n	8000e42 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e38:	1cbb      	adds	r3, r7, #2
 8000e3a:	881a      	ldrh	r2, [r3, #0]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e40:	e003      	b.n	8000e4a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e42:	1cbb      	adds	r3, r7, #2
 8000e44:	881a      	ldrh	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}
	...

08000e54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b088      	sub	sp, #32
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d101      	bne.n	8000e66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e305      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d100      	bne.n	8000e72 <HAL_RCC_OscConfig+0x1e>
 8000e70:	e08d      	b.n	8000f8e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e72:	4bc5      	ldr	r3, [pc, #788]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	220c      	movs	r2, #12
 8000e78:	4013      	ands	r3, r2
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	d00e      	beq.n	8000e9c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e7e:	4bc2      	ldr	r3, [pc, #776]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	220c      	movs	r2, #12
 8000e84:	4013      	ands	r3, r2
 8000e86:	2b08      	cmp	r3, #8
 8000e88:	d116      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x64>
 8000e8a:	4bbf      	ldr	r3, [pc, #764]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000e8c:	685a      	ldr	r2, [r3, #4]
 8000e8e:	23c0      	movs	r3, #192	; 0xc0
 8000e90:	025b      	lsls	r3, r3, #9
 8000e92:	401a      	ands	r2, r3
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	025b      	lsls	r3, r3, #9
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d10d      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e9c:	4bba      	ldr	r3, [pc, #744]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	029b      	lsls	r3, r3, #10
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d100      	bne.n	8000eaa <HAL_RCC_OscConfig+0x56>
 8000ea8:	e070      	b.n	8000f8c <HAL_RCC_OscConfig+0x138>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d000      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x60>
 8000eb2:	e06b      	b.n	8000f8c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e2dc      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d107      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x7c>
 8000ec0:	4bb1      	ldr	r3, [pc, #708]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	4bb0      	ldr	r3, [pc, #704]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000ec6:	2180      	movs	r1, #128	; 0x80
 8000ec8:	0249      	lsls	r1, r1, #9
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	e02f      	b.n	8000f30 <HAL_RCC_OscConfig+0xdc>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d10c      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x9e>
 8000ed8:	4bab      	ldr	r3, [pc, #684]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4baa      	ldr	r3, [pc, #680]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000ede:	49ab      	ldr	r1, [pc, #684]	; (800118c <HAL_RCC_OscConfig+0x338>)
 8000ee0:	400a      	ands	r2, r1
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	4ba8      	ldr	r3, [pc, #672]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4ba7      	ldr	r3, [pc, #668]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000eea:	49a9      	ldr	r1, [pc, #676]	; (8001190 <HAL_RCC_OscConfig+0x33c>)
 8000eec:	400a      	ands	r2, r1
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	e01e      	b.n	8000f30 <HAL_RCC_OscConfig+0xdc>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	2b05      	cmp	r3, #5
 8000ef8:	d10e      	bne.n	8000f18 <HAL_RCC_OscConfig+0xc4>
 8000efa:	4ba3      	ldr	r3, [pc, #652]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	4ba2      	ldr	r3, [pc, #648]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f00:	2180      	movs	r1, #128	; 0x80
 8000f02:	02c9      	lsls	r1, r1, #11
 8000f04:	430a      	orrs	r2, r1
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	4b9f      	ldr	r3, [pc, #636]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	4b9e      	ldr	r3, [pc, #632]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f0e:	2180      	movs	r1, #128	; 0x80
 8000f10:	0249      	lsls	r1, r1, #9
 8000f12:	430a      	orrs	r2, r1
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	e00b      	b.n	8000f30 <HAL_RCC_OscConfig+0xdc>
 8000f18:	4b9b      	ldr	r3, [pc, #620]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4b9a      	ldr	r3, [pc, #616]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f1e:	499b      	ldr	r1, [pc, #620]	; (800118c <HAL_RCC_OscConfig+0x338>)
 8000f20:	400a      	ands	r2, r1
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	4b98      	ldr	r3, [pc, #608]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	4b97      	ldr	r3, [pc, #604]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f2a:	4999      	ldr	r1, [pc, #612]	; (8001190 <HAL_RCC_OscConfig+0x33c>)
 8000f2c:	400a      	ands	r2, r1
 8000f2e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d014      	beq.n	8000f62 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f38:	f7ff fc74 	bl	8000824 <HAL_GetTick>
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f40:	e008      	b.n	8000f54 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f42:	f7ff fc6f 	bl	8000824 <HAL_GetTick>
 8000f46:	0002      	movs	r2, r0
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	2b64      	cmp	r3, #100	; 0x64
 8000f4e:	d901      	bls.n	8000f54 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000f50:	2303      	movs	r3, #3
 8000f52:	e28e      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f54:	4b8c      	ldr	r3, [pc, #560]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	2380      	movs	r3, #128	; 0x80
 8000f5a:	029b      	lsls	r3, r3, #10
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	d0f0      	beq.n	8000f42 <HAL_RCC_OscConfig+0xee>
 8000f60:	e015      	b.n	8000f8e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f62:	f7ff fc5f 	bl	8000824 <HAL_GetTick>
 8000f66:	0003      	movs	r3, r0
 8000f68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f6a:	e008      	b.n	8000f7e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f6c:	f7ff fc5a 	bl	8000824 <HAL_GetTick>
 8000f70:	0002      	movs	r2, r0
 8000f72:	69bb      	ldr	r3, [r7, #24]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	2b64      	cmp	r3, #100	; 0x64
 8000f78:	d901      	bls.n	8000f7e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	e279      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f7e:	4b82      	ldr	r3, [pc, #520]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	2380      	movs	r3, #128	; 0x80
 8000f84:	029b      	lsls	r3, r3, #10
 8000f86:	4013      	ands	r3, r2
 8000f88:	d1f0      	bne.n	8000f6c <HAL_RCC_OscConfig+0x118>
 8000f8a:	e000      	b.n	8000f8e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f8c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2202      	movs	r2, #2
 8000f94:	4013      	ands	r3, r2
 8000f96:	d100      	bne.n	8000f9a <HAL_RCC_OscConfig+0x146>
 8000f98:	e06c      	b.n	8001074 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f9a:	4b7b      	ldr	r3, [pc, #492]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	220c      	movs	r2, #12
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	d00e      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fa4:	4b78      	ldr	r3, [pc, #480]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	220c      	movs	r2, #12
 8000faa:	4013      	ands	r3, r2
 8000fac:	2b08      	cmp	r3, #8
 8000fae:	d11f      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x19c>
 8000fb0:	4b75      	ldr	r3, [pc, #468]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	23c0      	movs	r3, #192	; 0xc0
 8000fb6:	025b      	lsls	r3, r3, #9
 8000fb8:	401a      	ands	r2, r3
 8000fba:	2380      	movs	r3, #128	; 0x80
 8000fbc:	021b      	lsls	r3, r3, #8
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d116      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fc2:	4b71      	ldr	r3, [pc, #452]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2202      	movs	r2, #2
 8000fc8:	4013      	ands	r3, r2
 8000fca:	d005      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x184>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d001      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e24c      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd8:	4b6b      	ldr	r3, [pc, #428]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	22f8      	movs	r2, #248	; 0xf8
 8000fde:	4393      	bics	r3, r2
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	691b      	ldr	r3, [r3, #16]
 8000fe6:	00da      	lsls	r2, r3, #3
 8000fe8:	4b67      	ldr	r3, [pc, #412]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000fea:	430a      	orrs	r2, r1
 8000fec:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fee:	e041      	b.n	8001074 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d024      	beq.n	8001042 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ff8:	4b63      	ldr	r3, [pc, #396]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b62      	ldr	r3, [pc, #392]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8000ffe:	2101      	movs	r1, #1
 8001000:	430a      	orrs	r2, r1
 8001002:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001004:	f7ff fc0e 	bl	8000824 <HAL_GetTick>
 8001008:	0003      	movs	r3, r0
 800100a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800100c:	e008      	b.n	8001020 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800100e:	f7ff fc09 	bl	8000824 <HAL_GetTick>
 8001012:	0002      	movs	r2, r0
 8001014:	69bb      	ldr	r3, [r7, #24]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d901      	bls.n	8001020 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800101c:	2303      	movs	r3, #3
 800101e:	e228      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001020:	4b59      	ldr	r3, [pc, #356]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2202      	movs	r2, #2
 8001026:	4013      	ands	r3, r2
 8001028:	d0f1      	beq.n	800100e <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800102a:	4b57      	ldr	r3, [pc, #348]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	22f8      	movs	r2, #248	; 0xf8
 8001030:	4393      	bics	r3, r2
 8001032:	0019      	movs	r1, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	00da      	lsls	r2, r3, #3
 800103a:	4b53      	ldr	r3, [pc, #332]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 800103c:	430a      	orrs	r2, r1
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	e018      	b.n	8001074 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001042:	4b51      	ldr	r3, [pc, #324]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	4b50      	ldr	r3, [pc, #320]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8001048:	2101      	movs	r1, #1
 800104a:	438a      	bics	r2, r1
 800104c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800104e:	f7ff fbe9 	bl	8000824 <HAL_GetTick>
 8001052:	0003      	movs	r3, r0
 8001054:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001056:	e008      	b.n	800106a <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001058:	f7ff fbe4 	bl	8000824 <HAL_GetTick>
 800105c:	0002      	movs	r2, r0
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d901      	bls.n	800106a <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e203      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800106a:	4b47      	ldr	r3, [pc, #284]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2202      	movs	r2, #2
 8001070:	4013      	ands	r3, r2
 8001072:	d1f1      	bne.n	8001058 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2208      	movs	r2, #8
 800107a:	4013      	ands	r3, r2
 800107c:	d036      	beq.n	80010ec <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d019      	beq.n	80010ba <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001086:	4b40      	ldr	r3, [pc, #256]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8001088:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800108a:	4b3f      	ldr	r3, [pc, #252]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 800108c:	2101      	movs	r1, #1
 800108e:	430a      	orrs	r2, r1
 8001090:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001092:	f7ff fbc7 	bl	8000824 <HAL_GetTick>
 8001096:	0003      	movs	r3, r0
 8001098:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800109a:	e008      	b.n	80010ae <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800109c:	f7ff fbc2 	bl	8000824 <HAL_GetTick>
 80010a0:	0002      	movs	r2, r0
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d901      	bls.n	80010ae <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e1e1      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010ae:	4b36      	ldr	r3, [pc, #216]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 80010b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b2:	2202      	movs	r2, #2
 80010b4:	4013      	ands	r3, r2
 80010b6:	d0f1      	beq.n	800109c <HAL_RCC_OscConfig+0x248>
 80010b8:	e018      	b.n	80010ec <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010ba:	4b33      	ldr	r3, [pc, #204]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 80010bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010be:	4b32      	ldr	r3, [pc, #200]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 80010c0:	2101      	movs	r1, #1
 80010c2:	438a      	bics	r2, r1
 80010c4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c6:	f7ff fbad 	bl	8000824 <HAL_GetTick>
 80010ca:	0003      	movs	r3, r0
 80010cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ce:	e008      	b.n	80010e2 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010d0:	f7ff fba8 	bl	8000824 <HAL_GetTick>
 80010d4:	0002      	movs	r2, r0
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d901      	bls.n	80010e2 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80010de:	2303      	movs	r3, #3
 80010e0:	e1c7      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010e2:	4b29      	ldr	r3, [pc, #164]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 80010e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e6:	2202      	movs	r2, #2
 80010e8:	4013      	ands	r3, r2
 80010ea:	d1f1      	bne.n	80010d0 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2204      	movs	r2, #4
 80010f2:	4013      	ands	r3, r2
 80010f4:	d100      	bne.n	80010f8 <HAL_RCC_OscConfig+0x2a4>
 80010f6:	e0b5      	b.n	8001264 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010f8:	201f      	movs	r0, #31
 80010fa:	183b      	adds	r3, r7, r0
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001100:	4b21      	ldr	r3, [pc, #132]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8001102:	69da      	ldr	r2, [r3, #28]
 8001104:	2380      	movs	r3, #128	; 0x80
 8001106:	055b      	lsls	r3, r3, #21
 8001108:	4013      	ands	r3, r2
 800110a:	d110      	bne.n	800112e <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800110c:	4b1e      	ldr	r3, [pc, #120]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 800110e:	69da      	ldr	r2, [r3, #28]
 8001110:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 8001112:	2180      	movs	r1, #128	; 0x80
 8001114:	0549      	lsls	r1, r1, #21
 8001116:	430a      	orrs	r2, r1
 8001118:	61da      	str	r2, [r3, #28]
 800111a:	4b1b      	ldr	r3, [pc, #108]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 800111c:	69da      	ldr	r2, [r3, #28]
 800111e:	2380      	movs	r3, #128	; 0x80
 8001120:	055b      	lsls	r3, r3, #21
 8001122:	4013      	ands	r3, r2
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001128:	183b      	adds	r3, r7, r0
 800112a:	2201      	movs	r2, #1
 800112c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800112e:	4b19      	ldr	r3, [pc, #100]	; (8001194 <HAL_RCC_OscConfig+0x340>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	2380      	movs	r3, #128	; 0x80
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	4013      	ands	r3, r2
 8001138:	d11a      	bne.n	8001170 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800113a:	4b16      	ldr	r3, [pc, #88]	; (8001194 <HAL_RCC_OscConfig+0x340>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	4b15      	ldr	r3, [pc, #84]	; (8001194 <HAL_RCC_OscConfig+0x340>)
 8001140:	2180      	movs	r1, #128	; 0x80
 8001142:	0049      	lsls	r1, r1, #1
 8001144:	430a      	orrs	r2, r1
 8001146:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001148:	f7ff fb6c 	bl	8000824 <HAL_GetTick>
 800114c:	0003      	movs	r3, r0
 800114e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001150:	e008      	b.n	8001164 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001152:	f7ff fb67 	bl	8000824 <HAL_GetTick>
 8001156:	0002      	movs	r2, r0
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b64      	cmp	r3, #100	; 0x64
 800115e:	d901      	bls.n	8001164 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e186      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001164:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <HAL_RCC_OscConfig+0x340>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	2380      	movs	r3, #128	; 0x80
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4013      	ands	r3, r2
 800116e:	d0f0      	beq.n	8001152 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d10f      	bne.n	8001198 <HAL_RCC_OscConfig+0x344>
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 800117a:	6a1a      	ldr	r2, [r3, #32]
 800117c:	4b02      	ldr	r3, [pc, #8]	; (8001188 <HAL_RCC_OscConfig+0x334>)
 800117e:	2101      	movs	r1, #1
 8001180:	430a      	orrs	r2, r1
 8001182:	621a      	str	r2, [r3, #32]
 8001184:	e036      	b.n	80011f4 <HAL_RCC_OscConfig+0x3a0>
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	40021000 	.word	0x40021000
 800118c:	fffeffff 	.word	0xfffeffff
 8001190:	fffbffff 	.word	0xfffbffff
 8001194:	40007000 	.word	0x40007000
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d10c      	bne.n	80011ba <HAL_RCC_OscConfig+0x366>
 80011a0:	4bb6      	ldr	r3, [pc, #728]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011a2:	6a1a      	ldr	r2, [r3, #32]
 80011a4:	4bb5      	ldr	r3, [pc, #724]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011a6:	2101      	movs	r1, #1
 80011a8:	438a      	bics	r2, r1
 80011aa:	621a      	str	r2, [r3, #32]
 80011ac:	4bb3      	ldr	r3, [pc, #716]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011ae:	6a1a      	ldr	r2, [r3, #32]
 80011b0:	4bb2      	ldr	r3, [pc, #712]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011b2:	2104      	movs	r1, #4
 80011b4:	438a      	bics	r2, r1
 80011b6:	621a      	str	r2, [r3, #32]
 80011b8:	e01c      	b.n	80011f4 <HAL_RCC_OscConfig+0x3a0>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	2b05      	cmp	r3, #5
 80011c0:	d10c      	bne.n	80011dc <HAL_RCC_OscConfig+0x388>
 80011c2:	4bae      	ldr	r3, [pc, #696]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011c4:	6a1a      	ldr	r2, [r3, #32]
 80011c6:	4bad      	ldr	r3, [pc, #692]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011c8:	2104      	movs	r1, #4
 80011ca:	430a      	orrs	r2, r1
 80011cc:	621a      	str	r2, [r3, #32]
 80011ce:	4bab      	ldr	r3, [pc, #684]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011d0:	6a1a      	ldr	r2, [r3, #32]
 80011d2:	4baa      	ldr	r3, [pc, #680]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011d4:	2101      	movs	r1, #1
 80011d6:	430a      	orrs	r2, r1
 80011d8:	621a      	str	r2, [r3, #32]
 80011da:	e00b      	b.n	80011f4 <HAL_RCC_OscConfig+0x3a0>
 80011dc:	4ba7      	ldr	r3, [pc, #668]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011de:	6a1a      	ldr	r2, [r3, #32]
 80011e0:	4ba6      	ldr	r3, [pc, #664]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011e2:	2101      	movs	r1, #1
 80011e4:	438a      	bics	r2, r1
 80011e6:	621a      	str	r2, [r3, #32]
 80011e8:	4ba4      	ldr	r3, [pc, #656]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011ea:	6a1a      	ldr	r2, [r3, #32]
 80011ec:	4ba3      	ldr	r3, [pc, #652]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80011ee:	2104      	movs	r1, #4
 80011f0:	438a      	bics	r2, r1
 80011f2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d014      	beq.n	8001226 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011fc:	f7ff fb12 	bl	8000824 <HAL_GetTick>
 8001200:	0003      	movs	r3, r0
 8001202:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001204:	e009      	b.n	800121a <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001206:	f7ff fb0d 	bl	8000824 <HAL_GetTick>
 800120a:	0002      	movs	r2, r0
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	4a9b      	ldr	r2, [pc, #620]	; (8001480 <HAL_RCC_OscConfig+0x62c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d901      	bls.n	800121a <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e12b      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800121a:	4b98      	ldr	r3, [pc, #608]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800121c:	6a1b      	ldr	r3, [r3, #32]
 800121e:	2202      	movs	r2, #2
 8001220:	4013      	ands	r3, r2
 8001222:	d0f0      	beq.n	8001206 <HAL_RCC_OscConfig+0x3b2>
 8001224:	e013      	b.n	800124e <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001226:	f7ff fafd 	bl	8000824 <HAL_GetTick>
 800122a:	0003      	movs	r3, r0
 800122c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800122e:	e009      	b.n	8001244 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001230:	f7ff faf8 	bl	8000824 <HAL_GetTick>
 8001234:	0002      	movs	r2, r0
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	4a91      	ldr	r2, [pc, #580]	; (8001480 <HAL_RCC_OscConfig+0x62c>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d901      	bls.n	8001244 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	e116      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001244:	4b8d      	ldr	r3, [pc, #564]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001246:	6a1b      	ldr	r3, [r3, #32]
 8001248:	2202      	movs	r2, #2
 800124a:	4013      	ands	r3, r2
 800124c:	d1f0      	bne.n	8001230 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800124e:	231f      	movs	r3, #31
 8001250:	18fb      	adds	r3, r7, r3
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d105      	bne.n	8001264 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001258:	4b88      	ldr	r3, [pc, #544]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800125a:	69da      	ldr	r2, [r3, #28]
 800125c:	4b87      	ldr	r3, [pc, #540]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800125e:	4989      	ldr	r1, [pc, #548]	; (8001484 <HAL_RCC_OscConfig+0x630>)
 8001260:	400a      	ands	r2, r1
 8001262:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2210      	movs	r2, #16
 800126a:	4013      	ands	r3, r2
 800126c:	d063      	beq.n	8001336 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d12a      	bne.n	80012cc <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001276:	4b81      	ldr	r3, [pc, #516]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001278:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800127a:	4b80      	ldr	r3, [pc, #512]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800127c:	2104      	movs	r1, #4
 800127e:	430a      	orrs	r2, r1
 8001280:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001282:	4b7e      	ldr	r3, [pc, #504]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001284:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001286:	4b7d      	ldr	r3, [pc, #500]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001288:	2101      	movs	r1, #1
 800128a:	430a      	orrs	r2, r1
 800128c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800128e:	f7ff fac9 	bl	8000824 <HAL_GetTick>
 8001292:	0003      	movs	r3, r0
 8001294:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001298:	f7ff fac4 	bl	8000824 <HAL_GetTick>
 800129c:	0002      	movs	r2, r0
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e0e3      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80012aa:	4b74      	ldr	r3, [pc, #464]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ae:	2202      	movs	r2, #2
 80012b0:	4013      	ands	r3, r2
 80012b2:	d0f1      	beq.n	8001298 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012b4:	4b71      	ldr	r3, [pc, #452]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012b8:	22f8      	movs	r2, #248	; 0xf8
 80012ba:	4393      	bics	r3, r2
 80012bc:	0019      	movs	r1, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	00da      	lsls	r2, r3, #3
 80012c4:	4b6d      	ldr	r3, [pc, #436]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012c6:	430a      	orrs	r2, r1
 80012c8:	635a      	str	r2, [r3, #52]	; 0x34
 80012ca:	e034      	b.n	8001336 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	695b      	ldr	r3, [r3, #20]
 80012d0:	3305      	adds	r3, #5
 80012d2:	d111      	bne.n	80012f8 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80012d4:	4b69      	ldr	r3, [pc, #420]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012d8:	4b68      	ldr	r3, [pc, #416]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012da:	2104      	movs	r1, #4
 80012dc:	438a      	bics	r2, r1
 80012de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012e0:	4b66      	ldr	r3, [pc, #408]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012e4:	22f8      	movs	r2, #248	; 0xf8
 80012e6:	4393      	bics	r3, r2
 80012e8:	0019      	movs	r1, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	699b      	ldr	r3, [r3, #24]
 80012ee:	00da      	lsls	r2, r3, #3
 80012f0:	4b62      	ldr	r3, [pc, #392]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012f2:	430a      	orrs	r2, r1
 80012f4:	635a      	str	r2, [r3, #52]	; 0x34
 80012f6:	e01e      	b.n	8001336 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80012f8:	4b60      	ldr	r3, [pc, #384]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012fc:	4b5f      	ldr	r3, [pc, #380]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80012fe:	2104      	movs	r1, #4
 8001300:	430a      	orrs	r2, r1
 8001302:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001304:	4b5d      	ldr	r3, [pc, #372]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001306:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001308:	4b5c      	ldr	r3, [pc, #368]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800130a:	2101      	movs	r1, #1
 800130c:	438a      	bics	r2, r1
 800130e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001310:	f7ff fa88 	bl	8000824 <HAL_GetTick>
 8001314:	0003      	movs	r3, r0
 8001316:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800131a:	f7ff fa83 	bl	8000824 <HAL_GetTick>
 800131e:	0002      	movs	r2, r0
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e0a2      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800132c:	4b53      	ldr	r3, [pc, #332]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800132e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001330:	2202      	movs	r2, #2
 8001332:	4013      	ands	r3, r2
 8001334:	d1f1      	bne.n	800131a <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6a1b      	ldr	r3, [r3, #32]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d100      	bne.n	8001340 <HAL_RCC_OscConfig+0x4ec>
 800133e:	e097      	b.n	8001470 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001340:	4b4e      	ldr	r3, [pc, #312]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	220c      	movs	r2, #12
 8001346:	4013      	ands	r3, r2
 8001348:	2b08      	cmp	r3, #8
 800134a:	d100      	bne.n	800134e <HAL_RCC_OscConfig+0x4fa>
 800134c:	e06b      	b.n	8001426 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a1b      	ldr	r3, [r3, #32]
 8001352:	2b02      	cmp	r3, #2
 8001354:	d14c      	bne.n	80013f0 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001356:	4b49      	ldr	r3, [pc, #292]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	4b48      	ldr	r3, [pc, #288]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800135c:	494a      	ldr	r1, [pc, #296]	; (8001488 <HAL_RCC_OscConfig+0x634>)
 800135e:	400a      	ands	r2, r1
 8001360:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001362:	f7ff fa5f 	bl	8000824 <HAL_GetTick>
 8001366:	0003      	movs	r3, r0
 8001368:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800136c:	f7ff fa5a 	bl	8000824 <HAL_GetTick>
 8001370:	0002      	movs	r2, r0
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e079      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137e:	4b3f      	ldr	r3, [pc, #252]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	2380      	movs	r3, #128	; 0x80
 8001384:	049b      	lsls	r3, r3, #18
 8001386:	4013      	ands	r3, r2
 8001388:	d1f0      	bne.n	800136c <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800138a:	4b3c      	ldr	r3, [pc, #240]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800138c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800138e:	220f      	movs	r2, #15
 8001390:	4393      	bics	r3, r2
 8001392:	0019      	movs	r1, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001398:	4b38      	ldr	r3, [pc, #224]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800139a:	430a      	orrs	r2, r1
 800139c:	62da      	str	r2, [r3, #44]	; 0x2c
 800139e:	4b37      	ldr	r3, [pc, #220]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	4a3a      	ldr	r2, [pc, #232]	; (800148c <HAL_RCC_OscConfig+0x638>)
 80013a4:	4013      	ands	r3, r2
 80013a6:	0019      	movs	r1, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b0:	431a      	orrs	r2, r3
 80013b2:	4b32      	ldr	r3, [pc, #200]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80013b4:	430a      	orrs	r2, r1
 80013b6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013b8:	4b30      	ldr	r3, [pc, #192]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b2f      	ldr	r3, [pc, #188]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80013be:	2180      	movs	r1, #128	; 0x80
 80013c0:	0449      	lsls	r1, r1, #17
 80013c2:	430a      	orrs	r2, r1
 80013c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c6:	f7ff fa2d 	bl	8000824 <HAL_GetTick>
 80013ca:	0003      	movs	r3, r0
 80013cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ce:	e008      	b.n	80013e2 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013d0:	f7ff fa28 	bl	8000824 <HAL_GetTick>
 80013d4:	0002      	movs	r2, r0
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e047      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013e2:	4b26      	ldr	r3, [pc, #152]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	2380      	movs	r3, #128	; 0x80
 80013e8:	049b      	lsls	r3, r3, #18
 80013ea:	4013      	ands	r3, r2
 80013ec:	d0f0      	beq.n	80013d0 <HAL_RCC_OscConfig+0x57c>
 80013ee:	e03f      	b.n	8001470 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013f0:	4b22      	ldr	r3, [pc, #136]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b21      	ldr	r3, [pc, #132]	; (800147c <HAL_RCC_OscConfig+0x628>)
 80013f6:	4924      	ldr	r1, [pc, #144]	; (8001488 <HAL_RCC_OscConfig+0x634>)
 80013f8:	400a      	ands	r2, r1
 80013fa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fc:	f7ff fa12 	bl	8000824 <HAL_GetTick>
 8001400:	0003      	movs	r3, r0
 8001402:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001406:	f7ff fa0d 	bl	8000824 <HAL_GetTick>
 800140a:	0002      	movs	r2, r0
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e02c      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001418:	4b18      	ldr	r3, [pc, #96]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	2380      	movs	r3, #128	; 0x80
 800141e:	049b      	lsls	r3, r3, #18
 8001420:	4013      	ands	r3, r2
 8001422:	d1f0      	bne.n	8001406 <HAL_RCC_OscConfig+0x5b2>
 8001424:	e024      	b.n	8001470 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a1b      	ldr	r3, [r3, #32]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d101      	bne.n	8001432 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e01f      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_RCC_OscConfig+0x628>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <HAL_RCC_OscConfig+0x628>)
 800143a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800143c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800143e:	697a      	ldr	r2, [r7, #20]
 8001440:	23c0      	movs	r3, #192	; 0xc0
 8001442:	025b      	lsls	r3, r3, #9
 8001444:	401a      	ands	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144a:	429a      	cmp	r2, r3
 800144c:	d10e      	bne.n	800146c <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	220f      	movs	r2, #15
 8001452:	401a      	ands	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001458:	429a      	cmp	r2, r3
 800145a:	d107      	bne.n	800146c <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	23f0      	movs	r3, #240	; 0xf0
 8001460:	039b      	lsls	r3, r3, #14
 8001462:	401a      	ands	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001468:	429a      	cmp	r2, r3
 800146a:	d001      	beq.n	8001470 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e000      	b.n	8001472 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8001470:	2300      	movs	r3, #0
}
 8001472:	0018      	movs	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	b008      	add	sp, #32
 8001478:	bd80      	pop	{r7, pc}
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	40021000 	.word	0x40021000
 8001480:	00001388 	.word	0x00001388
 8001484:	efffffff 	.word	0xefffffff
 8001488:	feffffff 	.word	0xfeffffff
 800148c:	ffc27fff 	.word	0xffc27fff

08001490 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d101      	bne.n	80014a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e0b3      	b.n	800160c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014a4:	4b5b      	ldr	r3, [pc, #364]	; (8001614 <HAL_RCC_ClockConfig+0x184>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2201      	movs	r2, #1
 80014aa:	4013      	ands	r3, r2
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d911      	bls.n	80014d6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014b2:	4b58      	ldr	r3, [pc, #352]	; (8001614 <HAL_RCC_ClockConfig+0x184>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2201      	movs	r2, #1
 80014b8:	4393      	bics	r3, r2
 80014ba:	0019      	movs	r1, r3
 80014bc:	4b55      	ldr	r3, [pc, #340]	; (8001614 <HAL_RCC_ClockConfig+0x184>)
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	430a      	orrs	r2, r1
 80014c2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014c4:	4b53      	ldr	r3, [pc, #332]	; (8001614 <HAL_RCC_ClockConfig+0x184>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2201      	movs	r2, #1
 80014ca:	4013      	ands	r3, r2
 80014cc:	683a      	ldr	r2, [r7, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d001      	beq.n	80014d6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e09a      	b.n	800160c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2202      	movs	r2, #2
 80014dc:	4013      	ands	r3, r2
 80014de:	d015      	beq.n	800150c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2204      	movs	r2, #4
 80014e6:	4013      	ands	r3, r2
 80014e8:	d006      	beq.n	80014f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014ea:	4b4b      	ldr	r3, [pc, #300]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	4b4a      	ldr	r3, [pc, #296]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 80014f0:	21e0      	movs	r1, #224	; 0xe0
 80014f2:	00c9      	lsls	r1, r1, #3
 80014f4:	430a      	orrs	r2, r1
 80014f6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014f8:	4b47      	ldr	r3, [pc, #284]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	22f0      	movs	r2, #240	; 0xf0
 80014fe:	4393      	bics	r3, r2
 8001500:	0019      	movs	r1, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	689a      	ldr	r2, [r3, #8]
 8001506:	4b44      	ldr	r3, [pc, #272]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 8001508:	430a      	orrs	r2, r1
 800150a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2201      	movs	r2, #1
 8001512:	4013      	ands	r3, r2
 8001514:	d040      	beq.n	8001598 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d107      	bne.n	800152e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800151e:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	2380      	movs	r3, #128	; 0x80
 8001524:	029b      	lsls	r3, r3, #10
 8001526:	4013      	ands	r3, r2
 8001528:	d114      	bne.n	8001554 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e06e      	b.n	800160c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	2b02      	cmp	r3, #2
 8001534:	d107      	bne.n	8001546 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001536:	4b38      	ldr	r3, [pc, #224]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	2380      	movs	r3, #128	; 0x80
 800153c:	049b      	lsls	r3, r3, #18
 800153e:	4013      	ands	r3, r2
 8001540:	d108      	bne.n	8001554 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e062      	b.n	800160c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001546:	4b34      	ldr	r3, [pc, #208]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2202      	movs	r2, #2
 800154c:	4013      	ands	r3, r2
 800154e:	d101      	bne.n	8001554 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e05b      	b.n	800160c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001554:	4b30      	ldr	r3, [pc, #192]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2203      	movs	r2, #3
 800155a:	4393      	bics	r3, r2
 800155c:	0019      	movs	r1, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685a      	ldr	r2, [r3, #4]
 8001562:	4b2d      	ldr	r3, [pc, #180]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 8001564:	430a      	orrs	r2, r1
 8001566:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001568:	f7ff f95c 	bl	8000824 <HAL_GetTick>
 800156c:	0003      	movs	r3, r0
 800156e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001570:	e009      	b.n	8001586 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001572:	f7ff f957 	bl	8000824 <HAL_GetTick>
 8001576:	0002      	movs	r2, r0
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	4a27      	ldr	r2, [pc, #156]	; (800161c <HAL_RCC_ClockConfig+0x18c>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e042      	b.n	800160c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001586:	4b24      	ldr	r3, [pc, #144]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	220c      	movs	r2, #12
 800158c:	401a      	ands	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	429a      	cmp	r2, r3
 8001596:	d1ec      	bne.n	8001572 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001598:	4b1e      	ldr	r3, [pc, #120]	; (8001614 <HAL_RCC_ClockConfig+0x184>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2201      	movs	r2, #1
 800159e:	4013      	ands	r3, r2
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d211      	bcs.n	80015ca <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a6:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <HAL_RCC_ClockConfig+0x184>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2201      	movs	r2, #1
 80015ac:	4393      	bics	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	4b18      	ldr	r3, [pc, #96]	; (8001614 <HAL_RCC_ClockConfig+0x184>)
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b8:	4b16      	ldr	r3, [pc, #88]	; (8001614 <HAL_RCC_ClockConfig+0x184>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	4013      	ands	r3, r2
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d001      	beq.n	80015ca <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e020      	b.n	800160c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2204      	movs	r2, #4
 80015d0:	4013      	ands	r3, r2
 80015d2:	d009      	beq.n	80015e8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015d4:	4b10      	ldr	r3, [pc, #64]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	4a11      	ldr	r2, [pc, #68]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 80015da:	4013      	ands	r3, r2
 80015dc:	0019      	movs	r1, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	4b0d      	ldr	r3, [pc, #52]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 80015e4:	430a      	orrs	r2, r1
 80015e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80015e8:	f000 f820 	bl	800162c <HAL_RCC_GetSysClockFreq>
 80015ec:	0001      	movs	r1, r0
 80015ee:	4b0a      	ldr	r3, [pc, #40]	; (8001618 <HAL_RCC_ClockConfig+0x188>)
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	091b      	lsrs	r3, r3, #4
 80015f4:	220f      	movs	r2, #15
 80015f6:	4013      	ands	r3, r2
 80015f8:	4a0a      	ldr	r2, [pc, #40]	; (8001624 <HAL_RCC_ClockConfig+0x194>)
 80015fa:	5cd3      	ldrb	r3, [r2, r3]
 80015fc:	000a      	movs	r2, r1
 80015fe:	40da      	lsrs	r2, r3
 8001600:	4b09      	ldr	r3, [pc, #36]	; (8001628 <HAL_RCC_ClockConfig+0x198>)
 8001602:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001604:	2000      	movs	r0, #0
 8001606:	f7ff f8c7 	bl	8000798 <HAL_InitTick>
  
  return HAL_OK;
 800160a:	2300      	movs	r3, #0
}
 800160c:	0018      	movs	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	b004      	add	sp, #16
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40022000 	.word	0x40022000
 8001618:	40021000 	.word	0x40021000
 800161c:	00001388 	.word	0x00001388
 8001620:	fffff8ff 	.word	0xfffff8ff
 8001624:	08002e34 	.word	0x08002e34
 8001628:	20000008 	.word	0x20000008

0800162c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001646:	4b21      	ldr	r3, [pc, #132]	; (80016cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	220c      	movs	r2, #12
 8001650:	4013      	ands	r3, r2
 8001652:	2b04      	cmp	r3, #4
 8001654:	d002      	beq.n	800165c <HAL_RCC_GetSysClockFreq+0x30>
 8001656:	2b08      	cmp	r3, #8
 8001658:	d003      	beq.n	8001662 <HAL_RCC_GetSysClockFreq+0x36>
 800165a:	e02e      	b.n	80016ba <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800165c:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800165e:	613b      	str	r3, [r7, #16]
      break;
 8001660:	e02e      	b.n	80016c0 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	0c9b      	lsrs	r3, r3, #18
 8001666:	220f      	movs	r2, #15
 8001668:	4013      	ands	r3, r2
 800166a:	4a1a      	ldr	r2, [pc, #104]	; (80016d4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800166c:	5cd3      	ldrb	r3, [r2, r3]
 800166e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001670:	4b16      	ldr	r3, [pc, #88]	; (80016cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001674:	220f      	movs	r2, #15
 8001676:	4013      	ands	r3, r2
 8001678:	4a17      	ldr	r2, [pc, #92]	; (80016d8 <HAL_RCC_GetSysClockFreq+0xac>)
 800167a:	5cd3      	ldrb	r3, [r2, r3]
 800167c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	23c0      	movs	r3, #192	; 0xc0
 8001682:	025b      	lsls	r3, r3, #9
 8001684:	401a      	ands	r2, r3
 8001686:	2380      	movs	r3, #128	; 0x80
 8001688:	025b      	lsls	r3, r3, #9
 800168a:	429a      	cmp	r2, r3
 800168c:	d109      	bne.n	80016a2 <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800168e:	68b9      	ldr	r1, [r7, #8]
 8001690:	480f      	ldr	r0, [pc, #60]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001692:	f7fe fd39 	bl	8000108 <__udivsi3>
 8001696:	0003      	movs	r3, r0
 8001698:	001a      	movs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4353      	muls	r3, r2
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	e008      	b.n	80016b4 <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80016a2:	68b9      	ldr	r1, [r7, #8]
 80016a4:	480a      	ldr	r0, [pc, #40]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80016a6:	f7fe fd2f 	bl	8000108 <__udivsi3>
 80016aa:	0003      	movs	r3, r0
 80016ac:	001a      	movs	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4353      	muls	r3, r2
 80016b2:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	613b      	str	r3, [r7, #16]
      break;
 80016b8:	e002      	b.n	80016c0 <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016ba:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80016bc:	613b      	str	r3, [r7, #16]
      break;
 80016be:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80016c0:	693b      	ldr	r3, [r7, #16]
}
 80016c2:	0018      	movs	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b006      	add	sp, #24
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	40021000 	.word	0x40021000
 80016d0:	007a1200 	.word	0x007a1200
 80016d4:	08002e4c 	.word	0x08002e4c
 80016d8:	08002e5c 	.word	0x08002e5c

080016dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016e0:	4b02      	ldr	r3, [pc, #8]	; (80016ec <HAL_RCC_GetHCLKFreq+0x10>)
 80016e2:	681b      	ldr	r3, [r3, #0]
}
 80016e4:	0018      	movs	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	20000008 	.word	0x20000008

080016f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80016f4:	f7ff fff2 	bl	80016dc <HAL_RCC_GetHCLKFreq>
 80016f8:	0001      	movs	r1, r0
 80016fa:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_RCC_GetPCLK1Freq+0x24>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	0a1b      	lsrs	r3, r3, #8
 8001700:	2207      	movs	r2, #7
 8001702:	4013      	ands	r3, r2
 8001704:	4a04      	ldr	r2, [pc, #16]	; (8001718 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001706:	5cd3      	ldrb	r3, [r2, r3]
 8001708:	40d9      	lsrs	r1, r3
 800170a:	000b      	movs	r3, r1
}    
 800170c:	0018      	movs	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	46c0      	nop			; (mov r8, r8)
 8001714:	40021000 	.word	0x40021000
 8001718:	08002e44 	.word	0x08002e44

0800171c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001728:	2300      	movs	r3, #0
 800172a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2380      	movs	r3, #128	; 0x80
 8001732:	025b      	lsls	r3, r3, #9
 8001734:	4013      	ands	r3, r2
 8001736:	d100      	bne.n	800173a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001738:	e08e      	b.n	8001858 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800173a:	2017      	movs	r0, #23
 800173c:	183b      	adds	r3, r7, r0
 800173e:	2200      	movs	r2, #0
 8001740:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001742:	4b5f      	ldr	r3, [pc, #380]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001744:	69da      	ldr	r2, [r3, #28]
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	055b      	lsls	r3, r3, #21
 800174a:	4013      	ands	r3, r2
 800174c:	d110      	bne.n	8001770 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800174e:	4b5c      	ldr	r3, [pc, #368]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001750:	69da      	ldr	r2, [r3, #28]
 8001752:	4b5b      	ldr	r3, [pc, #364]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001754:	2180      	movs	r1, #128	; 0x80
 8001756:	0549      	lsls	r1, r1, #21
 8001758:	430a      	orrs	r2, r1
 800175a:	61da      	str	r2, [r3, #28]
 800175c:	4b58      	ldr	r3, [pc, #352]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800175e:	69da      	ldr	r2, [r3, #28]
 8001760:	2380      	movs	r3, #128	; 0x80
 8001762:	055b      	lsls	r3, r3, #21
 8001764:	4013      	ands	r3, r2
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800176a:	183b      	adds	r3, r7, r0
 800176c:	2201      	movs	r2, #1
 800176e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001770:	4b54      	ldr	r3, [pc, #336]	; (80018c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	4013      	ands	r3, r2
 800177a:	d11a      	bne.n	80017b2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800177c:	4b51      	ldr	r3, [pc, #324]	; (80018c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	4b50      	ldr	r3, [pc, #320]	; (80018c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001782:	2180      	movs	r1, #128	; 0x80
 8001784:	0049      	lsls	r1, r1, #1
 8001786:	430a      	orrs	r2, r1
 8001788:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800178a:	f7ff f84b 	bl	8000824 <HAL_GetTick>
 800178e:	0003      	movs	r3, r0
 8001790:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001792:	e008      	b.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001794:	f7ff f846 	bl	8000824 <HAL_GetTick>
 8001798:	0002      	movs	r2, r0
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b64      	cmp	r3, #100	; 0x64
 80017a0:	d901      	bls.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e087      	b.n	80018b6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a6:	4b47      	ldr	r3, [pc, #284]	; (80018c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	2380      	movs	r3, #128	; 0x80
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	4013      	ands	r3, r2
 80017b0:	d0f0      	beq.n	8001794 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80017b2:	4b43      	ldr	r3, [pc, #268]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017b4:	6a1a      	ldr	r2, [r3, #32]
 80017b6:	23c0      	movs	r3, #192	; 0xc0
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	4013      	ands	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d034      	beq.n	800182e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	23c0      	movs	r3, #192	; 0xc0
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	4013      	ands	r3, r2
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d02c      	beq.n	800182e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80017d4:	4b3a      	ldr	r3, [pc, #232]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017d6:	6a1b      	ldr	r3, [r3, #32]
 80017d8:	4a3b      	ldr	r2, [pc, #236]	; (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80017da:	4013      	ands	r3, r2
 80017dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80017de:	4b38      	ldr	r3, [pc, #224]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017e0:	6a1a      	ldr	r2, [r3, #32]
 80017e2:	4b37      	ldr	r3, [pc, #220]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017e4:	2180      	movs	r1, #128	; 0x80
 80017e6:	0249      	lsls	r1, r1, #9
 80017e8:	430a      	orrs	r2, r1
 80017ea:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80017ec:	4b34      	ldr	r3, [pc, #208]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017ee:	6a1a      	ldr	r2, [r3, #32]
 80017f0:	4b33      	ldr	r3, [pc, #204]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017f2:	4936      	ldr	r1, [pc, #216]	; (80018cc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80017f4:	400a      	ands	r2, r1
 80017f6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80017f8:	4b31      	ldr	r3, [pc, #196]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2201      	movs	r2, #1
 8001802:	4013      	ands	r3, r2
 8001804:	d013      	beq.n	800182e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001806:	f7ff f80d 	bl	8000824 <HAL_GetTick>
 800180a:	0003      	movs	r3, r0
 800180c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800180e:	e009      	b.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001810:	f7ff f808 	bl	8000824 <HAL_GetTick>
 8001814:	0002      	movs	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	4a2d      	ldr	r2, [pc, #180]	; (80018d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d901      	bls.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e048      	b.n	80018b6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001824:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001826:	6a1b      	ldr	r3, [r3, #32]
 8001828:	2202      	movs	r2, #2
 800182a:	4013      	ands	r3, r2
 800182c:	d0f0      	beq.n	8001810 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800182e:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	4a25      	ldr	r2, [pc, #148]	; (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001834:	4013      	ands	r3, r2
 8001836:	0019      	movs	r1, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685a      	ldr	r2, [r3, #4]
 800183c:	4b20      	ldr	r3, [pc, #128]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800183e:	430a      	orrs	r2, r1
 8001840:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001842:	2317      	movs	r3, #23
 8001844:	18fb      	adds	r3, r7, r3
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d105      	bne.n	8001858 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184c:	4b1c      	ldr	r3, [pc, #112]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800184e:	69da      	ldr	r2, [r3, #28]
 8001850:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001852:	4920      	ldr	r1, [pc, #128]	; (80018d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001854:	400a      	ands	r2, r1
 8001856:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2201      	movs	r2, #1
 800185e:	4013      	ands	r3, r2
 8001860:	d009      	beq.n	8001876 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	2203      	movs	r2, #3
 8001868:	4393      	bics	r3, r2
 800186a:	0019      	movs	r1, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001872:	430a      	orrs	r2, r1
 8001874:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2220      	movs	r2, #32
 800187c:	4013      	ands	r3, r2
 800187e:	d009      	beq.n	8001894 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001880:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001884:	2210      	movs	r2, #16
 8001886:	4393      	bics	r3, r2
 8001888:	0019      	movs	r1, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001890:	430a      	orrs	r2, r1
 8001892:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	2380      	movs	r3, #128	; 0x80
 800189a:	029b      	lsls	r3, r3, #10
 800189c:	4013      	ands	r3, r2
 800189e:	d009      	beq.n	80018b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80018a0:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a4:	2280      	movs	r2, #128	; 0x80
 80018a6:	4393      	bics	r3, r2
 80018a8:	0019      	movs	r1, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	691a      	ldr	r2, [r3, #16]
 80018ae:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018b0:	430a      	orrs	r2, r1
 80018b2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	0018      	movs	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b006      	add	sp, #24
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	46c0      	nop			; (mov r8, r8)
 80018c0:	40021000 	.word	0x40021000
 80018c4:	40007000 	.word	0x40007000
 80018c8:	fffffcff 	.word	0xfffffcff
 80018cc:	fffeffff 	.word	0xfffeffff
 80018d0:	00001388 	.word	0x00001388
 80018d4:	efffffff 	.word	0xefffffff

080018d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e044      	b.n	8001974 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d107      	bne.n	8001902 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2278      	movs	r2, #120	; 0x78
 80018f6:	2100      	movs	r1, #0
 80018f8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	0018      	movs	r0, r3
 80018fe:	f7fe fe3f 	bl	8000580 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2224      	movs	r2, #36	; 0x24
 8001906:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2101      	movs	r1, #1
 8001914:	438a      	bics	r2, r1
 8001916:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	0018      	movs	r0, r3
 800191c:	f000 fc0c 	bl	8002138 <UART_SetConfig>
 8001920:	0003      	movs	r3, r0
 8001922:	2b01      	cmp	r3, #1
 8001924:	d101      	bne.n	800192a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e024      	b.n	8001974 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	0018      	movs	r0, r3
 8001936:	f000 fd57 	bl	80023e8 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	685a      	ldr	r2, [r3, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	490d      	ldr	r1, [pc, #52]	; (800197c <HAL_UART_Init+0xa4>)
 8001946:	400a      	ands	r2, r1
 8001948:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2108      	movs	r1, #8
 8001956:	438a      	bics	r2, r1
 8001958:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2101      	movs	r1, #1
 8001966:	430a      	orrs	r2, r1
 8001968:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	0018      	movs	r0, r3
 800196e:	f000 fdef 	bl	8002550 <UART_CheckIdleState>
 8001972:	0003      	movs	r3, r0
}
 8001974:	0018      	movs	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	b002      	add	sp, #8
 800197a:	bd80      	pop	{r7, pc}
 800197c:	fffff7ff 	.word	0xfffff7ff

08001980 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08a      	sub	sp, #40	; 0x28
 8001984:	af02      	add	r7, sp, #8
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	603b      	str	r3, [r7, #0]
 800198c:	1dbb      	adds	r3, r7, #6
 800198e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001994:	2b20      	cmp	r3, #32
 8001996:	d000      	beq.n	800199a <HAL_UART_Transmit+0x1a>
 8001998:	e08d      	b.n	8001ab6 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d003      	beq.n	80019a8 <HAL_UART_Transmit+0x28>
 80019a0:	1dbb      	adds	r3, r7, #6
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e085      	b.n	8001ab8 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	2380      	movs	r3, #128	; 0x80
 80019b2:	015b      	lsls	r3, r3, #5
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d109      	bne.n	80019cc <HAL_UART_Transmit+0x4c>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d105      	bne.n	80019cc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	2201      	movs	r2, #1
 80019c4:	4013      	ands	r3, r2
 80019c6:	d001      	beq.n	80019cc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e075      	b.n	8001ab8 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2284      	movs	r2, #132	; 0x84
 80019d0:	2100      	movs	r1, #0
 80019d2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2221      	movs	r2, #33	; 0x21
 80019d8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80019da:	f7fe ff23 	bl	8000824 <HAL_GetTick>
 80019de:	0003      	movs	r3, r0
 80019e0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	1dba      	adds	r2, r7, #6
 80019e6:	2150      	movs	r1, #80	; 0x50
 80019e8:	8812      	ldrh	r2, [r2, #0]
 80019ea:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	1dba      	adds	r2, r7, #6
 80019f0:	2152      	movs	r1, #82	; 0x52
 80019f2:	8812      	ldrh	r2, [r2, #0]
 80019f4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	2380      	movs	r3, #128	; 0x80
 80019fc:	015b      	lsls	r3, r3, #5
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d108      	bne.n	8001a14 <HAL_UART_Transmit+0x94>
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	691b      	ldr	r3, [r3, #16]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d104      	bne.n	8001a14 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	61bb      	str	r3, [r7, #24]
 8001a12:	e003      	b.n	8001a1c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001a1c:	e030      	b.n	8001a80 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	0013      	movs	r3, r2
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2180      	movs	r1, #128	; 0x80
 8001a2c:	f000 fe38 	bl	80026a0 <UART_WaitOnFlagUntilTimeout>
 8001a30:	1e03      	subs	r3, r0, #0
 8001a32:	d004      	beq.n	8001a3e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2220      	movs	r2, #32
 8001a38:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e03c      	b.n	8001ab8 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10b      	bne.n	8001a5c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	881a      	ldrh	r2, [r3, #0]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	05d2      	lsls	r2, r2, #23
 8001a4e:	0dd2      	lsrs	r2, r2, #23
 8001a50:	b292      	uxth	r2, r2
 8001a52:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	3302      	adds	r3, #2
 8001a58:	61bb      	str	r3, [r7, #24]
 8001a5a:	e008      	b.n	8001a6e <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	781a      	ldrb	r2, [r3, #0]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	b292      	uxth	r2, r2
 8001a66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2252      	movs	r2, #82	; 0x52
 8001a72:	5a9b      	ldrh	r3, [r3, r2]
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	3b01      	subs	r3, #1
 8001a78:	b299      	uxth	r1, r3
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2252      	movs	r2, #82	; 0x52
 8001a7e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2252      	movs	r2, #82	; 0x52
 8001a84:	5a9b      	ldrh	r3, [r3, r2]
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1c8      	bne.n	8001a1e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	0013      	movs	r3, r2
 8001a96:	2200      	movs	r2, #0
 8001a98:	2140      	movs	r1, #64	; 0x40
 8001a9a:	f000 fe01 	bl	80026a0 <UART_WaitOnFlagUntilTimeout>
 8001a9e:	1e03      	subs	r3, r0, #0
 8001aa0:	d004      	beq.n	8001aac <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e005      	b.n	8001ab8 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2220      	movs	r2, #32
 8001ab0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e000      	b.n	8001ab8 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8001ab6:	2302      	movs	r3, #2
  }
}
 8001ab8:	0018      	movs	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b008      	add	sp, #32
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	1dbb      	adds	r3, r7, #6
 8001acc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2280      	movs	r2, #128	; 0x80
 8001ad2:	589b      	ldr	r3, [r3, r2]
 8001ad4:	2b20      	cmp	r3, #32
 8001ad6:	d145      	bne.n	8001b64 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d003      	beq.n	8001ae6 <HAL_UART_Receive_IT+0x26>
 8001ade:	1dbb      	adds	r3, r7, #6
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e03d      	b.n	8001b66 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	2380      	movs	r3, #128	; 0x80
 8001af0:	015b      	lsls	r3, r3, #5
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d109      	bne.n	8001b0a <HAL_UART_Receive_IT+0x4a>
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d105      	bne.n	8001b0a <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	2201      	movs	r2, #1
 8001b02:	4013      	ands	r3, r2
 8001b04:	d001      	beq.n	8001b0a <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e02d      	b.n	8001b66 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	2380      	movs	r3, #128	; 0x80
 8001b18:	041b      	lsls	r3, r3, #16
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d019      	beq.n	8001b52 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b1e:	f3ef 8310 	mrs	r3, PRIMASK
 8001b22:	613b      	str	r3, [r7, #16]
  return(result);
 8001b24:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001b26:	61fb      	str	r3, [r7, #28]
 8001b28:	2301      	movs	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	f383 8810 	msr	PRIMASK, r3
}
 8001b32:	46c0      	nop			; (mov r8, r8)
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2180      	movs	r1, #128	; 0x80
 8001b40:	04c9      	lsls	r1, r1, #19
 8001b42:	430a      	orrs	r2, r1
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	f383 8810 	msr	PRIMASK, r3
}
 8001b50:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001b52:	1dbb      	adds	r3, r7, #6
 8001b54:	881a      	ldrh	r2, [r3, #0]
 8001b56:	68b9      	ldr	r1, [r7, #8]
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f000 fe0a 	bl	8002774 <UART_Start_Receive_IT>
 8001b60:	0003      	movs	r3, r0
 8001b62:	e000      	b.n	8001b66 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8001b64:	2302      	movs	r3, #2
  }
}
 8001b66:	0018      	movs	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	b008      	add	sp, #32
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001b70:	b590      	push	{r4, r7, lr}
 8001b72:	b0ab      	sub	sp, #172	; 0xac
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	22a4      	movs	r2, #164	; 0xa4
 8001b80:	18b9      	adds	r1, r7, r2
 8001b82:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	20a0      	movs	r0, #160	; 0xa0
 8001b8c:	1839      	adds	r1, r7, r0
 8001b8e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	219c      	movs	r1, #156	; 0x9c
 8001b98:	1879      	adds	r1, r7, r1
 8001b9a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001b9c:	0011      	movs	r1, r2
 8001b9e:	18bb      	adds	r3, r7, r2
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a99      	ldr	r2, [pc, #612]	; (8001e08 <HAL_UART_IRQHandler+0x298>)
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	2298      	movs	r2, #152	; 0x98
 8001ba8:	18bc      	adds	r4, r7, r2
 8001baa:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001bac:	18bb      	adds	r3, r7, r2
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d114      	bne.n	8001bde <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001bb4:	187b      	adds	r3, r7, r1
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2220      	movs	r2, #32
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d00f      	beq.n	8001bde <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001bbe:	183b      	adds	r3, r7, r0
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2220      	movs	r2, #32
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d00a      	beq.n	8001bde <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d100      	bne.n	8001bd2 <HAL_UART_IRQHandler+0x62>
 8001bd0:	e286      	b.n	80020e0 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	0010      	movs	r0, r2
 8001bda:	4798      	blx	r3
      }
      return;
 8001bdc:	e280      	b.n	80020e0 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8001bde:	2398      	movs	r3, #152	; 0x98
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d100      	bne.n	8001bea <HAL_UART_IRQHandler+0x7a>
 8001be8:	e114      	b.n	8001e14 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001bea:	239c      	movs	r3, #156	; 0x9c
 8001bec:	18fb      	adds	r3, r7, r3
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d106      	bne.n	8001c04 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001bf6:	23a0      	movs	r3, #160	; 0xa0
 8001bf8:	18fb      	adds	r3, r7, r3
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a83      	ldr	r2, [pc, #524]	; (8001e0c <HAL_UART_IRQHandler+0x29c>)
 8001bfe:	4013      	ands	r3, r2
 8001c00:	d100      	bne.n	8001c04 <HAL_UART_IRQHandler+0x94>
 8001c02:	e107      	b.n	8001e14 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001c04:	23a4      	movs	r3, #164	; 0xa4
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d012      	beq.n	8001c36 <HAL_UART_IRQHandler+0xc6>
 8001c10:	23a0      	movs	r3, #160	; 0xa0
 8001c12:	18fb      	adds	r3, r7, r3
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	2380      	movs	r3, #128	; 0x80
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d00b      	beq.n	8001c36 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2201      	movs	r2, #1
 8001c24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2284      	movs	r2, #132	; 0x84
 8001c2a:	589b      	ldr	r3, [r3, r2]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2184      	movs	r1, #132	; 0x84
 8001c34:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001c36:	23a4      	movs	r3, #164	; 0xa4
 8001c38:	18fb      	adds	r3, r7, r3
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d011      	beq.n	8001c66 <HAL_UART_IRQHandler+0xf6>
 8001c42:	239c      	movs	r3, #156	; 0x9c
 8001c44:	18fb      	adds	r3, r7, r3
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d00b      	beq.n	8001c66 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2202      	movs	r2, #2
 8001c54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2284      	movs	r2, #132	; 0x84
 8001c5a:	589b      	ldr	r3, [r3, r2]
 8001c5c:	2204      	movs	r2, #4
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2184      	movs	r1, #132	; 0x84
 8001c64:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001c66:	23a4      	movs	r3, #164	; 0xa4
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2204      	movs	r2, #4
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d011      	beq.n	8001c96 <HAL_UART_IRQHandler+0x126>
 8001c72:	239c      	movs	r3, #156	; 0x9c
 8001c74:	18fb      	adds	r3, r7, r3
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d00b      	beq.n	8001c96 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2204      	movs	r2, #4
 8001c84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2284      	movs	r2, #132	; 0x84
 8001c8a:	589b      	ldr	r3, [r3, r2]
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2184      	movs	r1, #132	; 0x84
 8001c94:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001c96:	23a4      	movs	r3, #164	; 0xa4
 8001c98:	18fb      	adds	r3, r7, r3
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2208      	movs	r2, #8
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d017      	beq.n	8001cd2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001ca2:	23a0      	movs	r3, #160	; 0xa0
 8001ca4:	18fb      	adds	r3, r7, r3
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2220      	movs	r2, #32
 8001caa:	4013      	ands	r3, r2
 8001cac:	d105      	bne.n	8001cba <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001cae:	239c      	movs	r3, #156	; 0x9c
 8001cb0:	18fb      	adds	r3, r7, r3
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001cb8:	d00b      	beq.n	8001cd2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2208      	movs	r2, #8
 8001cc0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2284      	movs	r2, #132	; 0x84
 8001cc6:	589b      	ldr	r3, [r3, r2]
 8001cc8:	2208      	movs	r2, #8
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2184      	movs	r1, #132	; 0x84
 8001cd0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001cd2:	23a4      	movs	r3, #164	; 0xa4
 8001cd4:	18fb      	adds	r3, r7, r3
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	2380      	movs	r3, #128	; 0x80
 8001cda:	011b      	lsls	r3, r3, #4
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d013      	beq.n	8001d08 <HAL_UART_IRQHandler+0x198>
 8001ce0:	23a0      	movs	r3, #160	; 0xa0
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	04db      	lsls	r3, r3, #19
 8001cea:	4013      	ands	r3, r2
 8001cec:	d00c      	beq.n	8001d08 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2280      	movs	r2, #128	; 0x80
 8001cf4:	0112      	lsls	r2, r2, #4
 8001cf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2284      	movs	r2, #132	; 0x84
 8001cfc:	589b      	ldr	r3, [r3, r2]
 8001cfe:	2220      	movs	r2, #32
 8001d00:	431a      	orrs	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2184      	movs	r1, #132	; 0x84
 8001d06:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2284      	movs	r2, #132	; 0x84
 8001d0c:	589b      	ldr	r3, [r3, r2]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d100      	bne.n	8001d14 <HAL_UART_IRQHandler+0x1a4>
 8001d12:	e1e7      	b.n	80020e4 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001d14:	23a4      	movs	r3, #164	; 0xa4
 8001d16:	18fb      	adds	r3, r7, r3
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d00e      	beq.n	8001d3e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001d20:	23a0      	movs	r3, #160	; 0xa0
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2220      	movs	r2, #32
 8001d28:	4013      	ands	r3, r2
 8001d2a:	d008      	beq.n	8001d3e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d004      	beq.n	8001d3e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	0010      	movs	r0, r2
 8001d3c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2284      	movs	r2, #132	; 0x84
 8001d42:	589b      	ldr	r3, [r3, r2]
 8001d44:	2194      	movs	r1, #148	; 0x94
 8001d46:	187a      	adds	r2, r7, r1
 8001d48:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	2240      	movs	r2, #64	; 0x40
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b40      	cmp	r3, #64	; 0x40
 8001d56:	d004      	beq.n	8001d62 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001d58:	187b      	adds	r3, r7, r1
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2228      	movs	r2, #40	; 0x28
 8001d5e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001d60:	d047      	beq.n	8001df2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	0018      	movs	r0, r3
 8001d66:	f000 fdcf 	bl	8002908 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	2240      	movs	r2, #64	; 0x40
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b40      	cmp	r3, #64	; 0x40
 8001d76:	d137      	bne.n	8001de8 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d78:	f3ef 8310 	mrs	r3, PRIMASK
 8001d7c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8001d7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d80:	2090      	movs	r0, #144	; 0x90
 8001d82:	183a      	adds	r2, r7, r0
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	2301      	movs	r3, #1
 8001d88:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001d8c:	f383 8810 	msr	PRIMASK, r3
}
 8001d90:	46c0      	nop			; (mov r8, r8)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2140      	movs	r1, #64	; 0x40
 8001d9e:	438a      	bics	r2, r1
 8001da0:	609a      	str	r2, [r3, #8]
 8001da2:	183b      	adds	r3, r7, r0
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001da8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001daa:	f383 8810 	msr	PRIMASK, r3
}
 8001dae:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d012      	beq.n	8001dde <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dbc:	4a14      	ldr	r2, [pc, #80]	; (8001e10 <HAL_UART_IRQHandler+0x2a0>)
 8001dbe:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	f7fe fe71 	bl	8000aac <HAL_DMA_Abort_IT>
 8001dca:	1e03      	subs	r3, r0, #0
 8001dcc:	d01a      	beq.n	8001e04 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dd8:	0018      	movs	r0, r3
 8001dda:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ddc:	e012      	b.n	8001e04 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	0018      	movs	r0, r3
 8001de2:	f000 f995 	bl	8002110 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001de6:	e00d      	b.n	8001e04 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	0018      	movs	r0, r3
 8001dec:	f000 f990 	bl	8002110 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001df0:	e008      	b.n	8001e04 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	0018      	movs	r0, r3
 8001df6:	f000 f98b 	bl	8002110 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2284      	movs	r2, #132	; 0x84
 8001dfe:	2100      	movs	r1, #0
 8001e00:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8001e02:	e16f      	b.n	80020e4 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e04:	46c0      	nop			; (mov r8, r8)
    return;
 8001e06:	e16d      	b.n	80020e4 <HAL_UART_IRQHandler+0x574>
 8001e08:	0000080f 	.word	0x0000080f
 8001e0c:	04000120 	.word	0x04000120
 8001e10:	080029d1 	.word	0x080029d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d000      	beq.n	8001e1e <HAL_UART_IRQHandler+0x2ae>
 8001e1c:	e139      	b.n	8002092 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001e1e:	23a4      	movs	r3, #164	; 0xa4
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2210      	movs	r2, #16
 8001e26:	4013      	ands	r3, r2
 8001e28:	d100      	bne.n	8001e2c <HAL_UART_IRQHandler+0x2bc>
 8001e2a:	e132      	b.n	8002092 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001e2c:	23a0      	movs	r3, #160	; 0xa0
 8001e2e:	18fb      	adds	r3, r7, r3
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2210      	movs	r2, #16
 8001e34:	4013      	ands	r3, r2
 8001e36:	d100      	bne.n	8001e3a <HAL_UART_IRQHandler+0x2ca>
 8001e38:	e12b      	b.n	8002092 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2210      	movs	r2, #16
 8001e40:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2240      	movs	r2, #64	; 0x40
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	2b40      	cmp	r3, #64	; 0x40
 8001e4e:	d000      	beq.n	8001e52 <HAL_UART_IRQHandler+0x2e2>
 8001e50:	e09f      	b.n	8001f92 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	217e      	movs	r1, #126	; 0x7e
 8001e5c:	187b      	adds	r3, r7, r1
 8001e5e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8001e60:	187b      	adds	r3, r7, r1
 8001e62:	881b      	ldrh	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d100      	bne.n	8001e6a <HAL_UART_IRQHandler+0x2fa>
 8001e68:	e13e      	b.n	80020e8 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2258      	movs	r2, #88	; 0x58
 8001e6e:	5a9b      	ldrh	r3, [r3, r2]
 8001e70:	187a      	adds	r2, r7, r1
 8001e72:	8812      	ldrh	r2, [r2, #0]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d300      	bcc.n	8001e7a <HAL_UART_IRQHandler+0x30a>
 8001e78:	e136      	b.n	80020e8 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	187a      	adds	r2, r7, r1
 8001e7e:	215a      	movs	r1, #90	; 0x5a
 8001e80:	8812      	ldrh	r2, [r2, #0]
 8001e82:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e88:	699b      	ldr	r3, [r3, #24]
 8001e8a:	2b20      	cmp	r3, #32
 8001e8c:	d06f      	beq.n	8001f6e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e8e:	f3ef 8310 	mrs	r3, PRIMASK
 8001e92:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8001e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001e96:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e98:	2301      	movs	r3, #1
 8001e9a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e9e:	f383 8810 	msr	PRIMASK, r3
}
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4992      	ldr	r1, [pc, #584]	; (80020f8 <HAL_UART_IRQHandler+0x588>)
 8001eb0:	400a      	ands	r2, r1
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001eb6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eba:	f383 8810 	msr	PRIMASK, r3
}
 8001ebe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ec0:	f3ef 8310 	mrs	r3, PRIMASK
 8001ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8001ec6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ec8:	677b      	str	r3, [r7, #116]	; 0x74
 8001eca:	2301      	movs	r3, #1
 8001ecc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ed0:	f383 8810 	msr	PRIMASK, r3
}
 8001ed4:	46c0      	nop			; (mov r8, r8)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689a      	ldr	r2, [r3, #8]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	438a      	bics	r2, r1
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ee8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001eea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001eec:	f383 8810 	msr	PRIMASK, r3
}
 8001ef0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ef2:	f3ef 8310 	mrs	r3, PRIMASK
 8001ef6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8001ef8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001efa:	673b      	str	r3, [r7, #112]	; 0x70
 8001efc:	2301      	movs	r3, #1
 8001efe:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f02:	f383 8810 	msr	PRIMASK, r3
}
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2140      	movs	r1, #64	; 0x40
 8001f14:	438a      	bics	r2, r1
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f1a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f1e:	f383 8810 	msr	PRIMASK, r3
}
 8001f22:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2280      	movs	r2, #128	; 0x80
 8001f28:	2120      	movs	r1, #32
 8001f2a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f32:	f3ef 8310 	mrs	r3, PRIMASK
 8001f36:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8001f38:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f42:	f383 8810 	msr	PRIMASK, r3
}
 8001f46:	46c0      	nop			; (mov r8, r8)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2110      	movs	r1, #16
 8001f54:	438a      	bics	r2, r1
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f5a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f5e:	f383 8810 	msr	PRIMASK, r3
}
 8001f62:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f7fe fd67 	bl	8000a3c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2202      	movs	r2, #2
 8001f72:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2258      	movs	r2, #88	; 0x58
 8001f78:	5a9a      	ldrh	r2, [r3, r2]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	215a      	movs	r1, #90	; 0x5a
 8001f7e:	5a5b      	ldrh	r3, [r3, r1]
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	0011      	movs	r1, r2
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f000 f8c8 	bl	8002120 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001f90:	e0aa      	b.n	80020e8 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2258      	movs	r2, #88	; 0x58
 8001f96:	5a99      	ldrh	r1, [r3, r2]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	225a      	movs	r2, #90	; 0x5a
 8001f9c:	5a9b      	ldrh	r3, [r3, r2]
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	208e      	movs	r0, #142	; 0x8e
 8001fa2:	183b      	adds	r3, r7, r0
 8001fa4:	1a8a      	subs	r2, r1, r2
 8001fa6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	225a      	movs	r2, #90	; 0x5a
 8001fac:	5a9b      	ldrh	r3, [r3, r2]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d100      	bne.n	8001fb6 <HAL_UART_IRQHandler+0x446>
 8001fb4:	e09a      	b.n	80020ec <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8001fb6:	183b      	adds	r3, r7, r0
 8001fb8:	881b      	ldrh	r3, [r3, #0]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d100      	bne.n	8001fc0 <HAL_UART_IRQHandler+0x450>
 8001fbe:	e095      	b.n	80020ec <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fc0:	f3ef 8310 	mrs	r3, PRIMASK
 8001fc4:	60fb      	str	r3, [r7, #12]
  return(result);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fc8:	2488      	movs	r4, #136	; 0x88
 8001fca:	193a      	adds	r2, r7, r4
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	2301      	movs	r3, #1
 8001fd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	f383 8810 	msr	PRIMASK, r3
}
 8001fd8:	46c0      	nop			; (mov r8, r8)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4945      	ldr	r1, [pc, #276]	; (80020fc <HAL_UART_IRQHandler+0x58c>)
 8001fe6:	400a      	ands	r2, r1
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	193b      	adds	r3, r7, r4
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	f383 8810 	msr	PRIMASK, r3
}
 8001ff6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8001ffc:	61bb      	str	r3, [r7, #24]
  return(result);
 8001ffe:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002000:	2484      	movs	r4, #132	; 0x84
 8002002:	193a      	adds	r2, r7, r4
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	2301      	movs	r3, #1
 8002008:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	f383 8810 	msr	PRIMASK, r3
}
 8002010:	46c0      	nop			; (mov r8, r8)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2101      	movs	r1, #1
 800201e:	438a      	bics	r2, r1
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	193b      	adds	r3, r7, r4
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	f383 8810 	msr	PRIMASK, r3
}
 800202e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2280      	movs	r2, #128	; 0x80
 8002034:	2120      	movs	r1, #32
 8002036:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002044:	f3ef 8310 	mrs	r3, PRIMASK
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800204a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800204c:	2480      	movs	r4, #128	; 0x80
 800204e:	193a      	adds	r2, r7, r4
 8002050:	6013      	str	r3, [r2, #0]
 8002052:	2301      	movs	r3, #1
 8002054:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002058:	f383 8810 	msr	PRIMASK, r3
}
 800205c:	46c0      	nop			; (mov r8, r8)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2110      	movs	r1, #16
 800206a:	438a      	bics	r2, r1
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	193b      	adds	r3, r7, r4
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002076:	f383 8810 	msr	PRIMASK, r3
}
 800207a:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2202      	movs	r2, #2
 8002080:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002082:	183b      	adds	r3, r7, r0
 8002084:	881a      	ldrh	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	0011      	movs	r1, r2
 800208a:	0018      	movs	r0, r3
 800208c:	f000 f848 	bl	8002120 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002090:	e02c      	b.n	80020ec <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002092:	23a4      	movs	r3, #164	; 0xa4
 8002094:	18fb      	adds	r3, r7, r3
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2280      	movs	r2, #128	; 0x80
 800209a:	4013      	ands	r3, r2
 800209c:	d00f      	beq.n	80020be <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800209e:	23a0      	movs	r3, #160	; 0xa0
 80020a0:	18fb      	adds	r3, r7, r3
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2280      	movs	r2, #128	; 0x80
 80020a6:	4013      	ands	r3, r2
 80020a8:	d009      	beq.n	80020be <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d01e      	beq.n	80020f0 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	0010      	movs	r0, r2
 80020ba:	4798      	blx	r3
    }
    return;
 80020bc:	e018      	b.n	80020f0 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80020be:	23a4      	movs	r3, #164	; 0xa4
 80020c0:	18fb      	adds	r3, r7, r3
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2240      	movs	r2, #64	; 0x40
 80020c6:	4013      	ands	r3, r2
 80020c8:	d013      	beq.n	80020f2 <HAL_UART_IRQHandler+0x582>
 80020ca:	23a0      	movs	r3, #160	; 0xa0
 80020cc:	18fb      	adds	r3, r7, r3
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2240      	movs	r2, #64	; 0x40
 80020d2:	4013      	ands	r3, r2
 80020d4:	d00d      	beq.n	80020f2 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	0018      	movs	r0, r3
 80020da:	f000 fc90 	bl	80029fe <UART_EndTransmit_IT>
    return;
 80020de:	e008      	b.n	80020f2 <HAL_UART_IRQHandler+0x582>
      return;
 80020e0:	46c0      	nop			; (mov r8, r8)
 80020e2:	e006      	b.n	80020f2 <HAL_UART_IRQHandler+0x582>
    return;
 80020e4:	46c0      	nop			; (mov r8, r8)
 80020e6:	e004      	b.n	80020f2 <HAL_UART_IRQHandler+0x582>
      return;
 80020e8:	46c0      	nop			; (mov r8, r8)
 80020ea:	e002      	b.n	80020f2 <HAL_UART_IRQHandler+0x582>
      return;
 80020ec:	46c0      	nop			; (mov r8, r8)
 80020ee:	e000      	b.n	80020f2 <HAL_UART_IRQHandler+0x582>
    return;
 80020f0:	46c0      	nop			; (mov r8, r8)
  }

}
 80020f2:	46bd      	mov	sp, r7
 80020f4:	b02b      	add	sp, #172	; 0xac
 80020f6:	bd90      	pop	{r4, r7, pc}
 80020f8:	fffffeff 	.word	0xfffffeff
 80020fc:	fffffedf 	.word	0xfffffedf

08002100 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002108:	46c0      	nop			; (mov r8, r8)
 800210a:	46bd      	mov	sp, r7
 800210c:	b002      	add	sp, #8
 800210e:	bd80      	pop	{r7, pc}

08002110 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002118:	46c0      	nop			; (mov r8, r8)
 800211a:	46bd      	mov	sp, r7
 800211c:	b002      	add	sp, #8
 800211e:	bd80      	pop	{r7, pc}

08002120 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	000a      	movs	r2, r1
 800212a:	1cbb      	adds	r3, r7, #2
 800212c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	46bd      	mov	sp, r7
 8002132:	b002      	add	sp, #8
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002140:	231e      	movs	r3, #30
 8002142:	18fb      	adds	r3, r7, r3
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	431a      	orrs	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	69db      	ldr	r3, [r3, #28]
 800215c:	4313      	orrs	r3, r2
 800215e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a97      	ldr	r2, [pc, #604]	; (80023c4 <UART_SetConfig+0x28c>)
 8002168:	4013      	ands	r3, r2
 800216a:	0019      	movs	r1, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	430a      	orrs	r2, r1
 8002174:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	4a92      	ldr	r2, [pc, #584]	; (80023c8 <UART_SetConfig+0x290>)
 800217e:	4013      	ands	r3, r2
 8002180:	0019      	movs	r1, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	430a      	orrs	r2, r1
 800218c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	697a      	ldr	r2, [r7, #20]
 800219a:	4313      	orrs	r3, r2
 800219c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	4a89      	ldr	r2, [pc, #548]	; (80023cc <UART_SetConfig+0x294>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	0019      	movs	r1, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	697a      	ldr	r2, [r7, #20]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a85      	ldr	r2, [pc, #532]	; (80023d0 <UART_SetConfig+0x298>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d127      	bne.n	800220e <UART_SetConfig+0xd6>
 80021be:	4b85      	ldr	r3, [pc, #532]	; (80023d4 <UART_SetConfig+0x29c>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	2203      	movs	r2, #3
 80021c4:	4013      	ands	r3, r2
 80021c6:	2b03      	cmp	r3, #3
 80021c8:	d00d      	beq.n	80021e6 <UART_SetConfig+0xae>
 80021ca:	d81b      	bhi.n	8002204 <UART_SetConfig+0xcc>
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d014      	beq.n	80021fa <UART_SetConfig+0xc2>
 80021d0:	d818      	bhi.n	8002204 <UART_SetConfig+0xcc>
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d002      	beq.n	80021dc <UART_SetConfig+0xa4>
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d00a      	beq.n	80021f0 <UART_SetConfig+0xb8>
 80021da:	e013      	b.n	8002204 <UART_SetConfig+0xcc>
 80021dc:	231f      	movs	r3, #31
 80021de:	18fb      	adds	r3, r7, r3
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
 80021e4:	e035      	b.n	8002252 <UART_SetConfig+0x11a>
 80021e6:	231f      	movs	r3, #31
 80021e8:	18fb      	adds	r3, r7, r3
 80021ea:	2202      	movs	r2, #2
 80021ec:	701a      	strb	r2, [r3, #0]
 80021ee:	e030      	b.n	8002252 <UART_SetConfig+0x11a>
 80021f0:	231f      	movs	r3, #31
 80021f2:	18fb      	adds	r3, r7, r3
 80021f4:	2204      	movs	r2, #4
 80021f6:	701a      	strb	r2, [r3, #0]
 80021f8:	e02b      	b.n	8002252 <UART_SetConfig+0x11a>
 80021fa:	231f      	movs	r3, #31
 80021fc:	18fb      	adds	r3, r7, r3
 80021fe:	2208      	movs	r2, #8
 8002200:	701a      	strb	r2, [r3, #0]
 8002202:	e026      	b.n	8002252 <UART_SetConfig+0x11a>
 8002204:	231f      	movs	r3, #31
 8002206:	18fb      	adds	r3, r7, r3
 8002208:	2210      	movs	r2, #16
 800220a:	701a      	strb	r2, [r3, #0]
 800220c:	e021      	b.n	8002252 <UART_SetConfig+0x11a>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a71      	ldr	r2, [pc, #452]	; (80023d8 <UART_SetConfig+0x2a0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d104      	bne.n	8002222 <UART_SetConfig+0xea>
 8002218:	231f      	movs	r3, #31
 800221a:	18fb      	adds	r3, r7, r3
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
 8002220:	e017      	b.n	8002252 <UART_SetConfig+0x11a>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a6d      	ldr	r2, [pc, #436]	; (80023dc <UART_SetConfig+0x2a4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d104      	bne.n	8002236 <UART_SetConfig+0xfe>
 800222c:	231f      	movs	r3, #31
 800222e:	18fb      	adds	r3, r7, r3
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
 8002234:	e00d      	b.n	8002252 <UART_SetConfig+0x11a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a69      	ldr	r2, [pc, #420]	; (80023e0 <UART_SetConfig+0x2a8>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d104      	bne.n	800224a <UART_SetConfig+0x112>
 8002240:	231f      	movs	r3, #31
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]
 8002248:	e003      	b.n	8002252 <UART_SetConfig+0x11a>
 800224a:	231f      	movs	r3, #31
 800224c:	18fb      	adds	r3, r7, r3
 800224e:	2210      	movs	r2, #16
 8002250:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	69da      	ldr	r2, [r3, #28]
 8002256:	2380      	movs	r3, #128	; 0x80
 8002258:	021b      	lsls	r3, r3, #8
 800225a:	429a      	cmp	r2, r3
 800225c:	d15c      	bne.n	8002318 <UART_SetConfig+0x1e0>
  {
    switch (clocksource)
 800225e:	231f      	movs	r3, #31
 8002260:	18fb      	adds	r3, r7, r3
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b08      	cmp	r3, #8
 8002266:	d015      	beq.n	8002294 <UART_SetConfig+0x15c>
 8002268:	dc18      	bgt.n	800229c <UART_SetConfig+0x164>
 800226a:	2b04      	cmp	r3, #4
 800226c:	d00d      	beq.n	800228a <UART_SetConfig+0x152>
 800226e:	dc15      	bgt.n	800229c <UART_SetConfig+0x164>
 8002270:	2b00      	cmp	r3, #0
 8002272:	d002      	beq.n	800227a <UART_SetConfig+0x142>
 8002274:	2b02      	cmp	r3, #2
 8002276:	d005      	beq.n	8002284 <UART_SetConfig+0x14c>
 8002278:	e010      	b.n	800229c <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800227a:	f7ff fa39 	bl	80016f0 <HAL_RCC_GetPCLK1Freq>
 800227e:	0003      	movs	r3, r0
 8002280:	61bb      	str	r3, [r7, #24]
        break;
 8002282:	e012      	b.n	80022aa <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002284:	4b57      	ldr	r3, [pc, #348]	; (80023e4 <UART_SetConfig+0x2ac>)
 8002286:	61bb      	str	r3, [r7, #24]
        break;
 8002288:	e00f      	b.n	80022aa <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800228a:	f7ff f9cf 	bl	800162c <HAL_RCC_GetSysClockFreq>
 800228e:	0003      	movs	r3, r0
 8002290:	61bb      	str	r3, [r7, #24]
        break;
 8002292:	e00a      	b.n	80022aa <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	021b      	lsls	r3, r3, #8
 8002298:	61bb      	str	r3, [r7, #24]
        break;
 800229a:	e006      	b.n	80022aa <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 800229c:	2300      	movs	r3, #0
 800229e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80022a0:	231e      	movs	r3, #30
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	2201      	movs	r2, #1
 80022a6:	701a      	strb	r2, [r3, #0]
        break;
 80022a8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d100      	bne.n	80022b2 <UART_SetConfig+0x17a>
 80022b0:	e07a      	b.n	80023a8 <UART_SetConfig+0x270>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	005a      	lsls	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	085b      	lsrs	r3, r3, #1
 80022bc:	18d2      	adds	r2, r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	0019      	movs	r1, r3
 80022c4:	0010      	movs	r0, r2
 80022c6:	f7fd ff1f 	bl	8000108 <__udivsi3>
 80022ca:	0003      	movs	r3, r0
 80022cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	2b0f      	cmp	r3, #15
 80022d2:	d91c      	bls.n	800230e <UART_SetConfig+0x1d6>
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	2380      	movs	r3, #128	; 0x80
 80022d8:	025b      	lsls	r3, r3, #9
 80022da:	429a      	cmp	r2, r3
 80022dc:	d217      	bcs.n	800230e <UART_SetConfig+0x1d6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	200e      	movs	r0, #14
 80022e4:	183b      	adds	r3, r7, r0
 80022e6:	210f      	movs	r1, #15
 80022e8:	438a      	bics	r2, r1
 80022ea:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	085b      	lsrs	r3, r3, #1
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	2207      	movs	r2, #7
 80022f4:	4013      	ands	r3, r2
 80022f6:	b299      	uxth	r1, r3
 80022f8:	183b      	adds	r3, r7, r0
 80022fa:	183a      	adds	r2, r7, r0
 80022fc:	8812      	ldrh	r2, [r2, #0]
 80022fe:	430a      	orrs	r2, r1
 8002300:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	183a      	adds	r2, r7, r0
 8002308:	8812      	ldrh	r2, [r2, #0]
 800230a:	60da      	str	r2, [r3, #12]
 800230c:	e04c      	b.n	80023a8 <UART_SetConfig+0x270>
      }
      else
      {
        ret = HAL_ERROR;
 800230e:	231e      	movs	r3, #30
 8002310:	18fb      	adds	r3, r7, r3
 8002312:	2201      	movs	r2, #1
 8002314:	701a      	strb	r2, [r3, #0]
 8002316:	e047      	b.n	80023a8 <UART_SetConfig+0x270>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002318:	231f      	movs	r3, #31
 800231a:	18fb      	adds	r3, r7, r3
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	2b08      	cmp	r3, #8
 8002320:	d015      	beq.n	800234e <UART_SetConfig+0x216>
 8002322:	dc18      	bgt.n	8002356 <UART_SetConfig+0x21e>
 8002324:	2b04      	cmp	r3, #4
 8002326:	d00d      	beq.n	8002344 <UART_SetConfig+0x20c>
 8002328:	dc15      	bgt.n	8002356 <UART_SetConfig+0x21e>
 800232a:	2b00      	cmp	r3, #0
 800232c:	d002      	beq.n	8002334 <UART_SetConfig+0x1fc>
 800232e:	2b02      	cmp	r3, #2
 8002330:	d005      	beq.n	800233e <UART_SetConfig+0x206>
 8002332:	e010      	b.n	8002356 <UART_SetConfig+0x21e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002334:	f7ff f9dc 	bl	80016f0 <HAL_RCC_GetPCLK1Freq>
 8002338:	0003      	movs	r3, r0
 800233a:	61bb      	str	r3, [r7, #24]
        break;
 800233c:	e012      	b.n	8002364 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800233e:	4b29      	ldr	r3, [pc, #164]	; (80023e4 <UART_SetConfig+0x2ac>)
 8002340:	61bb      	str	r3, [r7, #24]
        break;
 8002342:	e00f      	b.n	8002364 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002344:	f7ff f972 	bl	800162c <HAL_RCC_GetSysClockFreq>
 8002348:	0003      	movs	r3, r0
 800234a:	61bb      	str	r3, [r7, #24]
        break;
 800234c:	e00a      	b.n	8002364 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800234e:	2380      	movs	r3, #128	; 0x80
 8002350:	021b      	lsls	r3, r3, #8
 8002352:	61bb      	str	r3, [r7, #24]
        break;
 8002354:	e006      	b.n	8002364 <UART_SetConfig+0x22c>
      default:
        pclk = 0U;
 8002356:	2300      	movs	r3, #0
 8002358:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800235a:	231e      	movs	r3, #30
 800235c:	18fb      	adds	r3, r7, r3
 800235e:	2201      	movs	r2, #1
 8002360:	701a      	strb	r2, [r3, #0]
        break;
 8002362:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d01e      	beq.n	80023a8 <UART_SetConfig+0x270>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	085a      	lsrs	r2, r3, #1
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	18d2      	adds	r2, r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	0019      	movs	r1, r3
 800237a:	0010      	movs	r0, r2
 800237c:	f7fd fec4 	bl	8000108 <__udivsi3>
 8002380:	0003      	movs	r3, r0
 8002382:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	2b0f      	cmp	r3, #15
 8002388:	d90a      	bls.n	80023a0 <UART_SetConfig+0x268>
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	2380      	movs	r3, #128	; 0x80
 800238e:	025b      	lsls	r3, r3, #9
 8002390:	429a      	cmp	r2, r3
 8002392:	d205      	bcs.n	80023a0 <UART_SetConfig+0x268>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	b29a      	uxth	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	e003      	b.n	80023a8 <UART_SetConfig+0x270>
      }
      else
      {
        ret = HAL_ERROR;
 80023a0:	231e      	movs	r3, #30
 80023a2:	18fb      	adds	r3, r7, r3
 80023a4:	2201      	movs	r2, #1
 80023a6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80023b4:	231e      	movs	r3, #30
 80023b6:	18fb      	adds	r3, r7, r3
 80023b8:	781b      	ldrb	r3, [r3, #0]
}
 80023ba:	0018      	movs	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	b008      	add	sp, #32
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	46c0      	nop			; (mov r8, r8)
 80023c4:	efff69f3 	.word	0xefff69f3
 80023c8:	ffffcfff 	.word	0xffffcfff
 80023cc:	fffff4ff 	.word	0xfffff4ff
 80023d0:	40013800 	.word	0x40013800
 80023d4:	40021000 	.word	0x40021000
 80023d8:	40004400 	.word	0x40004400
 80023dc:	40004800 	.word	0x40004800
 80023e0:	40004c00 	.word	0x40004c00
 80023e4:	007a1200 	.word	0x007a1200

080023e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f4:	2201      	movs	r2, #1
 80023f6:	4013      	ands	r3, r2
 80023f8:	d00b      	beq.n	8002412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	4a4a      	ldr	r2, [pc, #296]	; (800252c <UART_AdvFeatureConfig+0x144>)
 8002402:	4013      	ands	r3, r2
 8002404:	0019      	movs	r1, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002416:	2202      	movs	r2, #2
 8002418:	4013      	ands	r3, r2
 800241a:	d00b      	beq.n	8002434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4a43      	ldr	r2, [pc, #268]	; (8002530 <UART_AdvFeatureConfig+0x148>)
 8002424:	4013      	ands	r3, r2
 8002426:	0019      	movs	r1, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002438:	2204      	movs	r2, #4
 800243a:	4013      	ands	r3, r2
 800243c:	d00b      	beq.n	8002456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	4a3b      	ldr	r2, [pc, #236]	; (8002534 <UART_AdvFeatureConfig+0x14c>)
 8002446:	4013      	ands	r3, r2
 8002448:	0019      	movs	r1, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	430a      	orrs	r2, r1
 8002454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	2208      	movs	r2, #8
 800245c:	4013      	ands	r3, r2
 800245e:	d00b      	beq.n	8002478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	4a34      	ldr	r2, [pc, #208]	; (8002538 <UART_AdvFeatureConfig+0x150>)
 8002468:	4013      	ands	r3, r2
 800246a:	0019      	movs	r1, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	430a      	orrs	r2, r1
 8002476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247c:	2210      	movs	r2, #16
 800247e:	4013      	ands	r3, r2
 8002480:	d00b      	beq.n	800249a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	4a2c      	ldr	r2, [pc, #176]	; (800253c <UART_AdvFeatureConfig+0x154>)
 800248a:	4013      	ands	r3, r2
 800248c:	0019      	movs	r1, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	430a      	orrs	r2, r1
 8002498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	2220      	movs	r2, #32
 80024a0:	4013      	ands	r3, r2
 80024a2:	d00b      	beq.n	80024bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	4a25      	ldr	r2, [pc, #148]	; (8002540 <UART_AdvFeatureConfig+0x158>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	0019      	movs	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c0:	2240      	movs	r2, #64	; 0x40
 80024c2:	4013      	ands	r3, r2
 80024c4:	d01d      	beq.n	8002502 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	4a1d      	ldr	r2, [pc, #116]	; (8002544 <UART_AdvFeatureConfig+0x15c>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	0019      	movs	r1, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	035b      	lsls	r3, r3, #13
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d10b      	bne.n	8002502 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4a15      	ldr	r2, [pc, #84]	; (8002548 <UART_AdvFeatureConfig+0x160>)
 80024f2:	4013      	ands	r3, r2
 80024f4:	0019      	movs	r1, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002506:	2280      	movs	r2, #128	; 0x80
 8002508:	4013      	ands	r3, r2
 800250a:	d00b      	beq.n	8002524 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	4a0e      	ldr	r2, [pc, #56]	; (800254c <UART_AdvFeatureConfig+0x164>)
 8002514:	4013      	ands	r3, r2
 8002516:	0019      	movs	r1, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	430a      	orrs	r2, r1
 8002522:	605a      	str	r2, [r3, #4]
  }
}
 8002524:	46c0      	nop			; (mov r8, r8)
 8002526:	46bd      	mov	sp, r7
 8002528:	b002      	add	sp, #8
 800252a:	bd80      	pop	{r7, pc}
 800252c:	fffdffff 	.word	0xfffdffff
 8002530:	fffeffff 	.word	0xfffeffff
 8002534:	fffbffff 	.word	0xfffbffff
 8002538:	ffff7fff 	.word	0xffff7fff
 800253c:	ffffefff 	.word	0xffffefff
 8002540:	ffffdfff 	.word	0xffffdfff
 8002544:	ffefffff 	.word	0xffefffff
 8002548:	ff9fffff 	.word	0xff9fffff
 800254c:	fff7ffff 	.word	0xfff7ffff

08002550 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b092      	sub	sp, #72	; 0x48
 8002554:	af02      	add	r7, sp, #8
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2284      	movs	r2, #132	; 0x84
 800255c:	2100      	movs	r1, #0
 800255e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002560:	f7fe f960 	bl	8000824 <HAL_GetTick>
 8002564:	0003      	movs	r3, r0
 8002566:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2208      	movs	r2, #8
 8002570:	4013      	ands	r3, r2
 8002572:	2b08      	cmp	r3, #8
 8002574:	d12c      	bne.n	80025d0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002578:	2280      	movs	r2, #128	; 0x80
 800257a:	0391      	lsls	r1, r2, #14
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	4a46      	ldr	r2, [pc, #280]	; (8002698 <UART_CheckIdleState+0x148>)
 8002580:	9200      	str	r2, [sp, #0]
 8002582:	2200      	movs	r2, #0
 8002584:	f000 f88c 	bl	80026a0 <UART_WaitOnFlagUntilTimeout>
 8002588:	1e03      	subs	r3, r0, #0
 800258a:	d021      	beq.n	80025d0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800258c:	f3ef 8310 	mrs	r3, PRIMASK
 8002590:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002594:	63bb      	str	r3, [r7, #56]	; 0x38
 8002596:	2301      	movs	r3, #1
 8002598:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800259a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800259c:	f383 8810 	msr	PRIMASK, r3
}
 80025a0:	46c0      	nop			; (mov r8, r8)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2180      	movs	r1, #128	; 0x80
 80025ae:	438a      	bics	r2, r1
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025b8:	f383 8810 	msr	PRIMASK, r3
}
 80025bc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2220      	movs	r2, #32
 80025c2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2278      	movs	r2, #120	; 0x78
 80025c8:	2100      	movs	r1, #0
 80025ca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e05f      	b.n	8002690 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2204      	movs	r2, #4
 80025d8:	4013      	ands	r3, r2
 80025da:	2b04      	cmp	r3, #4
 80025dc:	d146      	bne.n	800266c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025e0:	2280      	movs	r2, #128	; 0x80
 80025e2:	03d1      	lsls	r1, r2, #15
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	4a2c      	ldr	r2, [pc, #176]	; (8002698 <UART_CheckIdleState+0x148>)
 80025e8:	9200      	str	r2, [sp, #0]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f000 f858 	bl	80026a0 <UART_WaitOnFlagUntilTimeout>
 80025f0:	1e03      	subs	r3, r0, #0
 80025f2:	d03b      	beq.n	800266c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025f4:	f3ef 8310 	mrs	r3, PRIMASK
 80025f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80025fa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025fc:	637b      	str	r3, [r7, #52]	; 0x34
 80025fe:	2301      	movs	r3, #1
 8002600:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	f383 8810 	msr	PRIMASK, r3
}
 8002608:	46c0      	nop			; (mov r8, r8)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4921      	ldr	r1, [pc, #132]	; (800269c <UART_CheckIdleState+0x14c>)
 8002616:	400a      	ands	r2, r1
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800261c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f383 8810 	msr	PRIMASK, r3
}
 8002624:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002626:	f3ef 8310 	mrs	r3, PRIMASK
 800262a:	61bb      	str	r3, [r7, #24]
  return(result);
 800262c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800262e:	633b      	str	r3, [r7, #48]	; 0x30
 8002630:	2301      	movs	r3, #1
 8002632:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f383 8810 	msr	PRIMASK, r3
}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2101      	movs	r1, #1
 8002648:	438a      	bics	r2, r1
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002650:	6a3b      	ldr	r3, [r7, #32]
 8002652:	f383 8810 	msr	PRIMASK, r3
}
 8002656:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2280      	movs	r2, #128	; 0x80
 800265c:	2120      	movs	r1, #32
 800265e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2278      	movs	r2, #120	; 0x78
 8002664:	2100      	movs	r1, #0
 8002666:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e011      	b.n	8002690 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2220      	movs	r2, #32
 8002670:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2280      	movs	r2, #128	; 0x80
 8002676:	2120      	movs	r1, #32
 8002678:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2278      	movs	r2, #120	; 0x78
 800268a:	2100      	movs	r1, #0
 800268c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	0018      	movs	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	b010      	add	sp, #64	; 0x40
 8002696:	bd80      	pop	{r7, pc}
 8002698:	01ffffff 	.word	0x01ffffff
 800269c:	fffffedf 	.word	0xfffffedf

080026a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	603b      	str	r3, [r7, #0]
 80026ac:	1dfb      	adds	r3, r7, #7
 80026ae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026b0:	e04b      	b.n	800274a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	3301      	adds	r3, #1
 80026b6:	d048      	beq.n	800274a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026b8:	f7fe f8b4 	bl	8000824 <HAL_GetTick>
 80026bc:	0002      	movs	r2, r0
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d302      	bcc.n	80026ce <UART_WaitOnFlagUntilTimeout+0x2e>
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e04b      	b.n	800276a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2204      	movs	r2, #4
 80026da:	4013      	ands	r3, r2
 80026dc:	d035      	beq.n	800274a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	2208      	movs	r2, #8
 80026e6:	4013      	ands	r3, r2
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d111      	bne.n	8002710 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2208      	movs	r2, #8
 80026f2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	0018      	movs	r0, r3
 80026f8:	f000 f906 	bl	8002908 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2284      	movs	r2, #132	; 0x84
 8002700:	2108      	movs	r1, #8
 8002702:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2278      	movs	r2, #120	; 0x78
 8002708:	2100      	movs	r1, #0
 800270a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e02c      	b.n	800276a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	69da      	ldr	r2, [r3, #28]
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	011b      	lsls	r3, r3, #4
 800271a:	401a      	ands	r2, r3
 800271c:	2380      	movs	r3, #128	; 0x80
 800271e:	011b      	lsls	r3, r3, #4
 8002720:	429a      	cmp	r2, r3
 8002722:	d112      	bne.n	800274a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2280      	movs	r2, #128	; 0x80
 800272a:	0112      	lsls	r2, r2, #4
 800272c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	0018      	movs	r0, r3
 8002732:	f000 f8e9 	bl	8002908 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2284      	movs	r2, #132	; 0x84
 800273a:	2120      	movs	r1, #32
 800273c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2278      	movs	r2, #120	; 0x78
 8002742:	2100      	movs	r1, #0
 8002744:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e00f      	b.n	800276a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	69db      	ldr	r3, [r3, #28]
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	4013      	ands	r3, r2
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	425a      	negs	r2, r3
 800275a:	4153      	adcs	r3, r2
 800275c:	b2db      	uxtb	r3, r3
 800275e:	001a      	movs	r2, r3
 8002760:	1dfb      	adds	r3, r7, #7
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d0a4      	beq.n	80026b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	0018      	movs	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	b004      	add	sp, #16
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b090      	sub	sp, #64	; 0x40
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	1dbb      	adds	r3, r7, #6
 8002780:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	1dba      	adds	r2, r7, #6
 800278c:	2158      	movs	r1, #88	; 0x58
 800278e:	8812      	ldrh	r2, [r2, #0]
 8002790:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	1dba      	adds	r2, r7, #6
 8002796:	215a      	movs	r1, #90	; 0x5a
 8002798:	8812      	ldrh	r2, [r2, #0]
 800279a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	689a      	ldr	r2, [r3, #8]
 80027a6:	2380      	movs	r3, #128	; 0x80
 80027a8:	015b      	lsls	r3, r3, #5
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d10d      	bne.n	80027ca <UART_Start_Receive_IT+0x56>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d104      	bne.n	80027c0 <UART_Start_Receive_IT+0x4c>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	225c      	movs	r2, #92	; 0x5c
 80027ba:	4950      	ldr	r1, [pc, #320]	; (80028fc <UART_Start_Receive_IT+0x188>)
 80027bc:	5299      	strh	r1, [r3, r2]
 80027be:	e02e      	b.n	800281e <UART_Start_Receive_IT+0xaa>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	225c      	movs	r2, #92	; 0x5c
 80027c4:	21ff      	movs	r1, #255	; 0xff
 80027c6:	5299      	strh	r1, [r3, r2]
 80027c8:	e029      	b.n	800281e <UART_Start_Receive_IT+0xaa>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10d      	bne.n	80027ee <UART_Start_Receive_IT+0x7a>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d104      	bne.n	80027e4 <UART_Start_Receive_IT+0x70>
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	225c      	movs	r2, #92	; 0x5c
 80027de:	21ff      	movs	r1, #255	; 0xff
 80027e0:	5299      	strh	r1, [r3, r2]
 80027e2:	e01c      	b.n	800281e <UART_Start_Receive_IT+0xaa>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	225c      	movs	r2, #92	; 0x5c
 80027e8:	217f      	movs	r1, #127	; 0x7f
 80027ea:	5299      	strh	r1, [r3, r2]
 80027ec:	e017      	b.n	800281e <UART_Start_Receive_IT+0xaa>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	2380      	movs	r3, #128	; 0x80
 80027f4:	055b      	lsls	r3, r3, #21
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d10d      	bne.n	8002816 <UART_Start_Receive_IT+0xa2>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d104      	bne.n	800280c <UART_Start_Receive_IT+0x98>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	225c      	movs	r2, #92	; 0x5c
 8002806:	217f      	movs	r1, #127	; 0x7f
 8002808:	5299      	strh	r1, [r3, r2]
 800280a:	e008      	b.n	800281e <UART_Start_Receive_IT+0xaa>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	225c      	movs	r2, #92	; 0x5c
 8002810:	213f      	movs	r1, #63	; 0x3f
 8002812:	5299      	strh	r1, [r3, r2]
 8002814:	e003      	b.n	800281e <UART_Start_Receive_IT+0xaa>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	225c      	movs	r2, #92	; 0x5c
 800281a:	2100      	movs	r1, #0
 800281c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2284      	movs	r2, #132	; 0x84
 8002822:	2100      	movs	r1, #0
 8002824:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2280      	movs	r2, #128	; 0x80
 800282a:	2122      	movs	r1, #34	; 0x22
 800282c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800282e:	f3ef 8310 	mrs	r3, PRIMASK
 8002832:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002834:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002838:	2301      	movs	r3, #1
 800283a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800283c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283e:	f383 8810 	msr	PRIMASK, r3
}
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2101      	movs	r1, #1
 8002850:	430a      	orrs	r2, r1
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002856:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800285a:	f383 8810 	msr	PRIMASK, r3
}
 800285e:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	2380      	movs	r3, #128	; 0x80
 8002866:	015b      	lsls	r3, r3, #5
 8002868:	429a      	cmp	r2, r3
 800286a:	d107      	bne.n	800287c <UART_Start_Receive_IT+0x108>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d103      	bne.n	800287c <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	4a22      	ldr	r2, [pc, #136]	; (8002900 <UART_Start_Receive_IT+0x18c>)
 8002878:	669a      	str	r2, [r3, #104]	; 0x68
 800287a:	e002      	b.n	8002882 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4a21      	ldr	r2, [pc, #132]	; (8002904 <UART_Start_Receive_IT+0x190>)
 8002880:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d019      	beq.n	80028be <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800288a:	f3ef 8310 	mrs	r3, PRIMASK
 800288e:	61fb      	str	r3, [r7, #28]
  return(result);
 8002890:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002892:	637b      	str	r3, [r7, #52]	; 0x34
 8002894:	2301      	movs	r3, #1
 8002896:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002898:	6a3b      	ldr	r3, [r7, #32]
 800289a:	f383 8810 	msr	PRIMASK, r3
}
 800289e:	46c0      	nop			; (mov r8, r8)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2190      	movs	r1, #144	; 0x90
 80028ac:	0049      	lsls	r1, r1, #1
 80028ae:	430a      	orrs	r2, r1
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	f383 8810 	msr	PRIMASK, r3
}
 80028bc:	e018      	b.n	80028f0 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028be:	f3ef 8310 	mrs	r3, PRIMASK
 80028c2:	613b      	str	r3, [r7, #16]
  return(result);
 80028c4:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80028c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80028c8:	2301      	movs	r3, #1
 80028ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	f383 8810 	msr	PRIMASK, r3
}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2120      	movs	r1, #32
 80028e0:	430a      	orrs	r2, r1
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	f383 8810 	msr	PRIMASK, r3
}
 80028ee:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	0018      	movs	r0, r3
 80028f4:	46bd      	mov	sp, r7
 80028f6:	b010      	add	sp, #64	; 0x40
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	000001ff 	.word	0x000001ff
 8002900:	08002c0d 	.word	0x08002c0d
 8002904:	08002a55 	.word	0x08002a55

08002908 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b08e      	sub	sp, #56	; 0x38
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002910:	f3ef 8310 	mrs	r3, PRIMASK
 8002914:	617b      	str	r3, [r7, #20]
  return(result);
 8002916:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002918:	637b      	str	r3, [r7, #52]	; 0x34
 800291a:	2301      	movs	r3, #1
 800291c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	f383 8810 	msr	PRIMASK, r3
}
 8002924:	46c0      	nop			; (mov r8, r8)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4926      	ldr	r1, [pc, #152]	; (80029cc <UART_EndRxTransfer+0xc4>)
 8002932:	400a      	ands	r2, r1
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002938:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	f383 8810 	msr	PRIMASK, r3
}
 8002940:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002942:	f3ef 8310 	mrs	r3, PRIMASK
 8002946:	623b      	str	r3, [r7, #32]
  return(result);
 8002948:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800294a:	633b      	str	r3, [r7, #48]	; 0x30
 800294c:	2301      	movs	r3, #1
 800294e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002952:	f383 8810 	msr	PRIMASK, r3
}
 8002956:	46c0      	nop			; (mov r8, r8)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2101      	movs	r1, #1
 8002964:	438a      	bics	r2, r1
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800296c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800296e:	f383 8810 	msr	PRIMASK, r3
}
 8002972:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002978:	2b01      	cmp	r3, #1
 800297a:	d118      	bne.n	80029ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800297c:	f3ef 8310 	mrs	r3, PRIMASK
 8002980:	60bb      	str	r3, [r7, #8]
  return(result);
 8002982:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002984:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002986:	2301      	movs	r3, #1
 8002988:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f383 8810 	msr	PRIMASK, r3
}
 8002990:	46c0      	nop			; (mov r8, r8)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2110      	movs	r1, #16
 800299e:	438a      	bics	r2, r1
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	f383 8810 	msr	PRIMASK, r3
}
 80029ac:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2280      	movs	r2, #128	; 0x80
 80029b2:	2120      	movs	r1, #32
 80029b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80029c2:	46c0      	nop			; (mov r8, r8)
 80029c4:	46bd      	mov	sp, r7
 80029c6:	b00e      	add	sp, #56	; 0x38
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	46c0      	nop			; (mov r8, r8)
 80029cc:	fffffedf 	.word	0xfffffedf

080029d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	225a      	movs	r2, #90	; 0x5a
 80029e2:	2100      	movs	r1, #0
 80029e4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2252      	movs	r2, #82	; 0x52
 80029ea:	2100      	movs	r1, #0
 80029ec:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	0018      	movs	r0, r3
 80029f2:	f7ff fb8d 	bl	8002110 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80029f6:	46c0      	nop			; (mov r8, r8)
 80029f8:	46bd      	mov	sp, r7
 80029fa:	b004      	add	sp, #16
 80029fc:	bd80      	pop	{r7, pc}

080029fe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b086      	sub	sp, #24
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a06:	f3ef 8310 	mrs	r3, PRIMASK
 8002a0a:	60bb      	str	r3, [r7, #8]
  return(result);
 8002a0c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002a0e:	617b      	str	r3, [r7, #20]
 8002a10:	2301      	movs	r3, #1
 8002a12:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f383 8810 	msr	PRIMASK, r3
}
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2140      	movs	r1, #64	; 0x40
 8002a28:	438a      	bics	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	f383 8810 	msr	PRIMASK, r3
}
 8002a36:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	0018      	movs	r0, r3
 8002a48:	f7ff fb5a 	bl	8002100 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a4c:	46c0      	nop			; (mov r8, r8)
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b006      	add	sp, #24
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b094      	sub	sp, #80	; 0x50
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8002a5c:	204e      	movs	r0, #78	; 0x4e
 8002a5e:	183b      	adds	r3, r7, r0
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	215c      	movs	r1, #92	; 0x5c
 8002a64:	5a52      	ldrh	r2, [r2, r1]
 8002a66:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2280      	movs	r2, #128	; 0x80
 8002a6c:	589b      	ldr	r3, [r3, r2]
 8002a6e:	2b22      	cmp	r3, #34	; 0x22
 8002a70:	d000      	beq.n	8002a74 <UART_RxISR_8BIT+0x20>
 8002a72:	e0ba      	b.n	8002bea <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	214c      	movs	r1, #76	; 0x4c
 8002a7a:	187b      	adds	r3, r7, r1
 8002a7c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8002a7e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002a80:	187b      	adds	r3, r7, r1
 8002a82:	881b      	ldrh	r3, [r3, #0]
 8002a84:	b2da      	uxtb	r2, r3
 8002a86:	183b      	adds	r3, r7, r0
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	b2d9      	uxtb	r1, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a90:	400a      	ands	r2, r1
 8002a92:	b2d2      	uxtb	r2, r2
 8002a94:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a9a:	1c5a      	adds	r2, r3, #1
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	225a      	movs	r2, #90	; 0x5a
 8002aa4:	5a9b      	ldrh	r3, [r3, r2]
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	b299      	uxth	r1, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	225a      	movs	r2, #90	; 0x5a
 8002ab0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	225a      	movs	r2, #90	; 0x5a
 8002ab6:	5a9b      	ldrh	r3, [r3, r2]
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d000      	beq.n	8002ac0 <UART_RxISR_8BIT+0x6c>
 8002abe:	e09c      	b.n	8002bfa <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ac0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ac4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ac8:	64bb      	str	r3, [r7, #72]	; 0x48
 8002aca:	2301      	movs	r3, #1
 8002acc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad0:	f383 8810 	msr	PRIMASK, r3
}
 8002ad4:	46c0      	nop			; (mov r8, r8)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4948      	ldr	r1, [pc, #288]	; (8002c04 <UART_RxISR_8BIT+0x1b0>)
 8002ae2:	400a      	ands	r2, r1
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aec:	f383 8810 	msr	PRIMASK, r3
}
 8002af0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002af2:	f3ef 8310 	mrs	r3, PRIMASK
 8002af6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002afa:	647b      	str	r3, [r7, #68]	; 0x44
 8002afc:	2301      	movs	r3, #1
 8002afe:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b02:	f383 8810 	msr	PRIMASK, r3
}
 8002b06:	46c0      	nop			; (mov r8, r8)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2101      	movs	r1, #1
 8002b14:	438a      	bics	r2, r1
 8002b16:	609a      	str	r2, [r3, #8]
 8002b18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b1a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b1e:	f383 8810 	msr	PRIMASK, r3
}
 8002b22:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2280      	movs	r2, #128	; 0x80
 8002b28:	2120      	movs	r1, #32
 8002b2a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	2380      	movs	r3, #128	; 0x80
 8002b40:	041b      	lsls	r3, r3, #16
 8002b42:	4013      	ands	r3, r2
 8002b44:	d018      	beq.n	8002b78 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b46:	f3ef 8310 	mrs	r3, PRIMASK
 8002b4a:	61bb      	str	r3, [r7, #24]
  return(result);
 8002b4c:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002b4e:	643b      	str	r3, [r7, #64]	; 0x40
 8002b50:	2301      	movs	r3, #1
 8002b52:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f383 8810 	msr	PRIMASK, r3
}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4928      	ldr	r1, [pc, #160]	; (8002c08 <UART_RxISR_8BIT+0x1b4>)
 8002b68:	400a      	ands	r2, r1
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b6e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b70:	6a3b      	ldr	r3, [r7, #32]
 8002b72:	f383 8810 	msr	PRIMASK, r3
}
 8002b76:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d12f      	bne.n	8002be0 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b86:	f3ef 8310 	mrs	r3, PRIMASK
 8002b8a:	60fb      	str	r3, [r7, #12]
  return(result);
 8002b8c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b90:	2301      	movs	r3, #1
 8002b92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	f383 8810 	msr	PRIMASK, r3
}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2110      	movs	r1, #16
 8002ba8:	438a      	bics	r2, r1
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	f383 8810 	msr	PRIMASK, r3
}
 8002bb6:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	2210      	movs	r2, #16
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	2b10      	cmp	r3, #16
 8002bc4:	d103      	bne.n	8002bce <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2210      	movs	r2, #16
 8002bcc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2258      	movs	r2, #88	; 0x58
 8002bd2:	5a9a      	ldrh	r2, [r3, r2]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	0011      	movs	r1, r2
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f7ff faa1 	bl	8002120 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002bde:	e00c      	b.n	8002bfa <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	0018      	movs	r0, r3
 8002be4:	f7fd fc72 	bl	80004cc <HAL_UART_RxCpltCallback>
}
 8002be8:	e007      	b.n	8002bfa <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	699a      	ldr	r2, [r3, #24]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2108      	movs	r1, #8
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	619a      	str	r2, [r3, #24]
}
 8002bfa:	46c0      	nop			; (mov r8, r8)
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	b014      	add	sp, #80	; 0x50
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	46c0      	nop			; (mov r8, r8)
 8002c04:	fffffedf 	.word	0xfffffedf
 8002c08:	fbffffff 	.word	0xfbffffff

08002c0c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b094      	sub	sp, #80	; 0x50
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8002c14:	204e      	movs	r0, #78	; 0x4e
 8002c16:	183b      	adds	r3, r7, r0
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	215c      	movs	r1, #92	; 0x5c
 8002c1c:	5a52      	ldrh	r2, [r2, r1]
 8002c1e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2280      	movs	r2, #128	; 0x80
 8002c24:	589b      	ldr	r3, [r3, r2]
 8002c26:	2b22      	cmp	r3, #34	; 0x22
 8002c28:	d000      	beq.n	8002c2c <UART_RxISR_16BIT+0x20>
 8002c2a:	e0ba      	b.n	8002da2 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	214c      	movs	r1, #76	; 0x4c
 8002c32:	187b      	adds	r3, r7, r1
 8002c34:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8002c36:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3c:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8002c3e:	187b      	adds	r3, r7, r1
 8002c40:	183a      	adds	r2, r7, r0
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	8812      	ldrh	r2, [r2, #0]
 8002c46:	4013      	ands	r3, r2
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c4c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c52:	1c9a      	adds	r2, r3, #2
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	225a      	movs	r2, #90	; 0x5a
 8002c5c:	5a9b      	ldrh	r3, [r3, r2]
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b299      	uxth	r1, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	225a      	movs	r2, #90	; 0x5a
 8002c68:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	225a      	movs	r2, #90	; 0x5a
 8002c6e:	5a9b      	ldrh	r3, [r3, r2]
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d000      	beq.n	8002c78 <UART_RxISR_16BIT+0x6c>
 8002c76:	e09c      	b.n	8002db2 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c78:	f3ef 8310 	mrs	r3, PRIMASK
 8002c7c:	623b      	str	r3, [r7, #32]
  return(result);
 8002c7e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c80:	647b      	str	r3, [r7, #68]	; 0x44
 8002c82:	2301      	movs	r3, #1
 8002c84:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c88:	f383 8810 	msr	PRIMASK, r3
}
 8002c8c:	46c0      	nop			; (mov r8, r8)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4948      	ldr	r1, [pc, #288]	; (8002dbc <UART_RxISR_16BIT+0x1b0>)
 8002c9a:	400a      	ands	r2, r1
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ca0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca4:	f383 8810 	msr	PRIMASK, r3
}
 8002ca8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002caa:	f3ef 8310 	mrs	r3, PRIMASK
 8002cae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cb2:	643b      	str	r3, [r7, #64]	; 0x40
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cba:	f383 8810 	msr	PRIMASK, r3
}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2101      	movs	r1, #1
 8002ccc:	438a      	bics	r2, r1
 8002cce:	609a      	str	r2, [r3, #8]
 8002cd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cd2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd6:	f383 8810 	msr	PRIMASK, r3
}
 8002cda:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2280      	movs	r2, #128	; 0x80
 8002ce0:	2120      	movs	r1, #32
 8002ce2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	2380      	movs	r3, #128	; 0x80
 8002cf8:	041b      	lsls	r3, r3, #16
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	d018      	beq.n	8002d30 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cfe:	f3ef 8310 	mrs	r3, PRIMASK
 8002d02:	617b      	str	r3, [r7, #20]
  return(result);
 8002d04:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002d06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d08:	2301      	movs	r3, #1
 8002d0a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	f383 8810 	msr	PRIMASK, r3
}
 8002d12:	46c0      	nop			; (mov r8, r8)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4928      	ldr	r1, [pc, #160]	; (8002dc0 <UART_RxISR_16BIT+0x1b4>)
 8002d20:	400a      	ands	r2, r1
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d26:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	f383 8810 	msr	PRIMASK, r3
}
 8002d2e:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d12f      	bne.n	8002d98 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d3e:	f3ef 8310 	mrs	r3, PRIMASK
 8002d42:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d44:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d46:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d48:	2301      	movs	r3, #1
 8002d4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f383 8810 	msr	PRIMASK, r3
}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2110      	movs	r1, #16
 8002d60:	438a      	bics	r2, r1
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	f383 8810 	msr	PRIMASK, r3
}
 8002d6e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	2210      	movs	r2, #16
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b10      	cmp	r3, #16
 8002d7c:	d103      	bne.n	8002d86 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2210      	movs	r2, #16
 8002d84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2258      	movs	r2, #88	; 0x58
 8002d8a:	5a9a      	ldrh	r2, [r3, r2]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	0011      	movs	r1, r2
 8002d90:	0018      	movs	r0, r3
 8002d92:	f7ff f9c5 	bl	8002120 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002d96:	e00c      	b.n	8002db2 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f7fd fb96 	bl	80004cc <HAL_UART_RxCpltCallback>
}
 8002da0:	e007      	b.n	8002db2 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	699a      	ldr	r2, [r3, #24]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2108      	movs	r1, #8
 8002dae:	430a      	orrs	r2, r1
 8002db0:	619a      	str	r2, [r3, #24]
}
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	46bd      	mov	sp, r7
 8002db6:	b014      	add	sp, #80	; 0x50
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	fffffedf 	.word	0xfffffedf
 8002dc0:	fbffffff 	.word	0xfbffffff

08002dc4 <memset>:
 8002dc4:	0003      	movs	r3, r0
 8002dc6:	1882      	adds	r2, r0, r2
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d100      	bne.n	8002dce <memset+0xa>
 8002dcc:	4770      	bx	lr
 8002dce:	7019      	strb	r1, [r3, #0]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	e7f9      	b.n	8002dc8 <memset+0x4>

08002dd4 <__libc_init_array>:
 8002dd4:	b570      	push	{r4, r5, r6, lr}
 8002dd6:	2600      	movs	r6, #0
 8002dd8:	4c0c      	ldr	r4, [pc, #48]	; (8002e0c <__libc_init_array+0x38>)
 8002dda:	4d0d      	ldr	r5, [pc, #52]	; (8002e10 <__libc_init_array+0x3c>)
 8002ddc:	1b64      	subs	r4, r4, r5
 8002dde:	10a4      	asrs	r4, r4, #2
 8002de0:	42a6      	cmp	r6, r4
 8002de2:	d109      	bne.n	8002df8 <__libc_init_array+0x24>
 8002de4:	2600      	movs	r6, #0
 8002de6:	f000 f819 	bl	8002e1c <_init>
 8002dea:	4c0a      	ldr	r4, [pc, #40]	; (8002e14 <__libc_init_array+0x40>)
 8002dec:	4d0a      	ldr	r5, [pc, #40]	; (8002e18 <__libc_init_array+0x44>)
 8002dee:	1b64      	subs	r4, r4, r5
 8002df0:	10a4      	asrs	r4, r4, #2
 8002df2:	42a6      	cmp	r6, r4
 8002df4:	d105      	bne.n	8002e02 <__libc_init_array+0x2e>
 8002df6:	bd70      	pop	{r4, r5, r6, pc}
 8002df8:	00b3      	lsls	r3, r6, #2
 8002dfa:	58eb      	ldr	r3, [r5, r3]
 8002dfc:	4798      	blx	r3
 8002dfe:	3601      	adds	r6, #1
 8002e00:	e7ee      	b.n	8002de0 <__libc_init_array+0xc>
 8002e02:	00b3      	lsls	r3, r6, #2
 8002e04:	58eb      	ldr	r3, [r5, r3]
 8002e06:	4798      	blx	r3
 8002e08:	3601      	adds	r6, #1
 8002e0a:	e7f2      	b.n	8002df2 <__libc_init_array+0x1e>
 8002e0c:	08002e6c 	.word	0x08002e6c
 8002e10:	08002e6c 	.word	0x08002e6c
 8002e14:	08002e70 	.word	0x08002e70
 8002e18:	08002e6c 	.word	0x08002e6c

08002e1c <_init>:
 8002e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e1e:	46c0      	nop			; (mov r8, r8)
 8002e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e22:	bc08      	pop	{r3}
 8002e24:	469e      	mov	lr, r3
 8002e26:	4770      	bx	lr

08002e28 <_fini>:
 8002e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e2e:	bc08      	pop	{r3}
 8002e30:	469e      	mov	lr, r3
 8002e32:	4770      	bx	lr
