// Seed: 4194124944
module module_0;
  always id_1 = (-1);
  assign id_2 = id_2;
  assign id_1 = id_2;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3[-1 :-1].id_2 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_4;
  tri  id_5;
  assign id_4 = 1 - id_5;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3#(.id_4(id_5)),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_11, id_12, id_13;
  module_0 modCall_1 ();
  id_14(
      id_12, -1, ({id_9, id_8 - 1'b0, -1'b0 - id_11, 1'b0, id_6})
  );
endmodule
