============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 17 2024  03:18:39 pm
  Module:                 NanoCPU
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (718 ps) Setup Check with Pin r3/Q_reg[15]/CK->D
          Group: ck
     Startpoint: (R) R_IR/Q_reg[4]/CK
          Clock: (R) ck
       Endpoint: (R) r3/Q_reg[15]/D
          Clock: (R) ck

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      18                  
       Uncertainty:-     100                  
     Required Time:=    1882                  
      Launch Clock:-       0                  
         Data Path:-    1164                  
             Slack:=     718                  

#-----------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  R_IR/Q_reg[4]/CK         -       -      R     (arrival)        14    -     0     0       0    (-,-) 
  R_IR/Q_reg[4]/Q          -       CK->Q  F     DFFRHQX1LVT       6  7.7    40    59      59    (-,-) 
  g4693__5107/Y            -       B->Y   R     NOR2X1LVT        16 22.7   242   144     203    (-,-) 
  g4666__4319/Y            -       A0->Y  R     AO22X1LVT         1  1.9    16    64     267    (-,-) 
  g4617__1705/Y            -       C->Y   R     OR3X1LVT         25 33.6   191   116     383    (-,-) 
  mul_95_34_g5828/Y        -       A->Y   F     INVX1LVT          9 12.4    98    79     462    (-,-) 
  mul_95_34_g5815__6131/Y  -       B->Y   R     NOR2X1LVT         2  3.4    54    49     511    (-,-) 
  mul_95_34_g5743__5477/Y  -       B->Y   F     NOR2X1LVT         1  2.2    23    22     532    (-,-) 
  mul_95_34_g5628__8428/CO -       A->CO  F     ADDHX1LVT         1  2.4    14    23     555    (-,-) 
  mul_95_34_g5616__9315/CO -       CI->CO F     ADDFX1LVT         1  2.4    19    39     594    (-,-) 
  mul_95_34_g5601__5526/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     634    (-,-) 
  mul_95_34_g5592__1666/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     674    (-,-) 
  mul_95_34_g5578__1705/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     714    (-,-) 
  mul_95_34_g5572__8428/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     753    (-,-) 
  mul_95_34_g5569__5107/CO -       CI->CO F     ADDFX1LVT         2  3.5    23    43     796    (-,-) 
  mul_95_34_g5567__5477/Y  -       B->Y   R     NAND2BX1LVT       2  3.5    26    20     816    (-,-) 
  mul_95_34_g5562__2883/Y  -       A1->Y  F     OAI221X1LVT       1  2.4    55    41     856    (-,-) 
  mul_95_34_g5559__6161/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    46     902    (-,-) 
  mul_95_34_g5558__4733/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     942    (-,-) 
  mul_95_34_g5557__7482/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     981    (-,-) 
  mul_95_34_g5556__5115/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40    1021    (-,-) 
  mul_95_34_g5555__1881/CO -       CI->CO F     ADDFX1LVT         1  2.2    17    39    1060    (-,-) 
  mul_95_34_g5554__6131/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    14    32    1092    (-,-) 
  g4521__2398/Y            -       A1N->Y R     OAI2BB1X1LVT      2  2.8    32    28    1119    (-,-) 
  g4495__6260/Y            -       A->Y   R     MX2X1LVT          4  6.0    38    45    1164    (-,-) 
  r3/Q_reg[15]/D           <<<     -      R     DFFRHQX1LVT       4    -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 17 2024  04:33:30 pm
  Module:                 NanoCPU
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (718 ps) Setup Check with Pin r3/Q_reg[15]/CK->D
          Group: ck
     Startpoint: (R) R_IR/Q_reg[4]/CK
          Clock: (R) ck
       Endpoint: (R) r3/Q_reg[15]/D
          Clock: (R) ck

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      18                  
       Uncertainty:-     100                  
     Required Time:=    1882                  
      Launch Clock:-       0                  
         Data Path:-    1164                  
             Slack:=     718                  

#-----------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  R_IR/Q_reg[4]/CK         -       -      R     (arrival)        14    -     0     0       0    (-,-) 
  R_IR/Q_reg[4]/Q          -       CK->Q  F     DFFRHQX1LVT       6  7.7    40    59      59    (-,-) 
  g4693__5107/Y            -       B->Y   R     NOR2X1LVT        16 22.7   242   144     203    (-,-) 
  g4666__4319/Y            -       A0->Y  R     AO22X1LVT         1  1.9    16    64     267    (-,-) 
  g4617__1705/Y            -       C->Y   R     OR3X1LVT         25 33.6   191   116     383    (-,-) 
  mul_95_34_g5828/Y        -       A->Y   F     INVX1LVT          9 12.4    98    79     462    (-,-) 
  mul_95_34_g5815__6131/Y  -       B->Y   R     NOR2X1LVT         2  3.4    54    49     511    (-,-) 
  mul_95_34_g5743__5477/Y  -       B->Y   F     NOR2X1LVT         1  2.2    23    22     532    (-,-) 
  mul_95_34_g5628__8428/CO -       A->CO  F     ADDHX1LVT         1  2.4    14    23     555    (-,-) 
  mul_95_34_g5616__9315/CO -       CI->CO F     ADDFX1LVT         1  2.4    19    39     594    (-,-) 
  mul_95_34_g5601__5526/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     634    (-,-) 
  mul_95_34_g5592__1666/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     674    (-,-) 
  mul_95_34_g5578__1705/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     714    (-,-) 
  mul_95_34_g5572__8428/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     753    (-,-) 
  mul_95_34_g5569__5107/CO -       CI->CO F     ADDFX1LVT         2  3.5    23    43     796    (-,-) 
  mul_95_34_g5567__5477/Y  -       B->Y   R     NAND2BX1LVT       2  3.5    26    20     816    (-,-) 
  mul_95_34_g5562__2883/Y  -       A1->Y  F     OAI221X1LVT       1  2.4    55    41     856    (-,-) 
  mul_95_34_g5559__6161/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    46     902    (-,-) 
  mul_95_34_g5558__4733/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     942    (-,-) 
  mul_95_34_g5557__7482/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     981    (-,-) 
  mul_95_34_g5556__5115/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40    1021    (-,-) 
  mul_95_34_g5555__1881/CO -       CI->CO F     ADDFX1LVT         1  2.2    17    39    1060    (-,-) 
  mul_95_34_g5554__6131/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    14    32    1092    (-,-) 
  g4521__2398/Y            -       A1N->Y R     OAI2BB1X1LVT      2  2.8    32    28    1119    (-,-) 
  g4495__6260/Y            -       A->Y   R     MX2X1LVT          4  6.0    38    45    1164    (-,-) 
  r3/Q_reg[15]/D           <<<     -      R     DFFRHQX1LVT       4    -     -     0    1164    (-,-) 
#-----------------------------------------------------------------------------------------------------

