{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762062212180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762062212184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 02 01:43:32 2025 " "Processing started: Sun Nov 02 01:43:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762062212184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062212184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062212185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762062212385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762062212385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/experiment4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/experiment4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4 " "Found entity 1: experiment4" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062218234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062218234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062218234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062218234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/clockdivider_1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/abrar hussain/downloads/verilog_whack-a-mole_project/projectfinal/rtl/clockdivider_1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider_1Hz " "Found entity 1: clockdivider_1Hz" {  } { { "../rtl/clockdivider_1Hz.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/clockdivider_1Hz.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062218234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062218234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment4 " "Elaborating entity \"experiment4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 experiment4.sv(123) " "Verilog HDL assignment warning at experiment4.sv(123): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 experiment4.sv(128) " "Verilog HDL assignment warning at experiment4.sv(128): truncated value with size 18 to match size of target (16)" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(156) " "Verilog HDL or VHDL warning at the experiment4.sv(156): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 156 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(171) " "Verilog HDL or VHDL warning at the experiment4.sv(171): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 171 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(186) " "Verilog HDL or VHDL warning at the experiment4.sv(186): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 186 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(201) " "Verilog HDL or VHDL warning at the experiment4.sv(201): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 201 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(216) " "Verilog HDL or VHDL warning at the experiment4.sv(216): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 216 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(231) " "Verilog HDL or VHDL warning at the experiment4.sv(231): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 231 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(246) " "Verilog HDL or VHDL warning at the experiment4.sv(246): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 246 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(261) " "Verilog HDL or VHDL warning at the experiment4.sv(261): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 261 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(276) " "Verilog HDL or VHDL warning at the experiment4.sv(276): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 276 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(291) " "Verilog HDL or VHDL warning at the experiment4.sv(291): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 291 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(306) " "Verilog HDL or VHDL warning at the experiment4.sv(306): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 306 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(321) " "Verilog HDL or VHDL warning at the experiment4.sv(321): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 321 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(336) " "Verilog HDL or VHDL warning at the experiment4.sv(336): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 336 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(351) " "Verilog HDL or VHDL warning at the experiment4.sv(351): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 351 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(366) " "Verilog HDL or VHDL warning at the experiment4.sv(366): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 366 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(381) " "Verilog HDL or VHDL warning at the experiment4.sv(381): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 381 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(396) " "Verilog HDL or VHDL warning at the experiment4.sv(396): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 396 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(411) " "Verilog HDL or VHDL warning at the experiment4.sv(411): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 411 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(426) " "Verilog HDL or VHDL warning at the experiment4.sv(426): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 426 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(441) " "Verilog HDL or VHDL warning at the experiment4.sv(441): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 441 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(456) " "Verilog HDL or VHDL warning at the experiment4.sv(456): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 456 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(471) " "Verilog HDL or VHDL warning at the experiment4.sv(471): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 471 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(486) " "Verilog HDL or VHDL warning at the experiment4.sv(486): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 486 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(501) " "Verilog HDL or VHDL warning at the experiment4.sv(501): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 501 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(516) " "Verilog HDL or VHDL warning at the experiment4.sv(516): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 516 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(531) " "Verilog HDL or VHDL warning at the experiment4.sv(531): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 531 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(546) " "Verilog HDL or VHDL warning at the experiment4.sv(546): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 546 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(561) " "Verilog HDL or VHDL warning at the experiment4.sv(561): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 561 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(576) " "Verilog HDL or VHDL warning at the experiment4.sv(576): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 576 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(591) " "Verilog HDL or VHDL warning at the experiment4.sv(591): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 591 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(606) " "Verilog HDL or VHDL warning at the experiment4.sv(606): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 606 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "experiment4.sv(622) " "Verilog HDL or VHDL warning at the experiment4.sv(622): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 622 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762062218263 "|experiment4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit0 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit0\"" {  } { { "../rtl/experiment4.sv" "unit0" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762062218310 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../rtl/experiment4.sv" "Mod0" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762062218787 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762062218787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762062219033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762062219033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762062219033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762062219033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762062219033 ""}  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762062219033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062219089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062219089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062219092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062219092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062219120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062219120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062219152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062219152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762062219195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062219195 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 105 -1 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762062219346 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1762062219346 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[3\] random\[3\]~_emulated random\[3\]~1 " "Register \"random\[3\]\" is converted into an equivalent circuit using register \"random\[3\]~_emulated\" and latch \"random\[3\]~1\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|random[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[0\] random\[0\]~_emulated random\[0\]~5 " "Register \"random\[0\]\" is converted into an equivalent circuit using register \"random\[0\]~_emulated\" and latch \"random\[0\]~5\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|random[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[1\] random\[1\]~_emulated random\[1\]~9 " "Register \"random\[1\]\" is converted into an equivalent circuit using register \"random\[1\]~_emulated\" and latch \"random\[1\]~9\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|random[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[2\] random\[2\]~_emulated random\[2\]~13 " "Register \"random\[2\]\" is converted into an equivalent circuit using register \"random\[2\]~_emulated\" and latch \"random\[2\]~13\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|random[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[12\] switch_buf\[12\]~_emulated switch_buf\[12\]~1 " "Register \"switch_buf\[12\]\" is converted into an equivalent circuit using register \"switch_buf\[12\]~_emulated\" and latch \"switch_buf\[12\]~1\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[10\] switch_buf\[10\]~_emulated switch_buf\[10\]~5 " "Register \"switch_buf\[10\]\" is converted into an equivalent circuit using register \"switch_buf\[10\]~_emulated\" and latch \"switch_buf\[10\]~5\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[8\] switch_buf\[8\]~_emulated switch_buf\[8\]~9 " "Register \"switch_buf\[8\]\" is converted into an equivalent circuit using register \"switch_buf\[8\]~_emulated\" and latch \"switch_buf\[8\]~9\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[14\] switch_buf\[14\]~_emulated switch_buf\[14\]~13 " "Register \"switch_buf\[14\]\" is converted into an equivalent circuit using register \"switch_buf\[14\]~_emulated\" and latch \"switch_buf\[14\]~13\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[5\] switch_buf\[5\]~_emulated switch_buf\[5\]~17 " "Register \"switch_buf\[5\]\" is converted into an equivalent circuit using register \"switch_buf\[5\]~_emulated\" and latch \"switch_buf\[5\]~17\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[3\] switch_buf\[3\]~_emulated switch_buf\[3\]~21 " "Register \"switch_buf\[3\]\" is converted into an equivalent circuit using register \"switch_buf\[3\]~_emulated\" and latch \"switch_buf\[3\]~21\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[1\] switch_buf\[1\]~_emulated switch_buf\[1\]~25 " "Register \"switch_buf\[1\]\" is converted into an equivalent circuit using register \"switch_buf\[1\]~_emulated\" and latch \"switch_buf\[1\]~25\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[7\] switch_buf\[7\]~_emulated switch_buf\[7\]~29 " "Register \"switch_buf\[7\]\" is converted into an equivalent circuit using register \"switch_buf\[7\]~_emulated\" and latch \"switch_buf\[7\]~29\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[4\] switch_buf\[4\]~_emulated switch_buf\[4\]~33 " "Register \"switch_buf\[4\]\" is converted into an equivalent circuit using register \"switch_buf\[4\]~_emulated\" and latch \"switch_buf\[4\]~33\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[2\] switch_buf\[2\]~_emulated switch_buf\[2\]~37 " "Register \"switch_buf\[2\]\" is converted into an equivalent circuit using register \"switch_buf\[2\]~_emulated\" and latch \"switch_buf\[2\]~37\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[0\] switch_buf\[0\]~_emulated switch_buf\[0\]~41 " "Register \"switch_buf\[0\]\" is converted into an equivalent circuit using register \"switch_buf\[0\]~_emulated\" and latch \"switch_buf\[0\]~41\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[6\] switch_buf\[6\]~_emulated switch_buf\[6\]~45 " "Register \"switch_buf\[6\]\" is converted into an equivalent circuit using register \"switch_buf\[6\]~_emulated\" and latch \"switch_buf\[6\]~45\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[13\] switch_buf\[13\]~_emulated switch_buf\[13\]~49 " "Register \"switch_buf\[13\]\" is converted into an equivalent circuit using register \"switch_buf\[13\]~_emulated\" and latch \"switch_buf\[13\]~49\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[11\] switch_buf\[11\]~_emulated switch_buf\[11\]~53 " "Register \"switch_buf\[11\]\" is converted into an equivalent circuit using register \"switch_buf\[11\]~_emulated\" and latch \"switch_buf\[11\]~53\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[9\] switch_buf\[9\]~_emulated switch_buf\[9\]~57 " "Register \"switch_buf\[9\]\" is converted into an equivalent circuit using register \"switch_buf\[9\]~_emulated\" and latch \"switch_buf\[9\]~57\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_buf\[15\] switch_buf\[15\]~_emulated switch_buf\[15\]~61 " "Register \"switch_buf\[15\]\" is converted into an equivalent circuit using register \"switch_buf\[15\]~_emulated\" and latch \"switch_buf\[15\]~61\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 130 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|switch_buf[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random\[4\] random\[4\]~_emulated random\[4\]~17 " "Register \"random\[4\]\" is converted into an equivalent circuit using register \"random\[4\]~_emulated\" and latch \"random\[4\]~17\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1762062219346 "|experiment4|random[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1762062219346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[6][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[6][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[6][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|SEVEN_SEGMENT_N_O[7][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[0\] GND " "Pin \"LED_GREEN_O\[0\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[1\] GND " "Pin \"LED_GREEN_O\[1\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[2\] GND " "Pin \"LED_GREEN_O\[2\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[3\] GND " "Pin \"LED_GREEN_O\[3\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[4\] GND " "Pin \"LED_GREEN_O\[4\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[5\] GND " "Pin \"LED_GREEN_O\[5\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[6\] GND " "Pin \"LED_GREEN_O\[6\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[7\] GND " "Pin \"LED_GREEN_O\[7\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[8\] GND " "Pin \"LED_GREEN_O\[8\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_GREEN_O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[16\] GND " "Pin \"LED_RED_O\[16\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_RED_O[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[17\] GND " "Pin \"LED_RED_O\[17\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762062219410 "|experiment4|LED_RED_O[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762062219410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762062219483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762062219835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762062220093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762062220093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762062220422 "|experiment4|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762062220422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "570 " "Implemented 570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762062220422 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762062220422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762062220422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762062220422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762062220463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 02 01:43:40 2025 " "Processing ended: Sun Nov 02 01:43:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762062220463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762062220463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762062220463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762062220463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762062222667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762062222678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 02 01:43:41 2025 " "Processing started: Sun Nov 02 01:43:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762062222678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762062222678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment4 -c experiment4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment4 -c experiment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762062222678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762062225932 ""}
{ "Info" "0" "" "Project  = experiment4" {  } {  } 0 0 "Project  = experiment4" 0 0 "Fitter" 0 0 1762062225932 ""}
{ "Info" "0" "" "Revision = experiment4" {  } {  } 0 0 "Revision = experiment4" 0 0 "Fitter" 0 0 1762062225932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762062226043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762062226043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment4 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"experiment4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762062226063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762062226116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762062226116 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762062226568 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762062226584 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762062226790 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762062226790 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762062226807 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762062226807 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762062226807 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762062226807 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762062226807 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762062226807 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762062226807 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1762062227697 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762062227697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1762062227697 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SWITCH_I\[17\] " "Node: SWITCH_I\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch random\[2\]~13 SWITCH_I\[17\] " "Latch random\[2\]~13 is being clocked by SWITCH_I\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1762062227697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1762062227697 "|experiment4|SWITCH_I[17]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1762062227697 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1762062227697 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762062227697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762062227697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762062227697 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1762062227697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762062227729 ""}  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/rtl/experiment4.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762062227729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762062227952 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762062227952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762062227952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762062227952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762062227952 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762062227952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762062227952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762062227952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762062227984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762062227984 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762062227984 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762062228087 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1762062228094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762062229757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762062229948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762062229992 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762062235552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762062235552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762062235802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762062237860 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762062237860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762062239269 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762062239269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762062239280 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762062239455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762062239471 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762062239679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762062239679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762062239859 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762062240489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/output_files/experiment4.fit.smsg " "Generated suppressed messages file C:/Users/Abrar Hussain/Downloads/Verilog_Whack-a-Mole_Project/ProjectFinal/syn/output_files/experiment4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762062240952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6169 " "Peak virtual memory: 6169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762062241365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 02 01:44:01 2025 " "Processing ended: Sun Nov 02 01:44:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762062241365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762062241365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762062241365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762062241365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762062242750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762062242750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 02 01:44:02 2025 " "Processing started: Sun Nov 02 01:44:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762062242750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762062242750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off experiment4 -c experiment4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off experiment4 -c experiment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762062242750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762062242970 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1762062244417 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762062244470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762062244781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 02 01:44:04 2025 " "Processing ended: Sun Nov 02 01:44:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762062244781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762062244781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762062244781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762062244781 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762062245469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762062246277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762062246277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 02 01:44:05 2025 " "Processing started: Sun Nov 02 01:44:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762062246277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762062246277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment4 -c experiment4 " "Command: quartus_sta experiment4 -c experiment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762062246277 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762062246456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762062246547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762062246547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062246591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062246591 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1762062246850 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762062246867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1762062246879 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SWITCH_I\[17\] " "Node: SWITCH_I\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch switch_buf\[10\]~5 SWITCH_I\[17\] " "Latch switch_buf\[10\]~5 is being clocked by SWITCH_I\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1762062246886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1762062246886 "|experiment4|SWITCH_I[17]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762062246888 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762062246890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762062246898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762062246916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762062246916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.939 " "Worst-case setup slack is -16.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.939            -867.885 clk  " "  -16.939            -867.885 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062246923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062246926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.086 " "Worst-case recovery slack is 14.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.086               0.000 clk  " "   14.086               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062246928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.770 " "Worst-case removal slack is 2.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.770               0.000 clk  " "    2.770               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062246933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.747 " "Worst-case minimum pulse width slack is 9.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 clk  " "    9.747               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062246935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062246935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762062246979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762062246992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762062247231 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SWITCH_I\[17\] " "Node: SWITCH_I\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch switch_buf\[10\]~5 SWITCH_I\[17\] " "Latch switch_buf\[10\]~5 is being clocked by SWITCH_I\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1762062247263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1762062247263 "|experiment4|SWITCH_I[17]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762062247263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762062247263 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762062247263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.715 " "Worst-case setup slack is -13.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.715            -696.672 clk  " "  -13.715            -696.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.507 " "Worst-case recovery slack is 14.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.507               0.000 clk  " "   14.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.621 " "Worst-case removal slack is 2.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.621               0.000 clk  " "    2.621               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.777 " "Worst-case minimum pulse width slack is 9.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777               0.000 clk  " "    9.777               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247292 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762062247335 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SWITCH_I\[17\] " "Node: SWITCH_I\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch switch_buf\[10\]~5 SWITCH_I\[17\] " "Latch switch_buf\[10\]~5 is being clocked by SWITCH_I\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1762062247375 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1762062247375 "|experiment4|SWITCH_I[17]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762062247375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.350 " "Worst-case setup slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 clk  " "    0.350               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.125 " "Worst-case recovery slack is 15.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.125               0.000 clk  " "   15.125               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.373 " "Worst-case removal slack is 2.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.373               0.000 clk  " "    2.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.411 " "Worst-case minimum pulse width slack is 9.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 clk  " "    9.411               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762062247398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762062247398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762062247700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762062247700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762062247784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 02 01:44:07 2025 " "Processing ended: Sun Nov 02 01:44:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762062247784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762062247784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762062247784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762062247784 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762062248489 ""}
