// Seed: 98797503
module module_0 (
    output uwire id_0
);
  assign id_0 = 1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wire id_9,
    input wire id_10,
    input wor id_11,
    input wand id_12,
    output supply0 id_13,
    input wand id_14,
    output tri id_15
);
  assign id_15 = 1;
  always id_2 = #(1'h0) 1;
  module_0(
      id_15
  );
endmodule
