("I_bias:/\tI_bias Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design I_bias schematic }:a"))) (((-0.81875 -0.40625) (2.2625 1.64375)) "a" "Schematics" 8))("model_parameter:/\tmodel_parameter learning schematic" (("open" (nil hierarchy "/{learning model_parameter schematic }:a"))) (((-2.0125 -3.625) (4.64375 0.8)) "a" "Schematics" 3))("unbuffered:/\tunbuffered Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered schematic }:a"))) (((-7.33125 -3.75625) (4.18125 3.90625)) "a" "Schematics" 11))("unbuffered_debug:/\tunbuffered_debug Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_debug schematic }:a"))) (((-4.43125 -3.825) (1.30625 -0.00625)) "a" "Schematics" 14))("unbuffered_test:/\tunbuffered_test Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_test schematic }:a"))) (((-1.8875 -1.05625) (3.0875 2.24375)) "a" "Schematics" 5))("unbuffered_test_outRange:/\tunbuffered_test_outRange Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_test_outRange schematic }:a"))) (((-4.275 -2.59375) (0.525 0.93125)) "a" "analogArtist-Schematic" 11))("unbuffered_test_trans_AC:/\tunbuffered_test_trans_AC Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_test_trans_AC schematic }:a"))) (((-4.03125 -1.65625) (-0.48125 1.1)) "a" "Schematics" 6))("mos_parameter:/\tmos_parameter learning schematic" (("open" (nil hierarchy "/{learning mos_parameter schematic }:a"))) (((-2.53125 -1.28125) (2.63125 2.15625)) "a" "Schematics" 22))("unbuffered:/\tunbuffered Analog_IC_1_Design symbol" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered symbol }:a"))) (((-0.19375 -0.8) (1.21875 0.3)) "a" "Symbol" 21))("inv_test:/\tinv_test learning schematic" (("open" (nil hierarchy "/{learning inv_test schematic }:a"))) (((-3.5125 -0.24375) (0.98125 2.58125)) "a" "analogArtist-Schematic" 25))