{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640011971211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640011971212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 16:52:50 2021 " "Processing started: Mon Dec 20 16:52:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640011971212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640011971212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BoomBarrier -c BoomBarrier " "Command: quartus_map --read_settings_files=on --write_settings_files=off BoomBarrier -c BoomBarrier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640011971212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640011972089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640011972089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boombarrier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boombarrier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoomBarrier-arch " "Found design unit 1: BoomBarrier-arch" {  } { { "BoomBarrier.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979567 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoomBarrier " "Found entity 1: BoomBarrier" {  } { { "BoomBarrier.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640011979567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor-arch " "Found design unit 1: Motor-arch" {  } { { "Motor.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/Motor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979656 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor " "Found entity 1: Motor" {  } { { "Motor.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/Motor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640011979656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/Clock_Divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979670 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640011979670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_Sensor-arch " "Found design unit 1: IR_Sensor-arch" {  } { { "IR_Sensor.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/IR_Sensor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979680 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_Sensor " "Found entity 1: IR_Sensor" {  } { { "IR_Sensor.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/IR_Sensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640011979680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file status7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status7seg-arch " "Found design unit 1: status7seg-arch" {  } { { "status7seg.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/status7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979691 ""} { "Info" "ISGN_ENTITY_NAME" "1 status7seg " "Found entity 1: status7seg" {  } { { "status7seg.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/status7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640011979691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640011979691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoomBarrier " "Elaborating entity \"BoomBarrier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640011979779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:clkStage " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:clkStage\"" {  } { { "BoomBarrier.vhd" "clkStage" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640011979888 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(31) " "VHDL Process Statement warning at Clock_Divider.vhd(31): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/Clock_Divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640011980020 "|BoomBarrier|Clock_Divider:clkStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor Motor:MotorPort " "Elaborating entity \"Motor\" for hierarchy \"Motor:MotorPort\"" {  } { { "BoomBarrier.vhd" "MotorPort" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640011980023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_Sensor IR_Sensor:SensorPort " "Elaborating entity \"IR_Sensor\" for hierarchy \"IR_Sensor:SensorPort\"" {  } { { "BoomBarrier.vhd" "SensorPort" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640011980102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status7seg status7seg:status7segPort " "Elaborating entity \"status7seg\" for hierarchy \"status7seg:status7segPort\"" {  } { { "BoomBarrier.vhd" "status7segPort" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640011980115 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "letter1\[6\] VCC " "Pin \"letter1\[6\]\" is stuck at VCC" {  } { { "BoomBarrier.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640011980803 "|BoomBarrier|letter1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "letter2\[2\] VCC " "Pin \"letter2\[2\]\" is stuck at VCC" {  } { { "BoomBarrier.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640011980803 "|BoomBarrier|letter2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "letter3\[1\] VCC " "Pin \"letter3\[1\]\" is stuck at VCC" {  } { { "BoomBarrier.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640011980803 "|BoomBarrier|letter3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "letter4\[1\] VCC " "Pin \"letter4\[1\]\" is stuck at VCC" {  } { { "BoomBarrier.vhd" "" { Text "D:/Uni/Winter 2021/Digital System Design CSEN 605/Project/Team 6 Assignment and project/Team 6/Boom barrier/BoomBarrier.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640011980803 "|BoomBarrier|letter4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640011980803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640011980871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640011981729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640011981729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "339 " "Implemented 339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640011981903 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640011981903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Implemented 303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640011981903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640011981903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640011981928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 16:53:01 2021 " "Processing ended: Mon Dec 20 16:53:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640011981928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640011981928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640011981928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640011981928 ""}
