

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 92 clock pin(s) of sequential element(s)
0 instances converted, 92 sequential instances remain driven by gated/generated clocks

=================================================================== Gated/Generated Clocks ====================================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance             Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       PLL1.PLLInst_0.CLKOP     EHXPLLJ                66                     clk_adc                     Clock source is invalid for GCC           
@KP:ckid0_3       clk_adc.Q[0]             dffe                   26                     SinCos1.triglut_1_0_0_1     Derived clock on input (not legal for GCC)
===============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

