// Seed: 380446714
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  reg id_3;
  id_4 :
  assert property (@(1) id_4)
  else id_3 <= -1'h0 + ~id_4 + 1'h0 - id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    inout wire id_2,
    input wire id_3
);
  wire id_5;
  time id_6 = (id_2) / 1 < id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output tri1 id_12;
  module_0 modCall_1 (
      id_1,
      id_12
  );
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_19;
  reg  id_20;
  reg  id_21;
  always @(1) id_20 = id_10;
  assign id_12 = 1;
  always @(posedge id_6[1 :-1]) id_21 <= id_19;
endmodule
