# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 23:02:13  October 08, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		usb_seg_top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL016YU484C8G
set_global_assignment -name TOP_LEVEL_ENTITY usb_seg_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:02:13  OCTOBER 08, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE UFBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name VERILOG_FILE src/usb_seg_top.v
set_global_assignment -name VERILOG_FILE src/smg_interface.v
set_global_assignment -name VERILOG_FILE src/smg_control_module.v
set_global_assignment -name VERILOG_FILE src/smg_scan_module.v
set_global_assignment -name VERILOG_FILE src/smg_encode_module.v
set_global_assignment -name VERILOG_FILE src/uart_control.v
set_global_assignment -name VERILOG_FILE src/Binary_to_BCD.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE src/uart_rx_path.v
set_global_assignment -name VERILOG_FILE src/uart_tx_path.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_location_assignment PIN_G1 -to CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLK
set_location_assignment PIN_P3 -to RSTn
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RSTn
set_location_assignment PIN_W19 -to SMG_Data[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMG_Data[7]
set_location_assignment PIN_R20 -to SMG_Data[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMG_Data[6]
set_location_assignment PIN_W20 -to SMG_Data[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMG_Data[5]
set_location_assignment PIN_AA18 -to SMG_Data[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMG_Data[4]
set_location_assignment PIN_AB19 -to SMG_Data[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMG_Data[3]
set_location_assignment PIN_U20 -to SMG_Data[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMG_Data[2]
set_location_assignment PIN_R19 -to SMG_Data[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMG_Data[1]
set_location_assignment PIN_AA19 -to SMG_Data[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMG_Data[0]
set_location_assignment PIN_R18 -to Scan_Sig[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Scan_Sig[2]
set_location_assignment PIN_U19 -to Scan_Sig[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Scan_Sig[1]
set_location_assignment PIN_AB18 -to Scan_Sig[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Scan_Sig[0]