{"vcs1":{"timestamp_begin":1682457739.645176620, "rt":0.37, "ut":0.19, "st":0.11}}
{"vcselab":{"timestamp_begin":1682457740.047694579, "rt":0.36, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1682457740.430858075, "rt":0.21, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682457739.304170982}
{"VCS_COMP_START_TIME": 1682457739.304170982}
{"VCS_COMP_END_TIME": 1682457740.684023554}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv"}
{"vcs1": {"peak_mem": 337792}}
{"stitch_vcselab": {"peak_mem": 238972}}
