TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc6dab.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;     metadata.c:
                               96 ; 1    |////////////////////////////////////////////////////////////////////////////////
                               97 ; 2    |// Copyright(C) SigmaTel, Inc. 2002-2003
                               98 ; 3    |//
                               99 ; 4    |// File        : metadata.c
                              100 ; 5    |// Description : MetaData Extraction Routines
                              101 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              102 ; 7    |
                              103 ; 8    |////////////////////////////////////////////////////////////////////////////////
                              104 ; 9    |//  Macros
                              105 ; 10   |////////////////////////////////////////////////////////////////////////////////
                              106 ; 11   |
                              107 ; 12   |////////////////////////////////////////////////////////////////////////////////
                              108 ; 13   |//  Includes
                              109 ; 14   |////////////////////////////////////////////////////////////////////////////////
                              110 ; 15   |#include "types.h"
                              111 
                              113 
                              114 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              115 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              116 ; 3    |//
                              117 ; 4    |// Filename: types.h
                              118 ; 5    |// Description: Standard data types
                              119 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              120 ; 7    |
                              121 ; 8    |#ifndef _TYPES_H
                              122 ; 9    |#define _TYPES_H
                              123 ; 10   |
                              124 ; 11   |// TODO:  move this outta here!
                              125 ; 12   |#if !defined(NOERROR)
                              126 ; 13   |#define NOERROR 0
                              127 ; 14   |#define SUCCESS 0
                              128 ; 15   |#endif 
                              129 ; 16   |#if !defined(SUCCESS)
                              130 ; 17   |#define SUCCESS  0
                              131 ; 18   |#endif
                              132 ; 19   |#if !defined(ERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 20   |#define ERROR   -1
                              134 ; 21   |#endif
                              135 ; 22   |#if !defined(FALSE)
                              136 ; 23   |#define FALSE 0
                              137 ; 24   |#endif
                              138 ; 25   |#if !defined(TRUE)
                              139 ; 26   |#define TRUE  1
                              140 ; 27   |#endif
                              141 ; 28   |
                              142 ; 29   |#if !defined(NULL)
                              143 ; 30   |#define NULL 0
                              144 ; 31   |#endif
                              145 ; 32   |
                              146 ; 33   |#define MAX_INT     0x7FFFFF
                              147 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              148 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              149 ; 36   |#define MAX_ULONG   (-1) 
                              150 ; 37   |
                              151 ; 38   |#define WORD_SIZE   24              // word size in bits
                              152 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              153 ; 40   |
                              154 ; 41   |
                              155 ; 42   |#define BYTE    unsigned char       // btVarName
                              156 ; 43   |#define CHAR    signed char         // cVarName
                              157 ; 44   |#define USHORT  unsigned short      // usVarName
                              158 ; 45   |#define SHORT   unsigned short      // sVarName
                              159 ; 46   |#define WORD    unsigned int        // wVarName
                              160 ; 47   |#define INT     signed int          // iVarName
                              161 ; 48   |#define DWORD   unsigned long       // dwVarName
                              162 ; 49   |#define LONG    signed long         // lVarName
                              163 ; 50   |#define BOOL    unsigned int        // bVarName
                              164 ; 51   |#define FRACT   _fract              // frVarName
                              165 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              166 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              167 ; 54   |#define FLOAT   float               // fVarName
                              168 ; 55   |#define DBL     double              // dVarName
                              169 ; 56   |#define ENUM    enum                // eVarName
                              170 ; 57   |#define CMX     _complex            // cmxVarName
                              171 ; 58   |typedef WORD UCS3;                   // 
                              172 ; 59   |
                              173 ; 60   |#define UINT16  unsigned short
                              174 ; 61   |#define UINT8   unsigned char   
                              175 ; 62   |#define UINT32  unsigned long
                              176 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              177 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              178 ; 65   |#define WCHAR   UINT16
                              179 ; 66   |
                              180 ; 67   |//UINT128 is 16 bytes or 6 words
                              181 ; 68   |typedef struct UINT128_3500 {   
                              182 ; 69   |    int val[6];     
                              183 ; 70   |} UINT128_3500;
                              184 ; 71   |
                              185 ; 72   |#define UINT128   UINT128_3500
                              186 ; 73   |
                              187 ; 74   |// Little endian word packed byte strings:   
                              188 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              189 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              190 ; 77   |// Little endian word packed byte strings:   
                              191 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              192 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              193 ; 80   |
                              194 ; 81   |// Declare Memory Spaces To Use When Coding
                              195 ; 82   |// A. Sector Buffers
                              196 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              197 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              198 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              199 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              200 
                              202 
                              203 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              204 ; 88   |// B. Media DDI Memory
                              205 ; 89   |#define MEDIA_DDI_MEM _Y
                              206 ; 90   |
                              207 ; 91   |
                              208 ; 92   |
                              209 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              210 ; 94   |// Examples of circular pointers:
                              211 ; 95   |//    INT CIRC cpiVarName
                              212 ; 96   |//    DWORD CIRC cpdwVarName
                              213 ; 97   |
                              214 ; 98   |#define RETCODE INT                 // rcVarName
                              215 ; 99   |
                              216 ; 100  |// generic bitfield structure
                              217 ; 101  |struct Bitfield {
                              218 ; 102  |    unsigned int B0  :1;
                              219 ; 103  |    unsigned int B1  :1;
                              220 ; 104  |    unsigned int B2  :1;
                              221 ; 105  |    unsigned int B3  :1;
                              222 ; 106  |    unsigned int B4  :1;
                              223 ; 107  |    unsigned int B5  :1;
                              224 ; 108  |    unsigned int B6  :1;
                              225 ; 109  |    unsigned int B7  :1;
                              226 ; 110  |    unsigned int B8  :1;
                              227 ; 111  |    unsigned int B9  :1;
                              228 ; 112  |    unsigned int B10 :1;
                              229 ; 113  |    unsigned int B11 :1;
                              230 ; 114  |    unsigned int B12 :1;
                              231 ; 115  |    unsigned int B13 :1;
                              232 ; 116  |    unsigned int B14 :1;
                              233 ; 117  |    unsigned int B15 :1;
                              234 ; 118  |    unsigned int B16 :1;
                              235 ; 119  |    unsigned int B17 :1;
                              236 ; 120  |    unsigned int B18 :1;
                              237 ; 121  |    unsigned int B19 :1;
                              238 ; 122  |    unsigned int B20 :1;
                              239 ; 123  |    unsigned int B21 :1;
                              240 ; 124  |    unsigned int B22 :1;
                              241 ; 125  |    unsigned int B23 :1;
                              242 ; 126  |};
                              243 ; 127  |
                              244 ; 128  |union BitInt {
                              245 ; 129  |        struct Bitfield B;
                              246 ; 130  |        int        I;
                              247 ; 131  |};
                              248 ; 132  |
                              249 ; 133  |#define MAX_MSG_LENGTH 10
                              250 ; 134  |struct CMessage
                              251 ; 135  |{
                              252 ; 136  |        unsigned int m_uLength;
                              253 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              254 ; 138  |};
                              255 ; 139  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 140  |typedef struct {
                              257 ; 141  |    WORD m_wLength;
                              258 ; 142  |    WORD m_wMessage;
                              259 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              260 ; 144  |} Message;
                              261 ; 145  |
                              262 ; 146  |struct MessageQueueDescriptor
                              263 ; 147  |{
                              264 ; 148  |        int *m_pBase;
                              265 ; 149  |        int m_iModulo;
                              266 ; 150  |        int m_iSize;
                              267 ; 151  |        int *m_pHead;
                              268 ; 152  |        int *m_pTail;
                              269 ; 153  |};
                              270 ; 154  |
                              271 ; 155  |struct ModuleEntry
                              272 ; 156  |{
                              273 ; 157  |    int m_iSignaledEventMask;
                              274 ; 158  |    int m_iWaitEventMask;
                              275 ; 159  |    int m_iResourceOfCode;
                              276 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              277 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              278 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              279 ; 163  |    int m_uTimeOutHigh;
                              280 ; 164  |    int m_uTimeOutLow;
                              281 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              282 ; 166  |};
                              283 ; 167  |
                              284 ; 168  |union WaitMask{
                              285 ; 169  |    struct B{
                              286 ; 170  |        unsigned int m_bNone     :1;
                              287 ; 171  |        unsigned int m_bMessage  :1;
                              288 ; 172  |        unsigned int m_bTimer    :1;
                              289 ; 173  |        unsigned int m_bButton   :1;
                              290 ; 174  |    } B;
                              291 ; 175  |    int I;
                              292 ; 176  |} ;
                              293 ; 177  |
                              294 ; 178  |
                              295 ; 179  |struct Button {
                              296 ; 180  |        WORD wButtonEvent;
                              297 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              298 ; 182  |};
                              299 ; 183  |
                              300 ; 184  |struct Message {
                              301 ; 185  |        WORD wMsgLength;
                              302 ; 186  |        WORD wMsgCommand;
                              303 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              304 ; 188  |};
                              305 ; 189  |
                              306 ; 190  |union EventTypes {
                              307 ; 191  |        struct CMessage msg;
                              308 ; 192  |        struct Button Button ;
                              309 ; 193  |        struct Message Message;
                              310 ; 194  |};
                              311 ; 195  |
                              312 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              313 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              314 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              315 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              316 ; 200  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              317 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              318 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              319 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              320 ; 204  |
                              321 ; 205  |#if DEBUG
                              322 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              323 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              324 ; 208  |#else 
                              325 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              326 ; 210  |#define DebugBuildAssert(x)    
                              327 ; 211  |#endif
                              328 ; 212  |
                              329 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              330 ; 214  |//  #pragma asm
                              331 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              332 ; 216  |//  #pragma endasm
                              333 ; 217  |
                              334 ; 218  |
                              335 ; 219  |#ifdef COLOR_262K
                              336 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              337 ; 221  |#elif defined(COLOR_65K)
                              338 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              339 ; 223  |#else
                              340 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              341 ; 225  |#endif
                              342 ; 226  |    
                              343 ; 227  |#endif // #ifndef _TYPES_H
                              344 
                              346 
                              347 ; 16   |#include "stringlib.h"
                              348 
                              350 
                              351 ; 1    |#ifndef STRINGLIB_H
                              352 ; 2    |#define STRINGLIB_H
                              353 
                              355 
                              356 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
                              357 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                              358 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCoun
                                  t);
                              359 ; 6    |
                              360 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                              361 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                              362 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                              363 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                              364 ; 11   |
                              365 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                              366 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                              367 ; 14   |
                              368 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                              369 ; 16   |
                              370 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc, int iCount);
                              371 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc);
                              372 ; 19   |
                              373 ; 20   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              374 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int i
                                  Count);
                              375 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                              376 ; 23   |
                              377 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int 
                                  iCount);
                              378 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                              379 ; 26   |
                              380 ; 27   |
                              381 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                              382 ; 29   |
                              383 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                              384 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                              385 ; 32   |
                              386 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
                              387 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                              388 ; 35   |
                              389 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                              390 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                              391 ; 38   |
                              392 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                              393 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                              394 ; 41   |
                              395 ; 42   |#endif
                              396 
                              398 
                              399 ; 17   |#include "menumanager.h"
                              400 
                              402 
                              403 ; 1    |#ifndef _EXEC_H
                              404 ; 2    |#define _EXEC_H
                              405 ; 3    |
                              406 ; 4    |#include "types.h"
                              407 
                              409 
                              410 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              411 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              412 ; 3    |//
                              413 ; 4    |// Filename: types.h
                              414 ; 5    |// Description: Standard data types
                              415 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              416 ; 7    |
                              417 ; 8    |#ifndef _TYPES_H
                              418 ; 9    |#define _TYPES_H
                              419 ; 10   |
                              420 ; 11   |// TODO:  move this outta here!
                              421 ; 12   |#if !defined(NOERROR)
                              422 ; 13   |#define NOERROR 0
                              423 ; 14   |#define SUCCESS 0
                              424 ; 15   |#endif 
                              425 ; 16   |#if !defined(SUCCESS)
                              426 ; 17   |#define SUCCESS  0
                              427 ; 18   |#endif
                              428 ; 19   |#if !defined(ERROR)
                              429 ; 20   |#define ERROR   -1
                              430 ; 21   |#endif
                              431 ; 22   |#if !defined(FALSE)
                              432 ; 23   |#define FALSE 0
                              433 ; 24   |#endif
                              434 ; 25   |#if !defined(TRUE)
                              435 ; 26   |#define TRUE  1
                              436 ; 27   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              437 ; 28   |
                              438 ; 29   |#if !defined(NULL)
                              439 ; 30   |#define NULL 0
                              440 ; 31   |#endif
                              441 ; 32   |
                              442 ; 33   |#define MAX_INT     0x7FFFFF
                              443 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              444 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              445 ; 36   |#define MAX_ULONG   (-1) 
                              446 ; 37   |
                              447 ; 38   |#define WORD_SIZE   24              // word size in bits
                              448 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              449 ; 40   |
                              450 ; 41   |
                              451 ; 42   |#define BYTE    unsigned char       // btVarName
                              452 ; 43   |#define CHAR    signed char         // cVarName
                              453 ; 44   |#define USHORT  unsigned short      // usVarName
                              454 ; 45   |#define SHORT   unsigned short      // sVarName
                              455 ; 46   |#define WORD    unsigned int        // wVarName
                              456 ; 47   |#define INT     signed int          // iVarName
                              457 ; 48   |#define DWORD   unsigned long       // dwVarName
                              458 ; 49   |#define LONG    signed long         // lVarName
                              459 ; 50   |#define BOOL    unsigned int        // bVarName
                              460 ; 51   |#define FRACT   _fract              // frVarName
                              461 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              462 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              463 ; 54   |#define FLOAT   float               // fVarName
                              464 ; 55   |#define DBL     double              // dVarName
                              465 ; 56   |#define ENUM    enum                // eVarName
                              466 ; 57   |#define CMX     _complex            // cmxVarName
                              467 ; 58   |typedef WORD UCS3;                   // 
                              468 ; 59   |
                              469 ; 60   |#define UINT16  unsigned short
                              470 ; 61   |#define UINT8   unsigned char   
                              471 ; 62   |#define UINT32  unsigned long
                              472 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              473 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              474 ; 65   |#define WCHAR   UINT16
                              475 ; 66   |
                              476 ; 67   |//UINT128 is 16 bytes or 6 words
                              477 ; 68   |typedef struct UINT128_3500 {   
                              478 ; 69   |    int val[6];     
                              479 ; 70   |} UINT128_3500;
                              480 ; 71   |
                              481 ; 72   |#define UINT128   UINT128_3500
                              482 ; 73   |
                              483 ; 74   |// Little endian word packed byte strings:   
                              484 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              485 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              486 ; 77   |// Little endian word packed byte strings:   
                              487 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              488 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              489 ; 80   |
                              490 ; 81   |// Declare Memory Spaces To Use When Coding
                              491 ; 82   |// A. Sector Buffers
                              492 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              493 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              494 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              495 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              496 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              497 ; 88   |// B. Media DDI Memory
                              498 ; 89   |#define MEDIA_DDI_MEM _Y
                              499 ; 90   |
                              500 ; 91   |
                              501 ; 92   |
                              502 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              503 ; 94   |// Examples of circular pointers:
                              504 ; 95   |//    INT CIRC cpiVarName
                              505 ; 96   |//    DWORD CIRC cpdwVarName
                              506 ; 97   |
                              507 ; 98   |#define RETCODE INT                 // rcVarName
                              508 ; 99   |
                              509 ; 100  |// generic bitfield structure
                              510 ; 101  |struct Bitfield {
                              511 ; 102  |    unsigned int B0  :1;
                              512 ; 103  |    unsigned int B1  :1;
                              513 ; 104  |    unsigned int B2  :1;
                              514 ; 105  |    unsigned int B3  :1;
                              515 ; 106  |    unsigned int B4  :1;
                              516 ; 107  |    unsigned int B5  :1;
                              517 ; 108  |    unsigned int B6  :1;
                              518 ; 109  |    unsigned int B7  :1;
                              519 ; 110  |    unsigned int B8  :1;
                              520 ; 111  |    unsigned int B9  :1;
                              521 ; 112  |    unsigned int B10 :1;
                              522 ; 113  |    unsigned int B11 :1;
                              523 ; 114  |    unsigned int B12 :1;
                              524 ; 115  |    unsigned int B13 :1;
                              525 ; 116  |    unsigned int B14 :1;
                              526 ; 117  |    unsigned int B15 :1;
                              527 ; 118  |    unsigned int B16 :1;
                              528 ; 119  |    unsigned int B17 :1;
                              529 ; 120  |    unsigned int B18 :1;
                              530 ; 121  |    unsigned int B19 :1;
                              531 ; 122  |    unsigned int B20 :1;
                              532 ; 123  |    unsigned int B21 :1;
                              533 ; 124  |    unsigned int B22 :1;
                              534 ; 125  |    unsigned int B23 :1;
                              535 ; 126  |};
                              536 ; 127  |
                              537 ; 128  |union BitInt {
                              538 ; 129  |        struct Bitfield B;
                              539 ; 130  |        int        I;
                              540 ; 131  |};
                              541 ; 132  |
                              542 ; 133  |#define MAX_MSG_LENGTH 10
                              543 ; 134  |struct CMessage
                              544 ; 135  |{
                              545 ; 136  |        unsigned int m_uLength;
                              546 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              547 ; 138  |};
                              548 ; 139  |
                              549 ; 140  |typedef struct {
                              550 ; 141  |    WORD m_wLength;
                              551 ; 142  |    WORD m_wMessage;
                              552 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              553 ; 144  |} Message;
                              554 ; 145  |
                              555 ; 146  |struct MessageQueueDescriptor
                              556 ; 147  |{
                              557 ; 148  |        int *m_pBase;
                              558 ; 149  |        int m_iModulo;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              559 ; 150  |        int m_iSize;
                              560 ; 151  |        int *m_pHead;
                              561 ; 152  |        int *m_pTail;
                              562 ; 153  |};
                              563 ; 154  |
                              564 ; 155  |struct ModuleEntry
                              565 ; 156  |{
                              566 ; 157  |    int m_iSignaledEventMask;
                              567 ; 158  |    int m_iWaitEventMask;
                              568 ; 159  |    int m_iResourceOfCode;
                              569 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              570 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              571 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              572 ; 163  |    int m_uTimeOutHigh;
                              573 ; 164  |    int m_uTimeOutLow;
                              574 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              575 ; 166  |};
                              576 ; 167  |
                              577 ; 168  |union WaitMask{
                              578 ; 169  |    struct B{
                              579 ; 170  |        unsigned int m_bNone     :1;
                              580 ; 171  |        unsigned int m_bMessage  :1;
                              581 ; 172  |        unsigned int m_bTimer    :1;
                              582 ; 173  |        unsigned int m_bButton   :1;
                              583 ; 174  |    } B;
                              584 ; 175  |    int I;
                              585 ; 176  |} ;
                              586 ; 177  |
                              587 ; 178  |
                              588 ; 179  |struct Button {
                              589 ; 180  |        WORD wButtonEvent;
                              590 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              591 ; 182  |};
                              592 ; 183  |
                              593 ; 184  |struct Message {
                              594 ; 185  |        WORD wMsgLength;
                              595 ; 186  |        WORD wMsgCommand;
                              596 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              597 ; 188  |};
                              598 ; 189  |
                              599 ; 190  |union EventTypes {
                              600 ; 191  |        struct CMessage msg;
                              601 ; 192  |        struct Button Button ;
                              602 ; 193  |        struct Message Message;
                              603 ; 194  |};
                              604 ; 195  |
                              605 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              606 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              607 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              608 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              609 ; 200  |
                              610 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              611 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              612 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              613 ; 204  |
                              614 ; 205  |#if DEBUG
                              615 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              616 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              617 ; 208  |#else 
                              618 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              619 ; 210  |#define DebugBuildAssert(x)    
                              620 ; 211  |#endif
                              621 ; 212  |
                              622 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              623 ; 214  |//  #pragma asm
                              624 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              625 ; 216  |//  #pragma endasm
                              626 ; 217  |
                              627 ; 218  |
                              628 ; 219  |#ifdef COLOR_262K
                              629 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              630 ; 221  |#elif defined(COLOR_65K)
                              631 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              632 ; 223  |#else
                              633 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              634 ; 225  |#endif
                              635 ; 226  |    
                              636 ; 227  |#endif // #ifndef _TYPES_H
                              637 
                              639 
                              640 ; 5    |
                              641 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              642 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                              643 ; 8    |
                              644 ; 9    |#if !defined(NULL)
                              645 ; 10   |#define NULL 0
                              646 ; 11   |#endif 
                              647 ; 12   |
                              648 ; 13   |#if !defined(FALSE)
                              649 ; 14   |#define FALSE 0
                              650 ; 15   |#endif
                              651 ; 16   |#if !defined(TRUE)
                              652 ; 17   |#define TRUE  !FALSE
                              653 ; 18   |#endif
                              654 ; 19   |
                              655 ; 20   |// The same memory location contains either a menu message or button event. 
                              656 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              657 ; 22   |
                              658 ; 23   |// CMessage is kept for backards compatibility.
                              659 ; 24   |// The union and 2 new structures are added to aid in readability.
                              660 ; 25   |
                              661 ; 26   |
                              662 ; 27   |#include "messages.h"
                              663 
                              665 
                              666 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              667 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              668 ; 3    |// Message defs
                              669 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              670 ; 5    |
                              671 ; 6    |#if (!defined(MSGEQU_INC))
                              672 ; 7    |#define MSGEQU_INC 1
                              673 ; 8    |
                              674 ; 9    |
                              675 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              676 ; 11   |
                              677 ; 12   |
                              678 ; 13   |#define MSG_TYPE_DECODER 0x000000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              679 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              680 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              681 ; 16   |#define MSG_TYPE_LCD 0x030000
                              682 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              683 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              684 ; 19   |#define MSG_TYPE_MENU 0x060000
                              685 ; 20   |#define MSG_TYPE_LED 0x070000
                              686 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              687 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              688 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              689 ; 24   |// Equalizer and other effects
                              690 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              691 ; 26   |#if (defined(USE_PLAYLIST3))
                              692 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              693 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              694 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              695 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              696 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              697 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              698 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              699 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              700 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              701 ; 36   |#if defined(USE_PLAYLIST5)
                              702 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              703 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              704 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              705 ; 40   |
                              706 ; 41   |// Message Structure Offsets
                              707 ; 42   |#define MSG_Length 0
                              708 ; 43   |#define MSG_ID 1
                              709 ; 44   |#define MSG_Argument1 2
                              710 ; 45   |#define MSG_Argument2 3
                              711 ; 46   |#define MSG_Argument3 4
                              712 ; 47   |#define MSG_Argument4 5
                              713 ; 48   |#define MSG_Argument5 6
                              714 ; 49   |#define MSG_Argument6 7
                              715 ; 50   |
                              716 ; 51   |
                              717 ; 52   |
                              718 ; 53   |// LCD Message IDs
                              719 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              720 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              721 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              722 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              723 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              724 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              725 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              726 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              727 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              728 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              729 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              730 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              731 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              732 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              733 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              734 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              735 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              736 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              737 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              738 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              739 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              740 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              741 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              742 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              743 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              744 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              745 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              746 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              747 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              748 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              749 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              750 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              751 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              752 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              753 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              754 ; 89   |//Param1 = left
                              755 ; 90   |//Param2 = top
                              756 ; 91   |//Param3 = right
                              757 ; 92   |//Param4 = bottom
                              758 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              759 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              760 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              761 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              762 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              763 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              764 ; 99   |
                              765 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              766 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              767 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              768 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              769 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              770 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              771 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              772 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              773 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              774 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              775 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              776 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              777 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              778 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              779 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              780 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              781 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              782 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              783 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              784 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              785 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              786 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              787 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              788 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              789 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              790 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              791 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              792 ; 127  |
                              793 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              794 ; 129  |
                              795 ; 130  |#if defined(CLCD_16BIT)
                              796 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              797 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              798 ; 133  |
                              799 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              800 ; 135  |#else 
                              801 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              802 ; 137  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              803 ; 138  |
                              804 ; 139  |// If you change the LCD message ID's then you must
                              805 ; 140  |// also change the jump table in lcdapi.asm
                              806 ; 141  |
                              807 ; 142  |// Character LCD Message IDs
                              808 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              809 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              810 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              811 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              812 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              813 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              814 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              815 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              816 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              817 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              818 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              819 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              820 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              821 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              822 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              823 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              824 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              825 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              826 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              827 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              828 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              829 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              830 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              831 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              832 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              833 ; 168  |// also change the jump table in lcdapi.asm
                              834 ; 169  |
                              835 ; 170  |// Decoder Message IDs
                              836 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              837 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              838 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              839 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              840 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              841 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              842 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              843 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              844 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              845 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              846 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              847 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              848 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              849 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              850 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              851 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              852 ; 187  |// If you change the Decoder message ID's, then you must
                              853 ; 188  |// also change the jump table in decoder_overlay.asm
                              854 ; 189  |// and in dec_adpcm_overlay.asm.
                              855 ; 190  |
                              856 ; 191  |// Encoder Message IDs
                              857 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              858 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              859 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              860 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              861 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              862 ; 197  |// If you change the Encoder message ID's, then you must
                              863 ; 198  |// also change the jump table in all encoder overlay modules.
                              864 ; 199  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              865 ; 200  |// Parser Message IDs
                              866 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              867 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              868 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              869 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              870 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              871 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              872 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              873 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              874 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              875 ; 210  |// If you change the Parser message ID's, then you must
                              876 ; 211  |// also change the jump table in parser.asm
                              877 ; 212  |
                              878 ; 213  |// Button Message IDs
                              879 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              880 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              881 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              882 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              883 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              884 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              885 ; 220  |
                              886 ; 221  |// Mixer Message IDs
                              887 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              888 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              889 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              890 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              891 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              892 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              893 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              894 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              895 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              896 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              897 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              898 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              899 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              900 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              901 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              902 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              903 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              904 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              905 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              906 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              907 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              908 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              909 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              910 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              911 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              912 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              913 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              914 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              915 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              916 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              917 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              918 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              919 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              920 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              921 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              922 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              923 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              924 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              925 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              926 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              927 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              928 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              929 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              930 ; 265  |// If you change the mixer message ID's then you must
                              931 ; 266  |// also change the jump table in mixer.asm
                              932 ; 267  |#define MIXER_ON 0
                              933 ; 268  |#define MIXER_OFF 1
                              934 ; 269  |
                              935 ; 270  |
                              936 ; 271  |// System Message IDs
                              937 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              938 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              939 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              940 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              941 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              942 ; 277  |// If you change the system message ID's then you must
                              943 ; 278  |// also change the jump table in systemapi.asm
                              944 ; 279  |
                              945 ; 280  |// Menu IDs
                              946 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              947 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              948 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              949 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              950 ; 285  |//sub parameters for this message:
                              951 ; 286  |#define RECORDER_START 0
                              952 ; 287  |#define RECORDER_PAUSE 0x2000
                              953 ; 288  |#define RECORDER_RESUME 0x4000
                              954 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              955 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              956 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              957 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              958 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              959 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              960 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              961 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              962 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              963 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              964 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              965 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              966 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              967 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              968 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              969 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              970 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              971 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              972 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              973 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              974 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              975 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              976 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              977 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              978 ; 313  |
                              979 ; 314  |// Note that other versions of this file have different msg equates.
                              980 ; 315  |// If you change the system message ID's then you must
                              981 ; 316  |// also change the jump table in all menu *.asm
                              982 ; 317  |
                              983 ; 318  |// LED Message IDs
                              984 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              985 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              986 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              987 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              988 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              989 ; 324  |// If you change the LeD message ID's then you must
                              990 ; 325  |// also change the jump table in ledapi.asm
                              991 ; 326  |
                              992 ; 327  |#if (!defined(REMOVE_FM))
                              993 ; 328  |// FM Tuner Message IDs
                              994 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              995 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              996 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              997 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              998 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              999 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1000 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1001 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1002 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1003 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1004 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1005 ; 340  |//one parameter--the sensitivity in uV
                             1006 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1007 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1008 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1009 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1010 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1011 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1012 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1013 ; 348  |#endif
                             1014 ; 349  |
                             1015 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1016 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1017 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1018 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1019 ; 354  |
                             1020 ; 355  |
                             1021 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1022 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1023 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1024 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1025 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1026 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1027 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1028 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1029 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1030 ; 365  |
                             1031 ; 366  |#if (defined(USE_PLAYLIST3))
                             1032 ; 367  |// Music Library
                             1033 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1034 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1035 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1036 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1037 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1038 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1039 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1040 ; 375  |
                             1041 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1042 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1043 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1044 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1045 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1046 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1047 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1048 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1049 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1050 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1051 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1052 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1053 ; 388  |
                             1054 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1055 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1056 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1057 ; 392  |
                             1058 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1059 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1060 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1061 ; 396  |
                             1062 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1063 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1064 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1065 ; 400  |
                             1066 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1067 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1068 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1069 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1070 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1071 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1072 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1073 ; 408  |
                             1074 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1075 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1076 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1077 ; 412  |
                             1078 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1079 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1080 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1081 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1082 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1083 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1084 ; 419  |
                             1085 ; 420  |#if defined(USE_PLAYLIST5)
                             1086 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1087 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1088 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1089 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1090 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1091 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1092 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1093 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1094 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1095 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1096 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1097 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1098 ; 433  |
                             1099 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1100 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1101 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1102 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1103 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1104 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1105 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1106 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1107 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1108 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1109 ; 444  |// Events
                             1110 ; 445  |// No event
                             1111 ; 446  |#define EVENT_NONE 0x000001   
                             1112 ; 447  |// A message has been posted
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1113 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1114 ; 449  |// Run if wait time elapsed
                             1115 ; 450  |#define EVENT_TIMER 0x000004   
                             1116 ; 451  |// Run if a button event occured
                             1117 ; 452  |#define EVENT_BUTTON 0x000008   
                             1118 ; 453  |// Run if a background event occured
                             1119 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1120 ; 455  |// The executive should immediately repeat this module
                             1121 ; 456  |#define EVENT_REPEAT 0x000020   
                             1122 ; 457  |// Run the module's init routine
                             1123 ; 458  |#define EVENT_INIT 0x800000   
                             1124 ; 459  |
                             1125 ; 460  |#define EVENT_NONE_BITPOS 0
                             1126 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1127 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1128 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1129 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1130 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1131 ; 466  |#define EVENT_INIT_BITPOS 23
                             1132 ; 467  |
                             1133 ; 468  |// Parser Message Buffers
                             1134 ; 469  |#define ParserPlayBit 0
                             1135 ; 470  |#define ButtonPressBit 1
                             1136 ; 471  |#define ParserRwndBit 1
                             1137 ; 472  |#define ParserFfwdBit 2
                             1138 ; 473  |
                             1139 ; 474  |//NextSong Message Parameters
                             1140 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1141 ; 476  |#define NEXT_SONG 2             
                             1142 ; 477  |// ButtonPressBit1 cleared
                             1143 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1144 ; 479  |// ButtonPressBit1 set
                             1145 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1146 ; 481  |// NextSong + Ffwd
                             1147 ; 482  |#define NEXT_SONG_FFWD 4          
                             1148 ; 483  |
                             1149 ; 484  |//PrevSong Message Parameters
                             1150 ; 485  |// PrevSong + Stopped
                             1151 ; 486  |#define PREV_SONG 0          
                             1152 ; 487  |// PrevSong + Play
                             1153 ; 488  |#define PREV_SONG_PLAY 1          
                             1154 ; 489  |// PrevSong + Rwnd
                             1155 ; 490  |#define PREV_SONG_RWND 2          
                             1156 ; 491  |
                             1157 ; 492  |
                             1158 ; 493  |
                             1159 ; 494  |
                             1160 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1161 ; 496  |
                             1162 ; 497  |
                             1163 
                             1165 
                             1166 ; 28   |
                             1167 ; 29   |#endif 
                             1168 
                             1170 
                             1171 ; 18   |#include "hwequ.h"
                             1172 
                             1174 
                             1175 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1176 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             1177 ; 3    |//  File        : hwequ.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1178 ; 4    |//  Description : STMP Hardware Constants
                             1179 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1180 ; 6    |
                             1181 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             1182 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             1183 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             1184 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             1185 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             1186 ; 12   |
                             1187 ; 13   |#if (!defined(HWEQU_INC))
                             1188 ; 14   |#define HWEQU_INC 1
                             1189 ; 15   |
                             1190 ; 16   |#include "types.h"
                             1191 
                             1193 
                             1194 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             1195 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             1196 ; 3    |//
                             1197 ; 4    |// Filename: types.h
                             1198 ; 5    |// Description: Standard data types
                             1199 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             1200 ; 7    |
                             1201 ; 8    |#ifndef _TYPES_H
                             1202 ; 9    |#define _TYPES_H
                             1203 ; 10   |
                             1204 ; 11   |// TODO:  move this outta here!
                             1205 ; 12   |#if !defined(NOERROR)
                             1206 ; 13   |#define NOERROR 0
                             1207 ; 14   |#define SUCCESS 0
                             1208 ; 15   |#endif 
                             1209 ; 16   |#if !defined(SUCCESS)
                             1210 ; 17   |#define SUCCESS  0
                             1211 ; 18   |#endif
                             1212 ; 19   |#if !defined(ERROR)
                             1213 ; 20   |#define ERROR   -1
                             1214 ; 21   |#endif
                             1215 ; 22   |#if !defined(FALSE)
                             1216 ; 23   |#define FALSE 0
                             1217 ; 24   |#endif
                             1218 ; 25   |#if !defined(TRUE)
                             1219 ; 26   |#define TRUE  1
                             1220 ; 27   |#endif
                             1221 ; 28   |
                             1222 ; 29   |#if !defined(NULL)
                             1223 ; 30   |#define NULL 0
                             1224 ; 31   |#endif
                             1225 ; 32   |
                             1226 ; 33   |#define MAX_INT     0x7FFFFF
                             1227 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             1228 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             1229 ; 36   |#define MAX_ULONG   (-1) 
                             1230 ; 37   |
                             1231 ; 38   |#define WORD_SIZE   24              // word size in bits
                             1232 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             1233 ; 40   |
                             1234 ; 41   |
                             1235 ; 42   |#define BYTE    unsigned char       // btVarName
                             1236 ; 43   |#define CHAR    signed char         // cVarName
                             1237 ; 44   |#define USHORT  unsigned short      // usVarName
                             1238 ; 45   |#define SHORT   unsigned short      // sVarName
                             1239 ; 46   |#define WORD    unsigned int        // wVarName
                             1240 ; 47   |#define INT     signed int          // iVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1241 ; 48   |#define DWORD   unsigned long       // dwVarName
                             1242 ; 49   |#define LONG    signed long         // lVarName
                             1243 ; 50   |#define BOOL    unsigned int        // bVarName
                             1244 ; 51   |#define FRACT   _fract              // frVarName
                             1245 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             1246 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             1247 ; 54   |#define FLOAT   float               // fVarName
                             1248 ; 55   |#define DBL     double              // dVarName
                             1249 ; 56   |#define ENUM    enum                // eVarName
                             1250 ; 57   |#define CMX     _complex            // cmxVarName
                             1251 ; 58   |typedef WORD UCS3;                   // 
                             1252 ; 59   |
                             1253 ; 60   |#define UINT16  unsigned short
                             1254 ; 61   |#define UINT8   unsigned char   
                             1255 ; 62   |#define UINT32  unsigned long
                             1256 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1257 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1258 ; 65   |#define WCHAR   UINT16
                             1259 ; 66   |
                             1260 ; 67   |//UINT128 is 16 bytes or 6 words
                             1261 ; 68   |typedef struct UINT128_3500 {   
                             1262 ; 69   |    int val[6];     
                             1263 ; 70   |} UINT128_3500;
                             1264 ; 71   |
                             1265 ; 72   |#define UINT128   UINT128_3500
                             1266 ; 73   |
                             1267 ; 74   |// Little endian word packed byte strings:   
                             1268 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1269 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1270 ; 77   |// Little endian word packed byte strings:   
                             1271 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1272 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1273 ; 80   |
                             1274 ; 81   |// Declare Memory Spaces To Use When Coding
                             1275 ; 82   |// A. Sector Buffers
                             1276 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1277 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1278 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1279 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1280 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             1281 ; 88   |// B. Media DDI Memory
                             1282 ; 89   |#define MEDIA_DDI_MEM _Y
                             1283 ; 90   |
                             1284 ; 91   |
                             1285 ; 92   |
                             1286 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1287 ; 94   |// Examples of circular pointers:
                             1288 ; 95   |//    INT CIRC cpiVarName
                             1289 ; 96   |//    DWORD CIRC cpdwVarName
                             1290 ; 97   |
                             1291 ; 98   |#define RETCODE INT                 // rcVarName
                             1292 ; 99   |
                             1293 ; 100  |// generic bitfield structure
                             1294 ; 101  |struct Bitfield {
                             1295 ; 102  |    unsigned int B0  :1;
                             1296 ; 103  |    unsigned int B1  :1;
                             1297 ; 104  |    unsigned int B2  :1;
                             1298 ; 105  |    unsigned int B3  :1;
                             1299 ; 106  |    unsigned int B4  :1;
                             1300 ; 107  |    unsigned int B5  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1301 ; 108  |    unsigned int B6  :1;
                             1302 ; 109  |    unsigned int B7  :1;
                             1303 ; 110  |    unsigned int B8  :1;
                             1304 ; 111  |    unsigned int B9  :1;
                             1305 ; 112  |    unsigned int B10 :1;
                             1306 ; 113  |    unsigned int B11 :1;
                             1307 ; 114  |    unsigned int B12 :1;
                             1308 ; 115  |    unsigned int B13 :1;
                             1309 ; 116  |    unsigned int B14 :1;
                             1310 ; 117  |    unsigned int B15 :1;
                             1311 ; 118  |    unsigned int B16 :1;
                             1312 ; 119  |    unsigned int B17 :1;
                             1313 ; 120  |    unsigned int B18 :1;
                             1314 ; 121  |    unsigned int B19 :1;
                             1315 ; 122  |    unsigned int B20 :1;
                             1316 ; 123  |    unsigned int B21 :1;
                             1317 ; 124  |    unsigned int B22 :1;
                             1318 ; 125  |    unsigned int B23 :1;
                             1319 ; 126  |};
                             1320 ; 127  |
                             1321 ; 128  |union BitInt {
                             1322 ; 129  |        struct Bitfield B;
                             1323 ; 130  |        int        I;
                             1324 ; 131  |};
                             1325 ; 132  |
                             1326 ; 133  |#define MAX_MSG_LENGTH 10
                             1327 ; 134  |struct CMessage
                             1328 ; 135  |{
                             1329 ; 136  |        unsigned int m_uLength;
                             1330 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1331 ; 138  |};
                             1332 ; 139  |
                             1333 ; 140  |typedef struct {
                             1334 ; 141  |    WORD m_wLength;
                             1335 ; 142  |    WORD m_wMessage;
                             1336 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1337 ; 144  |} Message;
                             1338 ; 145  |
                             1339 ; 146  |struct MessageQueueDescriptor
                             1340 ; 147  |{
                             1341 ; 148  |        int *m_pBase;
                             1342 ; 149  |        int m_iModulo;
                             1343 ; 150  |        int m_iSize;
                             1344 ; 151  |        int *m_pHead;
                             1345 ; 152  |        int *m_pTail;
                             1346 ; 153  |};
                             1347 ; 154  |
                             1348 ; 155  |struct ModuleEntry
                             1349 ; 156  |{
                             1350 ; 157  |    int m_iSignaledEventMask;
                             1351 ; 158  |    int m_iWaitEventMask;
                             1352 ; 159  |    int m_iResourceOfCode;
                             1353 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             1354 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1355 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1356 ; 163  |    int m_uTimeOutHigh;
                             1357 ; 164  |    int m_uTimeOutLow;
                             1358 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1359 ; 166  |};
                             1360 ; 167  |
                             1361 ; 168  |union WaitMask{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1362 ; 169  |    struct B{
                             1363 ; 170  |        unsigned int m_bNone     :1;
                             1364 ; 171  |        unsigned int m_bMessage  :1;
                             1365 ; 172  |        unsigned int m_bTimer    :1;
                             1366 ; 173  |        unsigned int m_bButton   :1;
                             1367 ; 174  |    } B;
                             1368 ; 175  |    int I;
                             1369 ; 176  |} ;
                             1370 ; 177  |
                             1371 ; 178  |
                             1372 ; 179  |struct Button {
                             1373 ; 180  |        WORD wButtonEvent;
                             1374 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             1375 ; 182  |};
                             1376 ; 183  |
                             1377 ; 184  |struct Message {
                             1378 ; 185  |        WORD wMsgLength;
                             1379 ; 186  |        WORD wMsgCommand;
                             1380 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1381 ; 188  |};
                             1382 ; 189  |
                             1383 ; 190  |union EventTypes {
                             1384 ; 191  |        struct CMessage msg;
                             1385 ; 192  |        struct Button Button ;
                             1386 ; 193  |        struct Message Message;
                             1387 ; 194  |};
                             1388 ; 195  |
                             1389 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             1390 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1391 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1392 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1393 ; 200  |
                             1394 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1395 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             1396 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1397 ; 204  |
                             1398 ; 205  |#if DEBUG
                             1399 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1400 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1401 ; 208  |#else 
                             1402 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             1403 ; 210  |#define DebugBuildAssert(x)    
                             1404 ; 211  |#endif
                             1405 ; 212  |
                             1406 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1407 ; 214  |//  #pragma asm
                             1408 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1409 ; 216  |//  #pragma endasm
                             1410 ; 217  |
                             1411 ; 218  |
                             1412 ; 219  |#ifdef COLOR_262K
                             1413 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             1414 ; 221  |#elif defined(COLOR_65K)
                             1415 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             1416 ; 223  |#else
                             1417 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             1418 ; 225  |#endif
                             1419 ; 226  |    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1420 ; 227  |#endif // #ifndef _TYPES_H
                             1421 
                             1423 
                             1424 ; 17   |#include "regsclkctrl.h"
                             1425 
                             1427 
                             1428 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             1429 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             1430 ; 3    |
                             1431 ; 4    |
                             1432 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1433 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             1434 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             1435 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             1436 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             1437 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             1438 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             1439 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             1440 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             1441 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             1442 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             1443 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             1444 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             1445 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             1446 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             1447 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             1448 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             1449 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             1450 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             1451 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             1452 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             1453 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             1454 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             1455 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             1456 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             1457 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             1458 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             1459 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             1460 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             1461 ; 34   |
                             1462 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             1463 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             1464 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             1465 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             1466 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             1467 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             1468 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             1469 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             1470 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             1471 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             1472 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             1473 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             1474 ; 47   |
                             1475 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             1476 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             1477 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             1478 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             1479 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             1480 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             1481 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             1482 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             1483 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1484 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             1485 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             1486 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             1487 ; 60   |
                             1488 ; 61   |typedef union               
                             1489 ; 62   |{
                             1490 ; 63   |    struct
                             1491 ; 64   |    {
                             1492 ; 65   |        int CKRST       :1; // Clock Reset
                             1493 ; 66   |        int LTC         :1;
                             1494 ; 67   |        int PLLEN       :1;
                             1495 ; 68   |        int XTLEN       :1;
                             1496 ; 69   |        int FLB         :1;
                             1497 ; 70   |        unsigned ADIV   :3;
                             1498 ; 71   |        int CKSRC       :1;
                             1499 ; 72   |        unsigned DDIV   :3;
                             1500 ; 73   |        unsigned PDIV   :5;
                             1501 ; 74   |        int PWDN        :1;
                             1502 ; 75   |        int ACKEN       :1;
                             1503 ; 76   |        int LOCK        :1;
                             1504 ; 77   |        unsigned ADIV1  :3;
                             1505 ; 78   |        unsigned DDIV_MSB:1;
                             1506 ; 79   |    } B;
                             1507 ; 80   |
                             1508 ; 81   |    int I;
                             1509 ; 82   |    unsigned int U;
                             1510 ; 83   |
                             1511 ; 84   |} ccr_type;
                             1512 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             1513 ; 86   |
                             1514 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             1515 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             1516 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             1517 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             1518 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             1519 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             1520 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             1521 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             1522 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             1523 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             1524 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             1525 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             1526 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             1527 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             1528 ; 101  |
                             1529 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             1530 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             1531 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             1532 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             1533 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             1534 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             1535 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             1536 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             1537 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             1538 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             1539 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             1540 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             1541 ; 114  |
                             1542 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             1543 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             1544 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             1545 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1546 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             1547 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             1548 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             1549 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             1550 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             1551 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             1552 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             1553 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             1554 ; 127  |
                             1555 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             1556 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             1557 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             1558 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             1559 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             1560 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             1561 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             1562 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             1563 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             1564 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             1565 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             1566 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             1567 ; 140  |
                             1568 ; 141  |typedef union               
                             1569 ; 142  |{
                             1570 ; 143  |    struct
                             1571 ; 144  |   {
                             1572 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             1573 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             1574 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             1575 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             1576 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             1577 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             1578 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             1579 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             1580 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             1581 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             1582 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             1583 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             1584 ; 157  |    } B;
                             1585 ; 158  |
                             1586 ; 159  |    int I;
                             1587 ; 160  |    unsigned int U;
                             1588 ; 161  |
                             1589 ; 162  |} rcr_type;
                             1590 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             1591 ; 164  |
                             1592 ; 165  |
                             1593 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             1594 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             1595 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             1596 ; 169  |
                             1597 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             1598 ; 171  |
                             1599 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             1600 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             1601 ; 174  |typedef union               
                             1602 ; 175  |{
                             1603 ; 176  |    struct
                             1604 ; 177  |   {
                             1605 ; 178  |        int LOW;
                             1606 ; 179  |    } B;
                             1607 ; 180  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1608 ; 181  |    int I;
                             1609 ; 182  |    unsigned int U;
                             1610 ; 183  |
                             1611 ; 184  |} dclkcntl_type;
                             1612 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             1613 ; 186  |
                             1614 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             1615 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             1616 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             1617 ; 190  |
                             1618 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             1619 ; 192  |
                             1620 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             1621 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             1622 ; 195  |typedef union               
                             1623 ; 196  |{
                             1624 ; 197  |    struct
                             1625 ; 198  |   {
                             1626 ; 199  |        int HIGH;
                             1627 ; 200  |    } B;
                             1628 ; 201  |
                             1629 ; 202  |    int I;
                             1630 ; 203  |    unsigned int U;
                             1631 ; 204  |
                             1632 ; 205  |} dclkcntu_type;
                             1633 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             1634 ; 207  |
                             1635 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             1636 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             1637 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             1638 ; 211  |
                             1639 ; 212  |// Clock count register (lower)
                             1640 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             1641 ; 214  |// Clock count register (upper)
                             1642 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             1643 ; 216  |// Cycle steal count register
                             1644 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             1645 ; 218  |
                             1646 ; 219  |#endif
                             1647 ; 220  |
                             1648 ; 221  |
                             1649 
                             1651 
                             1652 ; 18   |#include "regscore.h"
                             1653 
                             1655 
                             1656 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             1657 ; 2    |#define __REGS_STATUS_INC 1
                             1658 ; 3    |
                             1659 ; 4    |
                             1660 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1661 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             1662 ; 7    |#define HW_OMR_MA_BITPOS 0
                             1663 ; 8    |#define HW_OMR_MB_BITPOS 1
                             1664 ; 9    |#define HW_OMR_DE_BITPOS 2
                             1665 ; 10   |#define HW_OMR_YE_BITPOS 3
                             1666 ; 11   |#define HW_OMR_MC_BITPOS 4
                             1667 ; 12   |#define HW_OMR_SD_BITPOS 6
                             1668 ; 13   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1669 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             1670 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             1671 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             1672 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             1673 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             1674 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             1675 ; 20   |
                             1676 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             1677 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             1678 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             1679 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             1680 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             1681 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             1682 ; 27   |
                             1683 ; 28   |
                             1684 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             1685 ; 30   |//  Status Register (HW_SR) Bit Positions
                             1686 ; 31   |#define HW_SR_C_BITPOS 0
                             1687 ; 32   |#define HW_SR_O_BITPOS 1
                             1688 ; 33   |#define HW_SR_Z_BITPOS 2
                             1689 ; 34   |#define HW_SR_N_BITPOS 3
                             1690 ; 35   |#define HW_SR_U_BITPOS 4
                             1691 ; 36   |#define HW_SR_E_BITPOS 5
                             1692 ; 37   |#define HW_SR_L_BITPOS 6
                             1693 ; 38   |#define HW_SR_IM_BITPOS 8
                             1694 ; 39   |#define HW_SR_IM0_BITPOS 8
                             1695 ; 40   |#define HW_SR_IM1_BITPOS 9
                             1696 ; 41   |#define HW_SR_SM_BITPOS 10
                             1697 ; 42   |#define HW_SR_SM0_BITPOS 10
                             1698 ; 43   |#define HW_SR_SM1_BITPOS 11
                             1699 ; 44   |#define HW_SR_TM_BITPOS 13
                             1700 ; 45   |#define HW_SR_DP_BITPOS 14
                             1701 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             1702 ; 47   |
                             1703 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             1704 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             1705 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             1706 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             1707 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             1708 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             1709 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             1710 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             1711 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             1712 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             1713 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             1714 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             1715 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             1716 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             1717 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             1718 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             1719 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             1720 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             1721 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             1722 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             1723 ; 68   |
                             1724 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             1725 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             1726 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             1727 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             1728 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             1729 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             1730 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1731 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             1732 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             1733 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             1734 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             1735 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             1736 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             1737 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             1738 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             1739 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             1740 ; 85   |
                             1741 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             1742 ; 87   |//  RAM/ROM Config Register Bit Positions
                             1743 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             1744 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             1745 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             1746 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             1747 ; 92   |#endif
                             1748 ; 93   |
                             1749 ; 94   |
                             1750 
                             1752 
                             1753 ; 19   |#include "regscodec.h"
                             1754 
                             1756 
                             1757 ; 1    |#if !(defined(regscodecinc))
                             1758 ; 2    |#define regscodecinc 1
                             1759 ; 3    |
                             1760 ; 4    |
                             1761 ; 5    |
                             1762 ; 6    |#include "types.h"
                             1763 
                             1765 
                             1766 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             1767 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             1768 ; 3    |//
                             1769 ; 4    |// Filename: types.h
                             1770 ; 5    |// Description: Standard data types
                             1771 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             1772 ; 7    |
                             1773 ; 8    |#ifndef _TYPES_H
                             1774 ; 9    |#define _TYPES_H
                             1775 ; 10   |
                             1776 ; 11   |// TODO:  move this outta here!
                             1777 ; 12   |#if !defined(NOERROR)
                             1778 ; 13   |#define NOERROR 0
                             1779 ; 14   |#define SUCCESS 0
                             1780 ; 15   |#endif 
                             1781 ; 16   |#if !defined(SUCCESS)
                             1782 ; 17   |#define SUCCESS  0
                             1783 ; 18   |#endif
                             1784 ; 19   |#if !defined(ERROR)
                             1785 ; 20   |#define ERROR   -1
                             1786 ; 21   |#endif
                             1787 ; 22   |#if !defined(FALSE)
                             1788 ; 23   |#define FALSE 0
                             1789 ; 24   |#endif
                             1790 ; 25   |#if !defined(TRUE)
                             1791 ; 26   |#define TRUE  1
                             1792 ; 27   |#endif
                             1793 ; 28   |
                             1794 ; 29   |#if !defined(NULL)
                             1795 ; 30   |#define NULL 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1796 ; 31   |#endif
                             1797 ; 32   |
                             1798 ; 33   |#define MAX_INT     0x7FFFFF
                             1799 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             1800 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             1801 ; 36   |#define MAX_ULONG   (-1) 
                             1802 ; 37   |
                             1803 ; 38   |#define WORD_SIZE   24              // word size in bits
                             1804 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             1805 ; 40   |
                             1806 ; 41   |
                             1807 ; 42   |#define BYTE    unsigned char       // btVarName
                             1808 ; 43   |#define CHAR    signed char         // cVarName
                             1809 ; 44   |#define USHORT  unsigned short      // usVarName
                             1810 ; 45   |#define SHORT   unsigned short      // sVarName
                             1811 ; 46   |#define WORD    unsigned int        // wVarName
                             1812 ; 47   |#define INT     signed int          // iVarName
                             1813 ; 48   |#define DWORD   unsigned long       // dwVarName
                             1814 ; 49   |#define LONG    signed long         // lVarName
                             1815 ; 50   |#define BOOL    unsigned int        // bVarName
                             1816 ; 51   |#define FRACT   _fract              // frVarName
                             1817 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             1818 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             1819 ; 54   |#define FLOAT   float               // fVarName
                             1820 ; 55   |#define DBL     double              // dVarName
                             1821 ; 56   |#define ENUM    enum                // eVarName
                             1822 ; 57   |#define CMX     _complex            // cmxVarName
                             1823 ; 58   |typedef WORD UCS3;                   // 
                             1824 ; 59   |
                             1825 ; 60   |#define UINT16  unsigned short
                             1826 ; 61   |#define UINT8   unsigned char   
                             1827 ; 62   |#define UINT32  unsigned long
                             1828 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1829 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1830 ; 65   |#define WCHAR   UINT16
                             1831 ; 66   |
                             1832 ; 67   |//UINT128 is 16 bytes or 6 words
                             1833 ; 68   |typedef struct UINT128_3500 {   
                             1834 ; 69   |    int val[6];     
                             1835 ; 70   |} UINT128_3500;
                             1836 ; 71   |
                             1837 ; 72   |#define UINT128   UINT128_3500
                             1838 ; 73   |
                             1839 ; 74   |// Little endian word packed byte strings:   
                             1840 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1841 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1842 ; 77   |// Little endian word packed byte strings:   
                             1843 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1844 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1845 ; 80   |
                             1846 ; 81   |// Declare Memory Spaces To Use When Coding
                             1847 ; 82   |// A. Sector Buffers
                             1848 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1849 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1850 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1851 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1852 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             1853 ; 88   |// B. Media DDI Memory
                             1854 ; 89   |#define MEDIA_DDI_MEM _Y
                             1855 ; 90   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1856 ; 91   |
                             1857 ; 92   |
                             1858 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1859 ; 94   |// Examples of circular pointers:
                             1860 ; 95   |//    INT CIRC cpiVarName
                             1861 ; 96   |//    DWORD CIRC cpdwVarName
                             1862 ; 97   |
                             1863 ; 98   |#define RETCODE INT                 // rcVarName
                             1864 ; 99   |
                             1865 ; 100  |// generic bitfield structure
                             1866 ; 101  |struct Bitfield {
                             1867 ; 102  |    unsigned int B0  :1;
                             1868 ; 103  |    unsigned int B1  :1;
                             1869 ; 104  |    unsigned int B2  :1;
                             1870 ; 105  |    unsigned int B3  :1;
                             1871 ; 106  |    unsigned int B4  :1;
                             1872 ; 107  |    unsigned int B5  :1;
                             1873 ; 108  |    unsigned int B6  :1;
                             1874 ; 109  |    unsigned int B7  :1;
                             1875 ; 110  |    unsigned int B8  :1;
                             1876 ; 111  |    unsigned int B9  :1;
                             1877 ; 112  |    unsigned int B10 :1;
                             1878 ; 113  |    unsigned int B11 :1;
                             1879 ; 114  |    unsigned int B12 :1;
                             1880 ; 115  |    unsigned int B13 :1;
                             1881 ; 116  |    unsigned int B14 :1;
                             1882 ; 117  |    unsigned int B15 :1;
                             1883 ; 118  |    unsigned int B16 :1;
                             1884 ; 119  |    unsigned int B17 :1;
                             1885 ; 120  |    unsigned int B18 :1;
                             1886 ; 121  |    unsigned int B19 :1;
                             1887 ; 122  |    unsigned int B20 :1;
                             1888 ; 123  |    unsigned int B21 :1;
                             1889 ; 124  |    unsigned int B22 :1;
                             1890 ; 125  |    unsigned int B23 :1;
                             1891 ; 126  |};
                             1892 ; 127  |
                             1893 ; 128  |union BitInt {
                             1894 ; 129  |        struct Bitfield B;
                             1895 ; 130  |        int        I;
                             1896 ; 131  |};
                             1897 ; 132  |
                             1898 ; 133  |#define MAX_MSG_LENGTH 10
                             1899 ; 134  |struct CMessage
                             1900 ; 135  |{
                             1901 ; 136  |        unsigned int m_uLength;
                             1902 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1903 ; 138  |};
                             1904 ; 139  |
                             1905 ; 140  |typedef struct {
                             1906 ; 141  |    WORD m_wLength;
                             1907 ; 142  |    WORD m_wMessage;
                             1908 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1909 ; 144  |} Message;
                             1910 ; 145  |
                             1911 ; 146  |struct MessageQueueDescriptor
                             1912 ; 147  |{
                             1913 ; 148  |        int *m_pBase;
                             1914 ; 149  |        int m_iModulo;
                             1915 ; 150  |        int m_iSize;
                             1916 ; 151  |        int *m_pHead;
                             1917 ; 152  |        int *m_pTail;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1918 ; 153  |};
                             1919 ; 154  |
                             1920 ; 155  |struct ModuleEntry
                             1921 ; 156  |{
                             1922 ; 157  |    int m_iSignaledEventMask;
                             1923 ; 158  |    int m_iWaitEventMask;
                             1924 ; 159  |    int m_iResourceOfCode;
                             1925 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             1926 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1927 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1928 ; 163  |    int m_uTimeOutHigh;
                             1929 ; 164  |    int m_uTimeOutLow;
                             1930 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1931 ; 166  |};
                             1932 ; 167  |
                             1933 ; 168  |union WaitMask{
                             1934 ; 169  |    struct B{
                             1935 ; 170  |        unsigned int m_bNone     :1;
                             1936 ; 171  |        unsigned int m_bMessage  :1;
                             1937 ; 172  |        unsigned int m_bTimer    :1;
                             1938 ; 173  |        unsigned int m_bButton   :1;
                             1939 ; 174  |    } B;
                             1940 ; 175  |    int I;
                             1941 ; 176  |} ;
                             1942 ; 177  |
                             1943 ; 178  |
                             1944 ; 179  |struct Button {
                             1945 ; 180  |        WORD wButtonEvent;
                             1946 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             1947 ; 182  |};
                             1948 ; 183  |
                             1949 ; 184  |struct Message {
                             1950 ; 185  |        WORD wMsgLength;
                             1951 ; 186  |        WORD wMsgCommand;
                             1952 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1953 ; 188  |};
                             1954 ; 189  |
                             1955 ; 190  |union EventTypes {
                             1956 ; 191  |        struct CMessage msg;
                             1957 ; 192  |        struct Button Button ;
                             1958 ; 193  |        struct Message Message;
                             1959 ; 194  |};
                             1960 ; 195  |
                             1961 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             1962 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1963 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1964 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1965 ; 200  |
                             1966 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1967 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             1968 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1969 ; 204  |
                             1970 ; 205  |#if DEBUG
                             1971 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1972 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1973 ; 208  |#else 
                             1974 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             1975 ; 210  |#define DebugBuildAssert(x)    
                             1976 ; 211  |#endif
                             1977 ; 212  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1978 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1979 ; 214  |//  #pragma asm
                             1980 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1981 ; 216  |//  #pragma endasm
                             1982 ; 217  |
                             1983 ; 218  |
                             1984 ; 219  |#ifdef COLOR_262K
                             1985 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             1986 ; 221  |#elif defined(COLOR_65K)
                             1987 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             1988 ; 223  |#else
                             1989 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             1990 ; 225  |#endif
                             1991 ; 226  |    
                             1992 ; 227  |#endif // #ifndef _TYPES_H
                             1993 
                             1995 
                             1996 ; 7    |
                             1997 ; 8    |
                             1998 ; 9    |
                             1999 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2000 ; 11   |
                             2001 ; 12   |//   SYSTEM STMP Registers 
                             2002 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             2003 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2004 ; 15   |
                             2005 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             2006 ; 17   |
                             2007 ; 18   |
                             2008 ; 19   |
                             2009 ; 20   |
                             2010 ; 21   |
                             2011 ; 22   |
                             2012 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             2013 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             2014 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             2015 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             2016 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             2017 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             2018 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             2019 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             2020 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             2021 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             2022 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             2023 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             2024 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             2025 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             2026 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             2027 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             2028 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             2029 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             2030 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             2031 ; 42   |
                             2032 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             2033 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             2034 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             2035 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             2036 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             2037 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2038 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             2039 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             2040 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             2041 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             2042 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             2043 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             2044 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             2045 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             2046 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             2047 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             2048 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             2049 ; 60   |
                             2050 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             2051 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             2052 ; 63   |
                             2053 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2054 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2055 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2056 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2057 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2058 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2059 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2060 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2061 ; 72   |
                             2062 ; 73   |#if defined(CAPLESS_HP)
                             2063 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             2064 ; 75   |#else 
                             2065 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             2066 ; 77   |#endif
                             2067 ; 78   |
                             2068 ; 79   |// Headphone control register
                             2069 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             2070 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             2071 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             2072 ; 83   |typedef union               
                             2073 ; 84   |{
                             2074 ; 85   |    struct {
                             2075 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             2076 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             2077 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             2078 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             2079 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             2080 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             2081 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             2082 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             2083 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             2084 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             2085 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             2086 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             2087 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             2088 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             2089 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             2090 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             2091 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             2092 ; 103  |    } B;
                             2093 ; 104  |    int I;
                             2094 ; 105  |    unsigned int U;
                             2095 ; 106  |} hpctrl_type;
                             2096 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             2097 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             2098 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             2099 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2100 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             2101 ; 112  |
                             2102 ; 113  |
                             2103 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             2104 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             2105 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             2106 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             2107 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             2108 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             2109 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             2110 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             2111 ; 122  |
                             2112 ; 123  |
                             2113 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             2114 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             2115 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             2116 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             2117 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             2118 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             2119 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             2120 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             2121 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             2122 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             2123 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             2124 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             2125 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             2126 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             2127 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             2128 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             2129 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             2130 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             2131 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             2132 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             2133 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             2134 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             2135 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             2136 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             2137 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             2138 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             2139 ; 150  |
                             2140 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             2141 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             2142 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             2143 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             2144 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             2145 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             2146 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             2147 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             2148 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             2149 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             2150 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             2151 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             2152 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             2153 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             2154 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             2155 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             2156 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             2157 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             2158 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             2159 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             2160 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             2161 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2162 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             2163 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             2164 ; 175  |
                             2165 ; 176  |
                             2166 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             2167 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             2168 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             2169 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             2170 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             2171 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             2172 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             2173 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             2174 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             2175 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             2176 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             2177 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             2178 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             2179 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             2180 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             2181 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             2182 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             2183 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             2184 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             2185 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             2186 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             2187 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             2188 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             2189 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             2190 ; 201  |
                             2191 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             2192 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             2193 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             2194 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             2195 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             2196 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             2197 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             2198 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             2199 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             2200 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             2201 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             2202 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             2203 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             2204 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             2205 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             2206 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             2207 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             2208 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             2209 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             2210 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             2211 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             2212 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             2213 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             2214 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             2215 ; 226  |
                             2216 ; 227  |typedef union               
                             2217 ; 228  |{
                             2218 ; 229  |    struct {
                             2219 ; 230  |        int INV_USB_CLK            : 1;
                             2220 ; 231  |        int USB_DFF_BYPASS         : 1;
                             2221 ; 232  |        int HOLD_GND               : 1;
                             2222 ; 233  |        int ACKI                   : 1;
                             2223 ; 234  |        int ASD2X                  : 1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2224 ; 235  |        int PCPCU                  : 1;
                             2225 ; 236  |        int PCPCD                  : 1;
                             2226 ; 237  |        int DCKI                   : 1;
                             2227 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             2228 ; 239  |        int PSRN                   : 1;
                             2229 ; 240  |        int FX2                    : 1;
                             2230 ; 241  |        int VCOS                   : 1;
                             2231 ; 242  |        int XBCO                   : 1;
                             2232 ; 243  |        int XBGC                   : 1;
                             2233 ; 244  |        int ADTHD                  : 1;
                             2234 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             2235 ; 246  |        int PWDADC                 : 1;
                             2236 ; 247  |        int MICBIAS1               : 1;
                             2237 ; 248  |        int EZD                    : 1;
                             2238 ; 249  |        int DZCDA                  : 1;
                             2239 ; 250  |        int DZCFM                  : 1;
                             2240 ; 251  |        int DZCLI                  : 1;
                             2241 ; 252  |        int DZCMI                  : 1;
                             2242 ; 253  |        int DZCMA                  : 1;
                             2243 ; 254  |    } B;
                             2244 ; 255  |    int I;
                             2245 ; 256  |    unsigned int U;
                             2246 ; 257  |} mix_tbr_type;
                             2247 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             2248 ; 259  |
                             2249 ; 260  |
                             2250 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             2251 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             2252 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             2253 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             2254 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             2255 ; 266  |
                             2256 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             2257 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             2258 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             2259 ; 270  |
                             2260 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             2261 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             2262 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             2263 ; 274  |
                             2264 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             2265 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             2266 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             2267 ; 278  |
                             2268 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             2269 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             2270 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             2271 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             2272 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             2273 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             2274 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             2275 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             2276 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             2277 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             2278 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             2279 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             2280 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             2281 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             2282 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             2283 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             2284 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             2285 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2286 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             2287 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             2288 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             2289 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             2290 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             2291 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             2292 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             2293 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             2294 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             2295 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             2296 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             2297 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             2298 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             2299 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             2300 ; 311  |
                             2301 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             2302 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             2303 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             2304 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             2305 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             2306 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             2307 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             2308 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             2309 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             2310 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             2311 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             2312 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             2313 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             2314 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             2315 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             2316 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             2317 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             2318 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             2319 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             2320 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             2321 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             2322 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             2323 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             2324 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             2325 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             2326 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             2327 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             2328 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             2329 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             2330 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             2331 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             2332 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             2333 ; 344  |
                             2334 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             2335 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             2336 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             2337 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             2338 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             2339 ; 350  |
                             2340 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             2341 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             2342 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             2343 ; 354  |
                             2344 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             2345 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             2346 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             2347 ; 358  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2348 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             2349 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             2350 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             2351 ; 362  |
                             2352 ; 363  |
                             2353 ; 364  |typedef union               
                             2354 ; 365  |{
                             2355 ; 366  |    struct
                             2356 ; 367  |    {
                             2357 ; 368  |        unsigned MR :5;
                             2358 ; 369  |        int         :3;
                             2359 ; 370  |        unsigned ML :5;
                             2360 ; 371  |        int         :2;
                             2361 ; 372  |        int MUTE    :1;
                             2362 ; 373  |    } B;
                             2363 ; 374  |    int I;
                             2364 ; 375  |    unsigned int U;
                             2365 ; 376  |} mix_mastervr_type;
                             2366 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             2367 ; 378  |
                             2368 ; 379  |
                             2369 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             2370 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             2371 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             2372 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             2373 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             2374 ; 385  |
                             2375 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             2376 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             2377 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             2378 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             2379 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             2380 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             2381 ; 392  |
                             2382 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             2383 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             2384 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             2385 ; 396  |
                             2386 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             2387 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             2388 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             2389 ; 400  |
                             2390 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             2391 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             2392 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             2393 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             2394 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             2395 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             2396 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             2397 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             2398 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             2399 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             2400 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             2401 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             2402 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             2403 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             2404 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             2405 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             2406 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             2407 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             2408 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             2409 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2410 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             2411 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             2412 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             2413 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             2414 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             2415 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             2416 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             2417 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             2418 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             2419 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             2420 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             2421 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             2422 ; 433  |
                             2423 ; 434  |typedef union               
                             2424 ; 435  |{
                             2425 ; 436  |    struct {
                             2426 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             2427 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             2428 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             2429 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             2430 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             2431 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             2432 ; 443  |    } B;
                             2433 ; 444  |    int I;
                             2434 ; 445  |    unsigned int U;
                             2435 ; 446  |} mix_micinvr_type;
                             2436 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             2437 ; 448  |
                             2438 ; 449  |
                             2439 ; 450  |
                             2440 ; 451  |
                             2441 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             2442 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             2443 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             2444 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             2445 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             2446 ; 457  |
                             2447 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             2448 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             2449 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             2450 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             2451 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             2452 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             2453 ; 464  |
                             2454 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             2455 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             2456 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             2457 ; 468  |
                             2458 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             2459 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             2460 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             2461 ; 472  |
                             2462 ; 473  |typedef union               
                             2463 ; 474  |{
                             2464 ; 475  |    struct {
                             2465 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             2466 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             2467 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             2468 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             2469 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             2470 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             2471 ; 482  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2472 ; 483  |    int I;
                             2473 ; 484  |    unsigned int U;
                             2474 ; 485  |} mix_line1invr_type;
                             2475 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             2476 ; 487  |
                             2477 ; 488  |
                             2478 ; 489  |
                             2479 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             2480 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             2481 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             2482 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             2483 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             2484 ; 495  |
                             2485 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             2486 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             2487 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             2488 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             2489 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             2490 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             2491 ; 502  |
                             2492 ; 503  |
                             2493 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             2494 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             2495 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             2496 ; 507  |
                             2497 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             2498 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             2499 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             2500 ; 511  |
                             2501 ; 512  |typedef union               
                             2502 ; 513  |{
                             2503 ; 514  |    struct {
                             2504 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             2505 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             2506 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             2507 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             2508 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             2509 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             2510 ; 521  |    } B;
                             2511 ; 522  |    int I;
                             2512 ; 523  |    unsigned int U;
                             2513 ; 524  |} mix_line2invr_type;
                             2514 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             2515 ; 526  |
                             2516 ; 527  |
                             2517 ; 528  |
                             2518 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             2519 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             2520 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             2521 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             2522 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             2523 ; 534  |
                             2524 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             2525 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             2526 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             2527 ; 538  |
                             2528 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             2529 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             2530 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             2531 ; 542  |
                             2532 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             2533 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2534 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             2535 ; 546  |
                             2536 ; 547  |typedef union               
                             2537 ; 548  |{
                             2538 ; 549  |    struct {
                             2539 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             2540 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             2541 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             2542 ; 553  |    } B;
                             2543 ; 554  |    int I;
                             2544 ; 555  |    unsigned int U;
                             2545 ; 556  |} mix_dacinvr_type;
                             2546 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             2547 ; 558  |
                             2548 ; 559  |
                             2549 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             2550 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             2551 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             2552 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             2553 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             2554 ; 565  |
                             2555 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             2556 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             2557 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             2558 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             2559 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             2560 ; 571  |
                             2561 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             2562 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             2563 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             2564 ; 575  |
                             2565 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             2566 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             2567 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             2568 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             2569 ; 580  |
                             2570 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             2571 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             2572 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             2573 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             2574 ; 585  |
                             2575 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             2576 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             2577 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             2578 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             2579 ; 590  |
                             2580 ; 591  |typedef union               
                             2581 ; 592  |{
                             2582 ; 593  |    struct {
                             2583 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             2584 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             2585 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             2586 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             2587 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             2588 ; 599  |    } B;
                             2589 ; 600  |    int I;
                             2590 ; 601  |    unsigned int U;
                             2591 ; 602  |} mix_recselr_type;
                             2592 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             2593 ; 604  |
                             2594 ; 605  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2595 ; 606  |
                             2596 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             2597 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             2598 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             2599 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             2600 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             2601 ; 612  |
                             2602 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             2603 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             2604 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             2605 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             2606 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             2607 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             2608 ; 619  |
                             2609 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             2610 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             2611 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             2612 ; 623  |
                             2613 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             2614 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             2615 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             2616 ; 627  |
                             2617 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             2618 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             2619 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             2620 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             2621 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             2622 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             2623 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             2624 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             2625 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             2626 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             2627 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             2628 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             2629 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             2630 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             2631 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             2632 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             2633 ; 644  |
                             2634 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             2635 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             2636 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             2637 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             2638 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             2639 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             2640 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             2641 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             2642 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             2643 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             2644 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             2645 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             2646 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             2647 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             2648 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             2649 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             2650 ; 661  |
                             2651 ; 662  |typedef union               
                             2652 ; 663  |{
                             2653 ; 664  |    struct {
                             2654 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             2655 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             2656 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2657 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             2658 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             2659 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             2660 ; 671  |    } B;
                             2661 ; 672  |    int I;
                             2662 ; 673  |    unsigned int U;
                             2663 ; 674  |} mix_adcgainr_type;
                             2664 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             2665 ; 676  |
                             2666 ; 677  |
                             2667 ; 678  |
                             2668 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             2669 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             2670 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             2671 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             2672 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             2673 ; 684  |
                             2674 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             2675 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             2676 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             2677 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             2678 ; 689  |
                             2679 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             2680 ; 691  |
                             2681 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             2682 ; 693  |
                             2683 ; 694  |typedef union               
                             2684 ; 695  |{
                             2685 ; 696  |    struct {
                             2686 ; 697  |                int                     : 9;
                             2687 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             2688 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             2689 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             2690 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             2691 ; 702  |    } B;
                             2692 ; 703  |    int I;
                             2693 ; 704  |    unsigned int U;
                             2694 ; 705  |} mix_pwrdnr_type;
                             2695 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             2696 ; 707  |
                             2697 ; 708  |
                             2698 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             2699 ; 710  |
                             2700 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             2701 ; 712  |
                             2702 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             2703 ; 714  |
                             2704 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             2705 ; 716  |
                             2706 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             2707 ; 718  |
                             2708 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             2709 ; 720  |
                             2710 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             2711 ; 722  |
                             2712 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             2713 ; 724  |
                             2714 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             2715 ; 726  |
                             2716 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             2717 ; 728  |
                             2718 ; 729  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2719 ; 730  |
                             2720 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             2721 ; 732  |
                             2722 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             2723 ; 734  |
                             2724 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             2725 ; 736  |
                             2726 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             2727 ; 738  |
                             2728 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             2729 ; 740  |
                             2730 ; 741  |
                             2731 ; 742  |
                             2732 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             2733 ; 744  |
                             2734 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             2735 ; 746  |
                             2736 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             2737 ; 748  |
                             2738 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             2739 ; 750  |
                             2740 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             2741 ; 752  |
                             2742 ; 753  |
                             2743 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             2744 ; 755  |
                             2745 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             2746 ; 757  |
                             2747 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             2748 ; 759  |
                             2749 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             2750 ; 761  |
                             2751 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             2752 ; 763  |
                             2753 ; 764  |
                             2754 ; 765  |typedef union               
                             2755 ; 766  |{
                             2756 ; 767  |    struct {
                             2757 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             2758 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             2759 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             2760 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             2761 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             2762 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             2763 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             2764 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             2765 ; 776  |    } B;
                             2766 ; 777  |    int I;
                             2767 ; 778  |    unsigned int U;
                             2768 ; 779  |} mix_test_type;
                             2769 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             2770 ; 781  |
                             2771 ; 782  |
                             2772 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             2773 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2774 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             2775 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             2776 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             2777 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             2778 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             2779 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             2780 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             2781 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             2782 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             2783 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             2784 ; 795  |
                             2785 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             2786 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             2787 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             2788 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             2789 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             2790 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             2791 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             2792 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             2793 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             2794 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             2795 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             2796 ; 807  |
                             2797 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             2798 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             2799 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             2800 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             2801 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             2802 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             2803 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             2804 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             2805 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             2806 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             2807 ; 818  |
                             2808 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             2809 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             2810 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             2811 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             2812 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             2813 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             2814 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             2815 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             2816 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             2817 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             2818 ; 829  |
                             2819 ; 830  |typedef union               
                             2820 ; 831  |{
                             2821 ; 832  |    struct {
                             2822 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             2823 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             2824 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             2825 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2826 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             2827 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             2828 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             2829 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             2830 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             2831 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             2832 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             2833 ; 844  |    } B;
                             2834 ; 845  |    int I;
                             2835 ; 846  |    unsigned int U;
                             2836 ; 847  |} ref_ctrl_type;
                             2837 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             2838 ; 849  |
                             2839 ; 850  |
                             2840 ; 851  |
                             2841 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             2842 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             2843 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             2844 ; 855  |//////  DAC Registers
                             2845 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             2846 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             2847 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             2848 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             2849 ; 860  |
                             2850 ; 861  |
                             2851 ; 862  |
                             2852 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             2853 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             2854 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             2855 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             2856 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             2857 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             2858 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             2859 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             2860 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             2861 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             2862 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             2863 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             2864 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             2865 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             2866 ; 877  |
                             2867 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             2868 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             2869 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             2870 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             2871 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             2872 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             2873 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             2874 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             2875 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             2876 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             2877 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             2878 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             2879 ; 890  |
                             2880 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             2881 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             2882 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             2883 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             2884 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             2885 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             2886 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             2887 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2888 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             2889 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             2890 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             2891 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             2892 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             2893 ; 904  |
                             2894 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             2895 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             2896 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             2897 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             2898 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             2899 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             2900 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             2901 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             2902 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             2903 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             2904 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             2905 ; 916  |
                             2906 ; 917  |
                             2907 ; 918  |typedef union               
                             2908 ; 919  |{
                             2909 ; 920  |    struct {
                             2910 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             2911 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             2912 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             2913 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             2914 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             2915 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             2916 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             2917 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             2918 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             2919 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             2920 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             2921 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             2922 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             2923 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             2924 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             2925 ; 936  |    } B;
                             2926 ; 937  |    int I;
                             2927 ; 938  |    unsigned int U;
                             2928 ; 939  |} dac_csr_type;
                             2929 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             2930 ; 941  |
                             2931 ; 942  |
                             2932 ; 943  |
                             2933 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             2934 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             2935 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             2936 ; 947  |
                             2937 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             2938 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             2939 ; 950  |
                             2940 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             2941 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             2942 ; 953  |
                             2943 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             2944 ; 955  |
                             2945 ; 956  |typedef union               
                             2946 ; 957  |{
                             2947 ; 958  |    struct {
                             2948 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             2949 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2950 ; 961  |    } B;
                             2951 ; 962  |    int I;
                             2952 ; 963  |    unsigned int U;
                             2953 ; 964  |} dac_srr_type;
                             2954 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             2955 ; 966  |
                             2956 ; 967  |
                             2957 ; 968  |
                             2958 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             2959 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             2960 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             2961 ; 972  |
                             2962 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             2963 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             2964 ; 975  |
                             2965 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             2966 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             2967 ; 978  |
                             2968 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             2969 ; 980  |
                             2970 ; 981  |typedef union               
                             2971 ; 982  |{
                             2972 ; 983  |    struct {
                             2973 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             2974 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             2975 ; 986  |    } B;
                             2976 ; 987  |    int I;
                             2977 ; 988  |    unsigned int U;
                             2978 ; 989  |} dac_wcr_type;
                             2979 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             2980 ; 991  |
                             2981 ; 992  |
                             2982 ; 993  |
                             2983 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             2984 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             2985 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             2986 ; 997  |
                             2987 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             2988 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             2989 ; 1000 |
                             2990 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             2991 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             2992 ; 1003 |
                             2993 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             2994 ; 1005 |
                             2995 ; 1006 |typedef union               
                             2996 ; 1007 |{
                             2997 ; 1008 |    struct {
                             2998 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             2999 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             3000 ; 1011 |    } B;
                             3001 ; 1012 |    int I;
                             3002 ; 1013 |    unsigned int U;
                             3003 ; 1014 |} dac_cpr_type;
                             3004 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             3005 ; 1016 |
                             3006 ; 1017 |
                             3007 ; 1018 |
                             3008 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             3009 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3010 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             3011 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             3012 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             3013 ; 1024 |
                             3014 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             3015 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             3016 ; 1027 |
                             3017 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             3018 ; 1029 |
                             3019 ; 1030 |typedef union               
                             3020 ; 1031 |{
                             3021 ; 1032 |    struct {
                             3022 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             3023 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             3024 ; 1035 |    } B;
                             3025 ; 1036 |    int I;
                             3026 ; 1037 |    unsigned int U;
                             3027 ; 1038 |} dac_mr_type;
                             3028 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             3029 ; 1040 |
                             3030 ; 1041 |
                             3031 ; 1042 |
                             3032 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             3033 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             3034 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             3035 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             3036 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             3037 ; 1048 |
                             3038 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             3039 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             3040 ; 1051 |
                             3041 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             3042 ; 1053 |
                             3043 ; 1054 |typedef union               
                             3044 ; 1055 |{
                             3045 ; 1056 |    struct {
                             3046 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             3047 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             3048 ; 1059 |    } B;
                             3049 ; 1060 |    int I;
                             3050 ; 1061 |    unsigned int U;
                             3051 ; 1062 |} dac_bar_type;
                             3052 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             3053 ; 1064 |
                             3054 ; 1065 |
                             3055 ; 1066 |
                             3056 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             3057 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             3058 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             3059 ; 1070 |
                             3060 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             3061 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             3062 ; 1073 |
                             3063 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             3064 ; 1075 |
                             3065 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             3066 ; 1077 |
                             3067 ; 1078 |typedef union               
                             3068 ; 1079 |{
                             3069 ; 1080 |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3070 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             3071 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             3072 ; 1083 |    } B;
                             3073 ; 1084 |    int I;
                             3074 ; 1085 |    unsigned int U;
                             3075 ; 1086 |} dac_icr_type;
                             3076 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             3077 ; 1088 |
                             3078 ; 1089 |
                             3079 ; 1090 |
                             3080 ; 1091 |
                             3081 ; 1092 |
                             3082 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             3083 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             3084 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             3085 ; 1096 |//////  ADC Registers
                             3086 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             3087 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             3088 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             3089 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             3090 ; 1101 |
                             3091 ; 1102 |
                             3092 ; 1103 |
                             3093 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             3094 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             3095 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             3096 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             3097 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             3098 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             3099 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             3100 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             3101 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             3102 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             3103 ; 1114 |
                             3104 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             3105 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             3106 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             3107 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             3108 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             3109 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             3110 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             3111 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             3112 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             3113 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             3114 ; 1125 |
                             3115 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             3116 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             3117 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             3118 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             3119 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             3120 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             3121 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             3122 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             3123 ; 1134 |
                             3124 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             3125 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             3126 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             3127 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             3128 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             3129 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3130 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             3131 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             3132 ; 1143 |
                             3133 ; 1144 |typedef union               
                             3134 ; 1145 |{
                             3135 ; 1146 |    struct {
                             3136 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             3137 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             3138 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             3139 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             3140 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             3141 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             3142 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             3143 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             3144 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             3145 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             3146 ; 1157 |    } B;
                             3147 ; 1158 |    int I;
                             3148 ; 1159 |    unsigned int U;
                             3149 ; 1160 |} adc_csr_type;
                             3150 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             3151 ; 1162 |
                             3152 ; 1163 |
                             3153 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             3154 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             3155 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             3156 ; 1167 |
                             3157 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             3158 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             3159 ; 1170 |
                             3160 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             3161 ; 1172 |
                             3162 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             3163 ; 1174 |
                             3164 ; 1175 |typedef union               
                             3165 ; 1176 |{
                             3166 ; 1177 |    struct {
                             3167 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             3168 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             3169 ; 1180 |    } B;
                             3170 ; 1181 |    int I;
                             3171 ; 1182 |    unsigned int U;
                             3172 ; 1183 |} adc_wcr_type;
                             3173 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             3174 ; 1185 |
                             3175 ; 1186 |
                             3176 ; 1187 |
                             3177 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             3178 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             3179 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             3180 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             3181 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             3182 ; 1193 |
                             3183 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             3184 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             3185 ; 1196 |
                             3186 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             3187 ; 1198 |
                             3188 ; 1199 |typedef union               
                             3189 ; 1200 |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3190 ; 1201 |    struct {
                             3191 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             3192 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             3193 ; 1204 |    } B;
                             3194 ; 1205 |    int I;
                             3195 ; 1206 |    unsigned int U;
                             3196 ; 1207 |} adc_bar_type;
                             3197 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             3198 ; 1209 |
                             3199 ; 1210 |
                             3200 ; 1211 |
                             3201 ; 1212 |
                             3202 ; 1213 |
                             3203 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             3204 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             3205 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             3206 ; 1217 |
                             3207 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             3208 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             3209 ; 1220 |
                             3210 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             3211 ; 1222 |
                             3212 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             3213 ; 1224 |
                             3214 ; 1225 |typedef union               
                             3215 ; 1226 |{
                             3216 ; 1227 |    struct {
                             3217 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             3218 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             3219 ; 1230 |    } B;
                             3220 ; 1231 |    int I;
                             3221 ; 1232 |    unsigned int U;
                             3222 ; 1233 |} adc_cpr_type;
                             3223 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             3224 ; 1235 |
                             3225 ; 1236 |
                             3226 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             3227 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             3228 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             3229 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             3230 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             3231 ; 1242 |
                             3232 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             3233 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             3234 ; 1245 |
                             3235 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             3236 ; 1247 |
                             3237 ; 1248 |typedef union               
                             3238 ; 1249 |{
                             3239 ; 1250 |    struct {
                             3240 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             3241 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             3242 ; 1253 |    } B;
                             3243 ; 1254 |    int I;
                             3244 ; 1255 |    unsigned int U;
                             3245 ; 1256 |} adc_mr_type;
                             3246 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             3247 ; 1258 |
                             3248 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             3249 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             3250 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3251 ; 1262 |
                             3252 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             3253 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             3254 ; 1265 |
                             3255 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             3256 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             3257 ; 1268 |
                             3258 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             3259 ; 1270 |
                             3260 ; 1271 |typedef union               
                             3261 ; 1272 |{
                             3262 ; 1273 |    struct {
                             3263 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             3264 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             3265 ; 1276 |    } B;
                             3266 ; 1277 |    int I;
                             3267 ; 1278 |    unsigned int U;
                             3268 ; 1279 |} adc_srr_type;
                             3269 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             3270 ; 1281 |
                             3271 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             3272 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             3273 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             3274 ; 1285 |
                             3275 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             3276 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             3277 ; 1288 |
                             3278 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             3279 ; 1290 |
                             3280 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             3281 ; 1292 |
                             3282 ; 1293 |typedef union               
                             3283 ; 1294 |{
                             3284 ; 1295 |    struct {
                             3285 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             3286 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             3287 ; 1298 |    } B;
                             3288 ; 1299 |    int I;
                             3289 ; 1300 |    unsigned int U;
                             3290 ; 1301 |} adc_icr_type;
                             3291 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             3292 ; 1303 |
                             3293 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             3294 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             3295 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             3296 ; 1307 |
                             3297 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             3298 ; 1309 |
                             3299 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             3300 ; 1311 |
                             3301 ; 1312 |#endif
                             3302 ; 1313 |
                             3303 
                             3305 
                             3306 ; 20   |#include "regsdcdc.h"
                             3307 
                             3309 
                             3310 ; 1    |#if !(defined(regsdcdcinc))
                             3311 ; 2    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3312 ; 3    |#define regssysteminc 1
                             3313 ; 4    |
                             3314 ; 5    |
                             3315 ; 6    |
                             3316 ; 7    |#include "types.h"
                             3317 
                             3319 
                             3320 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             3321 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             3322 ; 3    |//
                             3323 ; 4    |// Filename: types.h
                             3324 ; 5    |// Description: Standard data types
                             3325 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             3326 ; 7    |
                             3327 ; 8    |#ifndef _TYPES_H
                             3328 ; 9    |#define _TYPES_H
                             3329 ; 10   |
                             3330 ; 11   |// TODO:  move this outta here!
                             3331 ; 12   |#if !defined(NOERROR)
                             3332 ; 13   |#define NOERROR 0
                             3333 ; 14   |#define SUCCESS 0
                             3334 ; 15   |#endif 
                             3335 ; 16   |#if !defined(SUCCESS)
                             3336 ; 17   |#define SUCCESS  0
                             3337 ; 18   |#endif
                             3338 ; 19   |#if !defined(ERROR)
                             3339 ; 20   |#define ERROR   -1
                             3340 ; 21   |#endif
                             3341 ; 22   |#if !defined(FALSE)
                             3342 ; 23   |#define FALSE 0
                             3343 ; 24   |#endif
                             3344 ; 25   |#if !defined(TRUE)
                             3345 ; 26   |#define TRUE  1
                             3346 ; 27   |#endif
                             3347 ; 28   |
                             3348 ; 29   |#if !defined(NULL)
                             3349 ; 30   |#define NULL 0
                             3350 ; 31   |#endif
                             3351 ; 32   |
                             3352 ; 33   |#define MAX_INT     0x7FFFFF
                             3353 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             3354 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             3355 ; 36   |#define MAX_ULONG   (-1) 
                             3356 ; 37   |
                             3357 ; 38   |#define WORD_SIZE   24              // word size in bits
                             3358 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             3359 ; 40   |
                             3360 ; 41   |
                             3361 ; 42   |#define BYTE    unsigned char       // btVarName
                             3362 ; 43   |#define CHAR    signed char         // cVarName
                             3363 ; 44   |#define USHORT  unsigned short      // usVarName
                             3364 ; 45   |#define SHORT   unsigned short      // sVarName
                             3365 ; 46   |#define WORD    unsigned int        // wVarName
                             3366 ; 47   |#define INT     signed int          // iVarName
                             3367 ; 48   |#define DWORD   unsigned long       // dwVarName
                             3368 ; 49   |#define LONG    signed long         // lVarName
                             3369 ; 50   |#define BOOL    unsigned int        // bVarName
                             3370 ; 51   |#define FRACT   _fract              // frVarName
                             3371 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             3372 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             3373 ; 54   |#define FLOAT   float               // fVarName
                             3374 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3375 ; 56   |#define ENUM    enum                // eVarName
                             3376 ; 57   |#define CMX     _complex            // cmxVarName
                             3377 ; 58   |typedef WORD UCS3;                   // 
                             3378 ; 59   |
                             3379 ; 60   |#define UINT16  unsigned short
                             3380 ; 61   |#define UINT8   unsigned char   
                             3381 ; 62   |#define UINT32  unsigned long
                             3382 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3383 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3384 ; 65   |#define WCHAR   UINT16
                             3385 ; 66   |
                             3386 ; 67   |//UINT128 is 16 bytes or 6 words
                             3387 ; 68   |typedef struct UINT128_3500 {   
                             3388 ; 69   |    int val[6];     
                             3389 ; 70   |} UINT128_3500;
                             3390 ; 71   |
                             3391 ; 72   |#define UINT128   UINT128_3500
                             3392 ; 73   |
                             3393 ; 74   |// Little endian word packed byte strings:   
                             3394 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3395 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3396 ; 77   |// Little endian word packed byte strings:   
                             3397 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3398 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3399 ; 80   |
                             3400 ; 81   |// Declare Memory Spaces To Use When Coding
                             3401 ; 82   |// A. Sector Buffers
                             3402 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             3403 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             3404 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             3405 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             3406 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             3407 ; 88   |// B. Media DDI Memory
                             3408 ; 89   |#define MEDIA_DDI_MEM _Y
                             3409 ; 90   |
                             3410 ; 91   |
                             3411 ; 92   |
                             3412 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             3413 ; 94   |// Examples of circular pointers:
                             3414 ; 95   |//    INT CIRC cpiVarName
                             3415 ; 96   |//    DWORD CIRC cpdwVarName
                             3416 ; 97   |
                             3417 ; 98   |#define RETCODE INT                 // rcVarName
                             3418 ; 99   |
                             3419 ; 100  |// generic bitfield structure
                             3420 ; 101  |struct Bitfield {
                             3421 ; 102  |    unsigned int B0  :1;
                             3422 ; 103  |    unsigned int B1  :1;
                             3423 ; 104  |    unsigned int B2  :1;
                             3424 ; 105  |    unsigned int B3  :1;
                             3425 ; 106  |    unsigned int B4  :1;
                             3426 ; 107  |    unsigned int B5  :1;
                             3427 ; 108  |    unsigned int B6  :1;
                             3428 ; 109  |    unsigned int B7  :1;
                             3429 ; 110  |    unsigned int B8  :1;
                             3430 ; 111  |    unsigned int B9  :1;
                             3431 ; 112  |    unsigned int B10 :1;
                             3432 ; 113  |    unsigned int B11 :1;
                             3433 ; 114  |    unsigned int B12 :1;
                             3434 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3435 ; 116  |    unsigned int B14 :1;
                             3436 ; 117  |    unsigned int B15 :1;
                             3437 ; 118  |    unsigned int B16 :1;
                             3438 ; 119  |    unsigned int B17 :1;
                             3439 ; 120  |    unsigned int B18 :1;
                             3440 ; 121  |    unsigned int B19 :1;
                             3441 ; 122  |    unsigned int B20 :1;
                             3442 ; 123  |    unsigned int B21 :1;
                             3443 ; 124  |    unsigned int B22 :1;
                             3444 ; 125  |    unsigned int B23 :1;
                             3445 ; 126  |};
                             3446 ; 127  |
                             3447 ; 128  |union BitInt {
                             3448 ; 129  |        struct Bitfield B;
                             3449 ; 130  |        int        I;
                             3450 ; 131  |};
                             3451 ; 132  |
                             3452 ; 133  |#define MAX_MSG_LENGTH 10
                             3453 ; 134  |struct CMessage
                             3454 ; 135  |{
                             3455 ; 136  |        unsigned int m_uLength;
                             3456 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             3457 ; 138  |};
                             3458 ; 139  |
                             3459 ; 140  |typedef struct {
                             3460 ; 141  |    WORD m_wLength;
                             3461 ; 142  |    WORD m_wMessage;
                             3462 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             3463 ; 144  |} Message;
                             3464 ; 145  |
                             3465 ; 146  |struct MessageQueueDescriptor
                             3466 ; 147  |{
                             3467 ; 148  |        int *m_pBase;
                             3468 ; 149  |        int m_iModulo;
                             3469 ; 150  |        int m_iSize;
                             3470 ; 151  |        int *m_pHead;
                             3471 ; 152  |        int *m_pTail;
                             3472 ; 153  |};
                             3473 ; 154  |
                             3474 ; 155  |struct ModuleEntry
                             3475 ; 156  |{
                             3476 ; 157  |    int m_iSignaledEventMask;
                             3477 ; 158  |    int m_iWaitEventMask;
                             3478 ; 159  |    int m_iResourceOfCode;
                             3479 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             3480 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             3481 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             3482 ; 163  |    int m_uTimeOutHigh;
                             3483 ; 164  |    int m_uTimeOutLow;
                             3484 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             3485 ; 166  |};
                             3486 ; 167  |
                             3487 ; 168  |union WaitMask{
                             3488 ; 169  |    struct B{
                             3489 ; 170  |        unsigned int m_bNone     :1;
                             3490 ; 171  |        unsigned int m_bMessage  :1;
                             3491 ; 172  |        unsigned int m_bTimer    :1;
                             3492 ; 173  |        unsigned int m_bButton   :1;
                             3493 ; 174  |    } B;
                             3494 ; 175  |    int I;
                             3495 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3496 ; 177  |
                             3497 ; 178  |
                             3498 ; 179  |struct Button {
                             3499 ; 180  |        WORD wButtonEvent;
                             3500 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             3501 ; 182  |};
                             3502 ; 183  |
                             3503 ; 184  |struct Message {
                             3504 ; 185  |        WORD wMsgLength;
                             3505 ; 186  |        WORD wMsgCommand;
                             3506 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             3507 ; 188  |};
                             3508 ; 189  |
                             3509 ; 190  |union EventTypes {
                             3510 ; 191  |        struct CMessage msg;
                             3511 ; 192  |        struct Button Button ;
                             3512 ; 193  |        struct Message Message;
                             3513 ; 194  |};
                             3514 ; 195  |
                             3515 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             3516 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             3517 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             3518 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             3519 ; 200  |
                             3520 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             3521 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             3522 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             3523 ; 204  |
                             3524 ; 205  |#if DEBUG
                             3525 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             3526 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             3527 ; 208  |#else 
                             3528 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             3529 ; 210  |#define DebugBuildAssert(x)    
                             3530 ; 211  |#endif
                             3531 ; 212  |
                             3532 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             3533 ; 214  |//  #pragma asm
                             3534 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             3535 ; 216  |//  #pragma endasm
                             3536 ; 217  |
                             3537 ; 218  |
                             3538 ; 219  |#ifdef COLOR_262K
                             3539 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             3540 ; 221  |#elif defined(COLOR_65K)
                             3541 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             3542 ; 223  |#else
                             3543 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             3544 ; 225  |#endif
                             3545 ; 226  |    
                             3546 ; 227  |#endif // #ifndef _TYPES_H
                             3547 
                             3549 
                             3550 ; 8    |
                             3551 ; 9    |
                             3552 ; 10   |
                             3553 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             3554 ; 12   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3555 ; 13   |//   SYSTEM STMP Registers 
                             3556 ; 14   |//      Last Edited 2.19.2003 M. May
                             3557 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             3558 ; 16   |
                             3559 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             3560 ; 18   |
                             3561 ; 19   |
                             3562 ; 20   |
                             3563 ; 21   |
                             3564 ; 22   |
                             3565 ; 23   |
                             3566 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             3567 ; 25   |
                             3568 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             3569 ; 27   |
                             3570 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             3571 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             3572 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             3573 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             3574 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             3575 ; 33   |
                             3576 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             3577 ; 35   |
                             3578 ; 36   |
                             3579 ; 37   |
                             3580 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             3581 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             3582 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             3583 ; 41   |
                             3584 ; 42   |
                             3585 ; 43   |
                             3586 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             3587 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             3588 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             3589 ; 47   |
                             3590 ; 48   |
                             3591 ; 49   |
                             3592 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             3593 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             3594 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             3595 ; 53   |
                             3596 ; 54   |
                             3597 ; 55   |
                             3598 ; 56   |
                             3599 ; 57   |
                             3600 ; 58   |typedef union               
                             3601 ; 59   |{
                             3602 ; 60   |    struct {
                             3603 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             3604 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             3605 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             3606 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             3607 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             3608 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             3609 ; 67   |    } B;
                             3610 ; 68   |    unsigned int I;
                             3611 ; 69   |} dcdc1_ctrl0_type;
                             3612 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3613 ; 71   |
                             3614 ; 72   |
                             3615 ; 73   |
                             3616 ; 74   |
                             3617 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             3618 ; 76   |
                             3619 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             3620 ; 78   |
                             3621 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             3622 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             3623 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             3624 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             3625 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             3626 ; 84   |
                             3627 ; 85   |
                             3628 ; 86   |
                             3629 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             3630 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             3631 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             3632 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             3633 ; 91   |
                             3634 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             3635 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             3636 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             3637 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             3638 ; 96   |
                             3639 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             3640 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             3641 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             3642 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             3643 ; 101  |
                             3644 ; 102  |
                             3645 ; 103  |typedef union               
                             3646 ; 104  |{
                             3647 ; 105  |    struct {
                             3648 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             3649 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             3650 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             3651 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             3652 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             3653 ; 111  |    } B;
                             3654 ; 112  |    unsigned int I;
                             3655 ; 113  |} dcdc1_ctrl1_type;
                             3656 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             3657 ; 115  |
                             3658 ; 116  |
                             3659 ; 117  |
                             3660 ; 118  |
                             3661 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             3662 ; 120  |
                             3663 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             3664 ; 122  |
                             3665 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             3666 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             3667 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             3668 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             3669 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3670 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             3671 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             3672 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             3673 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             3674 ; 132  |
                             3675 ; 133  |
                             3676 ; 134  |
                             3677 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             3678 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             3679 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             3680 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             3681 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             3682 ; 140  |
                             3683 ; 141  |
                             3684 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             3685 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             3686 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             3687 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             3688 ; 146  |
                             3689 ; 147  |
                             3690 ; 148  |
                             3691 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             3692 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             3693 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             3694 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             3695 ; 153  |
                             3696 ; 154  |
                             3697 ; 155  |typedef union               
                             3698 ; 156  |{
                             3699 ; 157  |    struct {
                             3700 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             3701 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             3702 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             3703 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             3704 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             3705 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             3706 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             3707 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             3708 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             3709 ; 167  |    } B;
                             3710 ; 168  |    unsigned int I;
                             3711 ; 169  |} dcdc_vddio_type;
                             3712 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             3713 ; 171  |
                             3714 ; 172  |
                             3715 ; 173  |
                             3716 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             3717 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             3718 ; 176  |
                             3719 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             3720 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             3721 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             3722 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3723 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             3724 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             3725 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             3726 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             3727 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             3728 ; 186  |
                             3729 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             3730 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             3731 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             3732 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             3733 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             3734 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             3735 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             3736 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             3737 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             3738 ; 196  |
                             3739 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             3740 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             3741 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             3742 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             3743 ; 201  |
                             3744 ; 202  |typedef union               
                             3745 ; 203  |{
                             3746 ; 204  |    struct {
                             3747 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             3748 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             3749 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             3750 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             3751 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             3752 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             3753 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             3754 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             3755 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             3756 ; 214  |    } B;
                             3757 ; 215  |   unsigned int I;
                             3758 ; 216  |        unsigned U;
                             3759 ; 217  |} dcdc_vddd_type;
                             3760 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             3761 ; 219  |
                             3762 ; 220  |
                             3763 ; 221  |
                             3764 ; 222  |
                             3765 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             3766 ; 224  |
                             3767 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             3768 ; 226  |
                             3769 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             3770 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             3771 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             3772 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             3773 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             3774 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             3775 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             3776 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3777 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             3778 ; 236  |
                             3779 ; 237  |
                             3780 ; 238  |
                             3781 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             3782 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             3783 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             3784 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             3785 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             3786 ; 244  |
                             3787 ; 245  |
                             3788 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             3789 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             3790 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             3791 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             3792 ; 250  |
                             3793 ; 251  |
                             3794 ; 252  |
                             3795 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             3796 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             3797 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             3798 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             3799 ; 257  |
                             3800 ; 258  |
                             3801 ; 259  |typedef union               
                             3802 ; 260  |{
                             3803 ; 261  |    struct {
                             3804 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             3805 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             3806 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             3807 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             3808 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             3809 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             3810 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             3811 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             3812 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             3813 ; 271  |    } B;
                             3814 ; 272  |    unsigned int I;
                             3815 ; 273  |} dcdc_vdda_type;
                             3816 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             3817 ; 275  |
                             3818 ; 276  |
                             3819 ; 277  |
                             3820 ; 278  |
                             3821 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             3822 ; 280  |
                             3823 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             3824 ; 282  |
                             3825 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             3826 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             3827 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             3828 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             3829 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             3830 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3831 ; 289  |
                             3832 ; 290  |
                             3833 ; 291  |
                             3834 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             3835 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             3836 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             3837 ; 295  |
                             3838 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             3839 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             3840 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             3841 ; 299  |
                             3842 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             3843 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             3844 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             3845 ; 303  |
                             3846 ; 304  |
                             3847 ; 305  |typedef union               
                             3848 ; 306  |{
                             3849 ; 307  |    struct {
                             3850 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             3851 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             3852 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             3853 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             3854 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             3855 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             3856 ; 314  |    } B;
                             3857 ; 315  |    unsigned int I;
                             3858 ; 316  |} dcdc2_ctrl0_type; 
                             3859 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             3860 ; 318  |
                             3861 ; 319  |
                             3862 ; 320  |
                             3863 ; 321  |
                             3864 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             3865 ; 323  |
                             3866 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             3867 ; 325  |
                             3868 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             3869 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             3870 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             3871 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             3872 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             3873 ; 331  |
                             3874 ; 332  |
                             3875 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             3876 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             3877 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             3878 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             3879 ; 337  |
                             3880 ; 338  |
                             3881 ; 339  |
                             3882 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             3883 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             3884 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3885 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             3886 ; 344  |
                             3887 ; 345  |
                             3888 ; 346  |
                             3889 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             3890 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             3891 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             3892 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             3893 ; 351  |
                             3894 ; 352  |
                             3895 ; 353  |typedef union               
                             3896 ; 354  |{
                             3897 ; 355  |    struct {
                             3898 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             3899 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             3900 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             3901 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             3902 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             3903 ; 361  |    } B;
                             3904 ; 362  |    unsigned int I;
                             3905 ; 363  |} dcdc2_ctrl1_type;
                             3906 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             3907 ; 365  |
                             3908 ; 366  |
                             3909 ; 367  |
                             3910 ; 368  |
                             3911 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             3912 ; 370  |
                             3913 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             3914 ; 372  |
                             3915 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             3916 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             3917 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             3918 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             3919 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             3920 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             3921 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             3922 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             3923 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             3924 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             3925 ; 383  |
                             3926 ; 384  |
                             3927 ; 385  |
                             3928 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             3929 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             3930 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             3931 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             3932 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             3933 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             3934 ; 392  |
                             3935 ; 393  |
                             3936 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             3937 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             3938 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             3939 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             3940 ; 398  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3941 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             3942 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             3943 ; 401  |
                             3944 ; 402  |
                             3945 ; 403  |
                             3946 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             3947 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             3948 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             3949 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             3950 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             3951 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             3952 ; 410  |
                             3953 ; 411  |
                             3954 ; 412  |typedef union               
                             3955 ; 413  |{
                             3956 ; 414  |    struct {
                             3957 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             3958 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             3959 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             3960 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             3961 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             3962 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             3963 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             3964 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             3965 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             3966 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             3967 ; 425  |    } B;
                             3968 ; 426  |    unsigned int I;
                             3969 ; 427  |} speed_type;
                             3970 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             3971 ; 429  |
                             3972 ; 430  |
                             3973 ; 431  |
                             3974 ; 432  |
                             3975 ; 433  |
                             3976 ; 434  |
                             3977 ; 435  |
                             3978 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             3979 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             3980 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             3981 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             3982 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             3983 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             3984 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             3985 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             3986 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             3987 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             3988 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             3989 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             3990 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             3991 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             3992 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             3993 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             3994 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             3995 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             3996 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             3997 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             3998 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             3999 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4000 ; 458  |
                             4001 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             4002 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             4003 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             4004 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             4005 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             4006 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             4007 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             4008 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             4009 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             4010 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             4011 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             4012 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             4013 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             4014 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             4015 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             4016 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             4017 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             4018 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             4019 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             4020 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             4021 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             4022 ; 480  |
                             4023 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             4024 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             4025 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             4026 ; 484  |
                             4027 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             4028 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             4029 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             4030 ; 488  |
                             4031 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             4032 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             4033 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             4034 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             4035 ; 493  |
                             4036 ; 494  |typedef union               
                             4037 ; 495  |{
                             4038 ; 496  |    struct {
                             4039 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             4040 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             4041 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             4042 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             4043 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             4044 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             4045 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             4046 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             4047 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             4048 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             4049 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             4050 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             4051 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             4052 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4053 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             4054 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             4055 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             4056 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             4057 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             4058 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             4059 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             4060 ; 518  |    } B;
                             4061 ; 519  |    unsigned int I;
                             4062 ; 520  |} usb_dcdctbr_type;
                             4063 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             4064 ; 522  |
                             4065 ; 523  |
                             4066 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             4067 ; 525  |
                             4068 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             4069 ; 527  |
                             4070 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             4071 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             4072 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             4073 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             4074 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             4075 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             4076 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             4077 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             4078 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             4079 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             4080 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             4081 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             4082 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             4083 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             4084 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             4085 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             4086 ; 544  |
                             4087 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             4088 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             4089 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             4090 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             4091 ; 549  |
                             4092 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             4093 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             4094 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             4095 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             4096 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             4097 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             4098 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             4099 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             4100 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             4101 ; 559  |
                             4102 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             4103 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             4104 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             4105 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             4106 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             4107 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4108 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             4109 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             4110 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             4111 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             4112 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             4113 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             4114 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             4115 ; 573  |
                             4116 ; 574  |
                             4117 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             4118 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             4119 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             4120 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             4121 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             4122 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             4123 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             4124 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             4125 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                             4126 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             4127 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             4128 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             4129 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             4130 ; 588  |
                             4131 ; 589  |typedef union               
                             4132 ; 590  |{
                             4133 ; 591  |    struct {
                             4134 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             4135 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             4136 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             4137 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             4138 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             4139 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             4140 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             4141 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             4142 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             4143 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             4144 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             4145 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             4146 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             4147 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             4148 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             4149 ; 607  |    } B;
                             4150 ; 608  |    unsigned int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4151 ; 609  |} usb_pwr_charge_type;
                             4152 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             4153 ; 611  |
                             4154 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             4155 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             4156 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             4157 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             4158 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             4159 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             4160 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             4161 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             4162 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             4163 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             4164 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             4165 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             4166 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             4167 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             4168 ; 626  |
                             4169 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             4170 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             4171 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             4172 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             4173 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             4174 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             4175 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             4176 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             4177 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             4178 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             4179 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             4180 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             4181 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             4182 ; 640  |
                             4183 ; 641  |typedef union               
                             4184 ; 642  |{
                             4185 ; 643  |    struct {       
                             4186 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             4187 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             4188 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             4189 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             4190 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             4191 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             4192 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             4193 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             4194 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             4195 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             4196 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             4197 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             4198 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             4199 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             4200 ; 658  |    } B;
                             4201 ; 659  |    int I;
                             4202 ; 660  |} usb_dcdcpersist_type;
                             4203 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             4204 ; 662  |
                             4205 ; 663  |
                             4206 ; 664  |
                             4207 ; 665  |#endif
                             4208 ; 666  |
                             4209 ; 667  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4210 ; 668  |
                             4211 
                             4213 
                             4214 ; 21   |#include "regsemc.h"
                             4215 
                             4217 
                             4218 ; 1    |#if !(defined(__REGS_EMC_INC))
                             4219 ; 2    |#define __REGS_EMC_INC 1
                             4220 ; 3    |
                             4221 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             4222 ; 5    |//   Module base addresses
                             4223 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             4224 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             4225 ; 8    |
                             4226 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             4227 ; 10   |//  EMC Registers
                             4228 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             4229 ; 12   |
                             4230 ; 13   |
                             4231 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             4232 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             4233 ; 16   |
                             4234 ; 17   |typedef union               /*Flash Control Register*/
                             4235 ; 18   |{
                             4236 ; 19   |    struct
                             4237 ; 20   |    {
                             4238 ; 21   |    int KICK        :1;
                             4239 ; 22   |    int RW          :1;
                             4240 ; 23   |    int TCIE        :1;
                             4241 ; 24   |    int IRQP        :1;
                             4242 ; 25   |    unsigned MMD    :2;
                             4243 ; 26   |    unsigned NB     :11;
                             4244 ; 27   |    unsigned RSVD   :4;
                             4245 ; 28   |    int SRST        :1;
                             4246 ; 29   |    } B;
                             4247 ; 30   |    int I;
                             4248 ; 31   |} flcr_type;
                             4249 ; 32   |
                             4250 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             4251 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             4252 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             4253 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             4254 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             4255 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             4256 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                             4257 ; 40   |
                             4258 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             4259 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             4260 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             4261 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             4262 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             4263 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             4264 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             4265 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             4266 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             4267 ; 50   |
                             4268 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             4269 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             4270 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             4271 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             4272 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             4273 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4274 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             4275 ; 58   |
                             4276 ; 59   |
                             4277 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             4278 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             4279 ; 62   |
                             4280 ; 63   |typedef union           /* Flash Start Address Low*/
                             4281 ; 64   |{
                             4282 ; 65   |    struct
                             4283 ; 66   |    {
                             4284 ; 67   |    unsigned XA     : 24;
                             4285 ; 68   |    } B;
                             4286 ; 69   |    int I;
                             4287 ; 70   |} flsalr_type;
                             4288 ; 71   |
                             4289 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             4290 ; 73   |
                             4291 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             4292 ; 75   |
                             4293 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             4294 ; 77   |
                             4295 ; 78   |
                             4296 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             4297 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                             4298 ; 81   |
                             4299 ; 82   |typedef union           /* Flash Start Address High*/
                             4300 ; 83   |{
                             4301 ; 84   |    struct
                             4302 ; 85   |    {
                             4303 ; 86   |    unsigned XA     :8;
                             4304 ; 87   |    unsigned DA     :16;
                             4305 ; 88   |    } B;
                             4306 ; 89   |    int I;
                             4307 ; 90   |} flsahr_type;
                             4308 ; 91   |
                             4309 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             4310 ; 93   |
                             4311 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             4312 ; 95   |
                             4313 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             4314 ; 97   |
                             4315 ; 98   |
                             4316 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             4317 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             4318 ; 101  |
                             4319 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             4320 ; 103  |{
                             4321 ; 104  |    struct
                             4322 ; 105  |    {
                             4323 ; 106  |        int WP          :1;
                             4324 ; 107  |        int CDP         :1;
                             4325 ; 108  |        unsigned SM     :2;
                             4326 ; 109  |        int XATTR       :1;
                             4327 ; 110  |        int CRST        :1;
                             4328 ; 111  |        int XWT         :1;
                             4329 ; 112  |        int RI          :1;
                             4330 ; 113  |        int IFCE        :1;
                             4331 ; 114  |        int ISCE        :1;
                             4332 ; 115  |        int INCE        :1;
                             4333 ; 116  |        int IFCS        :1;
                             4334 ; 117  |        int ISCS        :1;
                             4335 ; 118  |        int INCS        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4336 ; 119  |        unsigned CFAI   :2;
                             4337 ; 120  |        int XDDI        :1;
                             4338 ; 121  |        unsigned CS     :2;
                             4339 ; 122  |        int CRE         :1;
                             4340 ; 123  |        unsigned VS     :2;
                             4341 ; 124  |        int DASP        :1;
                             4342 ; 125  |        int MODE16      :1; 
                             4343 ; 126  |    } B;
                             4344 ; 127  |    int I;
                             4345 ; 128  |} flcfcr_type;
                             4346 ; 129  |
                             4347 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             4348 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             4349 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                             4350 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             4351 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             4352 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             4353 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             4354 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             4355 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             4356 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                             4357 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             4358 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             4359 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                             4360 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             4361 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             4362 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             4363 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             4364 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             4365 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                             4366 ; 149  |
                             4367 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             4368 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             4369 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             4370 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             4371 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             4372 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             4373 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             4374 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             4375 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             4376 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             4377 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             4378 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             4379 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             4380 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                             4381 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             4382 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             4383 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             4384 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             4385 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             4386 ; 169  |
                             4387 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             4388 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             4389 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             4390 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             4391 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             4392 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             4393 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             4394 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             4395 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             4396 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             4397 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4398 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             4399 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             4400 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             4401 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             4402 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             4403 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             4404 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             4405 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                             4406 ; 189  |
                             4407 ; 190  |
                             4408 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             4409 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             4410 ; 193  |
                             4411 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                             4412 ; 195  |{
                             4413 ; 196  |    struct
                             4414 ; 197  |    {
                             4415 ; 198  |        unsigned TRWSU  :5;
                             4416 ; 199  |        unsigned TRPW   :7;
                             4417 ; 200  |        unsigned TWPW   :7;
                             4418 ; 201  |        unsigned TRWH   :5;
                             4419 ; 202  |    } B;
                             4420 ; 203  |    int I;
                             4421 ; 204  |} flcftmr1r_type;
                             4422 ; 205  |
                             4423 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             4424 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             4425 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             4426 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             4427 ; 210  |
                             4428 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             4429 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             4430 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             4431 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             4432 ; 215  |
                             4433 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             4434 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             4435 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             4436 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             4437 ; 220  |
                             4438 ; 221  |
                             4439 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             4440 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             4441 ; 224  |
                             4442 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                             4443 ; 226  |{
                             4444 ; 227  |    struct
                             4445 ; 228  |    {
                             4446 ; 229  |        unsigned TWW    :4;
                             4447 ; 230  |        unsigned TWTO   :10;
                             4448 ; 231  |        unsigned THW    :5; 
                             4449 ; 232  |        unsigned TRAQ   :5;
                             4450 ; 233  |    } B;
                             4451 ; 234  |    int I;
                             4452 ; 235  |} flcftmr2r_type;
                             4453 ; 236  |
                             4454 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             4455 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             4456 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             4457 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             4458 ; 241  |
                             4459 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4460 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             4461 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             4462 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             4463 ; 246  |
                             4464 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             4465 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             4466 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             4467 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                             4468 ; 251  |
                             4469 ; 252  |
                             4470 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             4471 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             4472 ; 255  |
                             4473 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                             4474 ; 257  |{
                             4475 ; 258  |    struct
                             4476 ; 259  |    {
                             4477 ; 260  |        unsigned CS     :2;
                             4478 ; 261  |        int SE          :1;
                             4479 ; 262  |        int WP          :1;
                             4480 ; 263  |        int SIZE        :1;
                             4481 ; 264  |        int ICMD        :8;
                             4482 ; 265  |        int TOIE        :1;
                             4483 ; 266  |        int BPIE        :1;
                             4484 ; 267  |        int TOIRQ       :1;
                             4485 ; 268  |        int BPIRQ       :1;
                             4486 ; 269  |    } B;
                             4487 ; 270  |    int I;
                             4488 ; 271  |} flsmcr_type;
                             4489 ; 272  |
                             4490 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             4491 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             4492 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             4493 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             4494 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             4495 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             4496 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             4497 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             4498 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             4499 ; 282  |
                             4500 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             4501 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             4502 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             4503 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             4504 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                             4505 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             4506 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             4507 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             4508 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             4509 ; 292  |
                             4510 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             4511 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             4512 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             4513 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             4514 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             4515 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             4516 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             4517 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             4518 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             4519 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             4520 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             4521 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4522 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             4523 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             4524 ; 307  |
                             4525 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             4526 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             4527 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             4528 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             4529 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                             4530 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             4531 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             4532 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             4533 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             4534 ; 317  |
                             4535 ; 318  |
                             4536 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             4537 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             4538 ; 321  |
                             4539 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             4540 ; 323  |{
                             4541 ; 324  |    struct
                             4542 ; 325  |    {
                             4543 ; 326  |        unsigned TRWSU  :5;
                             4544 ; 327  |        unsigned TRPW   :6;
                             4545 ; 328  |        unsigned TWPW   :6;
                             4546 ; 329  |        unsigned TRWH   :5;
                             4547 ; 330  |    } B;
                             4548 ; 331  |    int I;
                             4549 ; 332  |} flsmtmr1r_type;
                             4550 ; 333  |
                             4551 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                             4552 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             4553 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             4554 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             4555 ; 338  |
                             4556 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             4557 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             4558 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             4559 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             4560 ; 343  |
                             4561 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             4562 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             4563 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             4564 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             4565 ; 348  |
                             4566 ; 349  |
                             4567 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             4568 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             4569 ; 352  |
                             4570 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             4571 ; 354  |{
                             4572 ; 355  |    struct
                             4573 ; 356  |    {
                             4574 ; 357  |        unsigned TWT    :6;
                             4575 ; 358  |        unsigned TWTO   :18;
                             4576 ; 359  |    } B;
                             4577 ; 360  |    int I;
                             4578 ; 361  |} flsmtmr2r_type;
                             4579 ; 362  |
                             4580 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             4581 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             4582 ; 365  |
                             4583 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4584 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             4585 ; 368  |
                             4586 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             4587 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             4588 ; 371  |
                             4589 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             4590 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             4591 ; 374  |typedef union 
                             4592 ; 375  |{
                             4593 ; 376  |  struct
                             4594 ; 377  |  {
                             4595 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             4596 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                             4597 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                             4598 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             4599 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             4600 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             4601 ; 384  |    int PAD0          :17;    
                             4602 ; 385  |  } B;
                             4603 ; 386  |  int I;
                             4604 ; 387  |} flcr2_type;
                             4605 ; 388  |
                             4606 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             4607 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             4608 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             4609 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             4610 ; 393  |
                             4611 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                             4612 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                             4613 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                             4614 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             4615 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                             4616 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                             4617 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                             4618 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                             4619 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                             4620 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                             4621 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                             4622 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             4623 ; 406  |
                             4624 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             4625 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             4626 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             4627 ; 410  |
                             4628 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             4629 ; 412  |
                             4630 ; 413  |#endif
                             4631 ; 414  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4632 
                             4634 
                             4635 ; 22   |#include "regsgpio.h"
                             4636 
                             4638 
                             4639 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             4640 ; 2    |#define __REGS_GPIO_INC 1
                             4641 ; 3    |
                             4642 ; 4    |#include "types.h"
                             4643 
                             4645 
                             4646 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4647 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4648 ; 3    |//
                             4649 ; 4    |// Filename: types.h
                             4650 ; 5    |// Description: Standard data types
                             4651 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4652 ; 7    |
                             4653 ; 8    |#ifndef _TYPES_H
                             4654 ; 9    |#define _TYPES_H
                             4655 ; 10   |
                             4656 ; 11   |// TODO:  move this outta here!
                             4657 ; 12   |#if !defined(NOERROR)
                             4658 ; 13   |#define NOERROR 0
                             4659 ; 14   |#define SUCCESS 0
                             4660 ; 15   |#endif 
                             4661 ; 16   |#if !defined(SUCCESS)
                             4662 ; 17   |#define SUCCESS  0
                             4663 ; 18   |#endif
                             4664 ; 19   |#if !defined(ERROR)
                             4665 ; 20   |#define ERROR   -1
                             4666 ; 21   |#endif
                             4667 ; 22   |#if !defined(FALSE)
                             4668 ; 23   |#define FALSE 0
                             4669 ; 24   |#endif
                             4670 ; 25   |#if !defined(TRUE)
                             4671 ; 26   |#define TRUE  1
                             4672 ; 27   |#endif
                             4673 ; 28   |
                             4674 ; 29   |#if !defined(NULL)
                             4675 ; 30   |#define NULL 0
                             4676 ; 31   |#endif
                             4677 ; 32   |
                             4678 ; 33   |#define MAX_INT     0x7FFFFF
                             4679 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4680 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4681 ; 36   |#define MAX_ULONG   (-1) 
                             4682 ; 37   |
                             4683 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4684 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4685 ; 40   |
                             4686 ; 41   |
                             4687 ; 42   |#define BYTE    unsigned char       // btVarName
                             4688 ; 43   |#define CHAR    signed char         // cVarName
                             4689 ; 44   |#define USHORT  unsigned short      // usVarName
                             4690 ; 45   |#define SHORT   unsigned short      // sVarName
                             4691 ; 46   |#define WORD    unsigned int        // wVarName
                             4692 ; 47   |#define INT     signed int          // iVarName
                             4693 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4694 ; 49   |#define LONG    signed long         // lVarName
                             4695 ; 50   |#define BOOL    unsigned int        // bVarName
                             4696 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4697 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4698 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4699 ; 54   |#define FLOAT   float               // fVarName
                             4700 ; 55   |#define DBL     double              // dVarName
                             4701 ; 56   |#define ENUM    enum                // eVarName
                             4702 ; 57   |#define CMX     _complex            // cmxVarName
                             4703 ; 58   |typedef WORD UCS3;                   // 
                             4704 ; 59   |
                             4705 ; 60   |#define UINT16  unsigned short
                             4706 ; 61   |#define UINT8   unsigned char   
                             4707 ; 62   |#define UINT32  unsigned long
                             4708 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4709 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4710 ; 65   |#define WCHAR   UINT16
                             4711 ; 66   |
                             4712 ; 67   |//UINT128 is 16 bytes or 6 words
                             4713 ; 68   |typedef struct UINT128_3500 {   
                             4714 ; 69   |    int val[6];     
                             4715 ; 70   |} UINT128_3500;
                             4716 ; 71   |
                             4717 ; 72   |#define UINT128   UINT128_3500
                             4718 ; 73   |
                             4719 ; 74   |// Little endian word packed byte strings:   
                             4720 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4721 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4722 ; 77   |// Little endian word packed byte strings:   
                             4723 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4724 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4725 ; 80   |
                             4726 ; 81   |// Declare Memory Spaces To Use When Coding
                             4727 ; 82   |// A. Sector Buffers
                             4728 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4729 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4730 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4731 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4732 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4733 ; 88   |// B. Media DDI Memory
                             4734 ; 89   |#define MEDIA_DDI_MEM _Y
                             4735 ; 90   |
                             4736 ; 91   |
                             4737 ; 92   |
                             4738 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4739 ; 94   |// Examples of circular pointers:
                             4740 ; 95   |//    INT CIRC cpiVarName
                             4741 ; 96   |//    DWORD CIRC cpdwVarName
                             4742 ; 97   |
                             4743 ; 98   |#define RETCODE INT                 // rcVarName
                             4744 ; 99   |
                             4745 ; 100  |// generic bitfield structure
                             4746 ; 101  |struct Bitfield {
                             4747 ; 102  |    unsigned int B0  :1;
                             4748 ; 103  |    unsigned int B1  :1;
                             4749 ; 104  |    unsigned int B2  :1;
                             4750 ; 105  |    unsigned int B3  :1;
                             4751 ; 106  |    unsigned int B4  :1;
                             4752 ; 107  |    unsigned int B5  :1;
                             4753 ; 108  |    unsigned int B6  :1;
                             4754 ; 109  |    unsigned int B7  :1;
                             4755 ; 110  |    unsigned int B8  :1;
                             4756 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4757 ; 112  |    unsigned int B10 :1;
                             4758 ; 113  |    unsigned int B11 :1;
                             4759 ; 114  |    unsigned int B12 :1;
                             4760 ; 115  |    unsigned int B13 :1;
                             4761 ; 116  |    unsigned int B14 :1;
                             4762 ; 117  |    unsigned int B15 :1;
                             4763 ; 118  |    unsigned int B16 :1;
                             4764 ; 119  |    unsigned int B17 :1;
                             4765 ; 120  |    unsigned int B18 :1;
                             4766 ; 121  |    unsigned int B19 :1;
                             4767 ; 122  |    unsigned int B20 :1;
                             4768 ; 123  |    unsigned int B21 :1;
                             4769 ; 124  |    unsigned int B22 :1;
                             4770 ; 125  |    unsigned int B23 :1;
                             4771 ; 126  |};
                             4772 ; 127  |
                             4773 ; 128  |union BitInt {
                             4774 ; 129  |        struct Bitfield B;
                             4775 ; 130  |        int        I;
                             4776 ; 131  |};
                             4777 ; 132  |
                             4778 ; 133  |#define MAX_MSG_LENGTH 10
                             4779 ; 134  |struct CMessage
                             4780 ; 135  |{
                             4781 ; 136  |        unsigned int m_uLength;
                             4782 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4783 ; 138  |};
                             4784 ; 139  |
                             4785 ; 140  |typedef struct {
                             4786 ; 141  |    WORD m_wLength;
                             4787 ; 142  |    WORD m_wMessage;
                             4788 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4789 ; 144  |} Message;
                             4790 ; 145  |
                             4791 ; 146  |struct MessageQueueDescriptor
                             4792 ; 147  |{
                             4793 ; 148  |        int *m_pBase;
                             4794 ; 149  |        int m_iModulo;
                             4795 ; 150  |        int m_iSize;
                             4796 ; 151  |        int *m_pHead;
                             4797 ; 152  |        int *m_pTail;
                             4798 ; 153  |};
                             4799 ; 154  |
                             4800 ; 155  |struct ModuleEntry
                             4801 ; 156  |{
                             4802 ; 157  |    int m_iSignaledEventMask;
                             4803 ; 158  |    int m_iWaitEventMask;
                             4804 ; 159  |    int m_iResourceOfCode;
                             4805 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4806 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4807 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4808 ; 163  |    int m_uTimeOutHigh;
                             4809 ; 164  |    int m_uTimeOutLow;
                             4810 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4811 ; 166  |};
                             4812 ; 167  |
                             4813 ; 168  |union WaitMask{
                             4814 ; 169  |    struct B{
                             4815 ; 170  |        unsigned int m_bNone     :1;
                             4816 ; 171  |        unsigned int m_bMessage  :1;
                             4817 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4818 ; 173  |        unsigned int m_bButton   :1;
                             4819 ; 174  |    } B;
                             4820 ; 175  |    int I;
                             4821 ; 176  |} ;
                             4822 ; 177  |
                             4823 ; 178  |
                             4824 ; 179  |struct Button {
                             4825 ; 180  |        WORD wButtonEvent;
                             4826 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4827 ; 182  |};
                             4828 ; 183  |
                             4829 ; 184  |struct Message {
                             4830 ; 185  |        WORD wMsgLength;
                             4831 ; 186  |        WORD wMsgCommand;
                             4832 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4833 ; 188  |};
                             4834 ; 189  |
                             4835 ; 190  |union EventTypes {
                             4836 ; 191  |        struct CMessage msg;
                             4837 ; 192  |        struct Button Button ;
                             4838 ; 193  |        struct Message Message;
                             4839 ; 194  |};
                             4840 ; 195  |
                             4841 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4842 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4843 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4844 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4845 ; 200  |
                             4846 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4847 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4848 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4849 ; 204  |
                             4850 ; 205  |#if DEBUG
                             4851 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4852 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4853 ; 208  |#else 
                             4854 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4855 ; 210  |#define DebugBuildAssert(x)    
                             4856 ; 211  |#endif
                             4857 ; 212  |
                             4858 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4859 ; 214  |//  #pragma asm
                             4860 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4861 ; 216  |//  #pragma endasm
                             4862 ; 217  |
                             4863 ; 218  |
                             4864 ; 219  |#ifdef COLOR_262K
                             4865 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4866 ; 221  |#elif defined(COLOR_65K)
                             4867 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4868 ; 223  |#else
                             4869 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4870 ; 225  |#endif
                             4871 ; 226  |    
                             4872 ; 227  |#endif // #ifndef _TYPES_H
                             4873 
                             4875 
                             4876 ; 5    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4877 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             4878 ; 7    |//  Interrupt Collector Registers
                             4879 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             4880 ; 9    |
                             4881 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             4882 ; 11   |
                             4883 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             4884 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                             4885 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             4886 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             4887 ; 16   |
                             4888 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             4889 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             4890 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             4891 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             4892 ; 21   |
                             4893 ; 22   |#define HW_GPB_GPENR 0
                             4894 ; 23   |#define HW_GPB_GPDOR 1
                             4895 ; 24   |#define HW_GPB_GPDIR 2
                             4896 ; 25   |#define HW_GPB_GPDOER 3
                             4897 ; 26   |#define HW_GPB_GPIPENR 4
                             4898 ; 27   |#define HW_GPB_GPIENR 5
                             4899 ; 28   |#define HW_GPB_GPILVLR 6
                             4900 ; 29   |#define HW_GPB_GPIPOLR 7
                             4901 ; 30   |#define HW_GPB_GPISTATR 8
                             4902 ; 31   |#define HW_GPB_GPPWR 9
                             4903 ; 32   |#define HW_GPB_GP8MA 10
                             4904 ; 33   |
                             4905 ; 34   |
                             4906 ; 35   |
                             4907 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             4908 ; 37   |//  GPIO Register Bit Positions
                             4909 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             4910 ; 39   |{
                             4911 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             4912 ; 41   |    unsigned int I;
                             4913 ; 42   |    unsigned int U;
                             4914 ; 43   |} gpr_type;
                             4915 ; 44   |
                             4916 ; 45   |#define HW_GP_B0_BITPOS 0
                             4917 ; 46   |#define HW_GP_B1_BITPOS 1
                             4918 ; 47   |#define HW_GP_B2_BITPOS 2
                             4919 ; 48   |#define HW_GP_B3_BITPOS 3
                             4920 ; 49   |#define HW_GP_B4_BITPOS 4
                             4921 ; 50   |#define HW_GP_B5_BITPOS 5
                             4922 ; 51   |#define HW_GP_B6_BITPOS 6
                             4923 ; 52   |#define HW_GP_B7_BITPOS 7
                             4924 ; 53   |#define HW_GP_B8_BITPOS 8
                             4925 ; 54   |#define HW_GP_B9_BITPOS 9
                             4926 ; 55   |#define HW_GP_B10_BITPOS 10
                             4927 ; 56   |#define HW_GP_B11_BITPOS 11
                             4928 ; 57   |#define HW_GP_B12_BITPOS 12
                             4929 ; 58   |#define HW_GP_B13_BITPOS 13
                             4930 ; 59   |#define HW_GP_B14_BITPOS 14
                             4931 ; 60   |#define HW_GP_B15_BITPOS 15
                             4932 ; 61   |#define HW_GP_B16_BITPOS 16
                             4933 ; 62   |#define HW_GP_B17_BITPOS 17
                             4934 ; 63   |#define HW_GP_B18_BITPOS 18
                             4935 ; 64   |#define HW_GP_B19_BITPOS 19
                             4936 ; 65   |#define HW_GP_B20_BITPOS 20
                             4937 ; 66   |#define HW_GP_B21_BITPOS 21
                             4938 ; 67   |#define HW_GP_B22_BITPOS 22
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4939 ; 68   |#define HW_GP_B23_BITPOS 23
                             4940 ; 69   |
                             4941 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             4942 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                             4943 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             4944 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             4945 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             4946 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                             4947 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             4948 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             4949 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             4950 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             4951 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             4952 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             4953 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             4954 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             4955 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             4956 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             4957 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                             4958 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             4959 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                             4960 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             4961 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             4962 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                             4963 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             4964 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             4965 ; 94   |
                             4966 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             4967 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                             4968 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             4969 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             4970 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             4971 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             4972 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             4973 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             4974 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             4975 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             4976 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             4977 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             4978 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             4979 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             4980 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             4981 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             4982 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                             4983 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             4984 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             4985 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             4986 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             4987 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             4988 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             4989 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             4990 ; 119  |
                             4991 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             4992 ; 121  |//  GPIO 8mA Register Bit Positions
                             4993 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             4994 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             4995 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             4996 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             4997 ; 126  |
                             4998 ; 127  |
                             4999 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             5000 ; 129  |//  Logical GPIO numbers
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5001 ; 130  |#define HW_GPIO_000 0
                             5002 ; 131  |#define HW_GPIO_001 1
                             5003 ; 132  |#define HW_GPIO_002 2
                             5004 ; 133  |#define HW_GPIO_003 3
                             5005 ; 134  |#define HW_GPIO_004 4
                             5006 ; 135  |#define HW_GPIO_005 5
                             5007 ; 136  |#define HW_GPIO_006 6
                             5008 ; 137  |#define HW_GPIO_007 7
                             5009 ; 138  |#define HW_GPIO_008 8
                             5010 ; 139  |#define HW_GPIO_009 9
                             5011 ; 140  |#define HW_GPIO_010 10
                             5012 ; 141  |#define HW_GPIO_011 11
                             5013 ; 142  |#define HW_GPIO_012 12
                             5014 ; 143  |#define HW_GPIO_013 13
                             5015 ; 144  |#define HW_GPIO_014 14
                             5016 ; 145  |#define HW_GPIO_015 15
                             5017 ; 146  |#define HW_GPIO_016 16
                             5018 ; 147  |#define HW_GPIO_017 17
                             5019 ; 148  |#define HW_GPIO_018 18
                             5020 ; 149  |#define HW_GPIO_019 19
                             5021 ; 150  |#define HW_GPIO_020 20
                             5022 ; 151  |#define HW_GPIO_021 21
                             5023 ; 152  |#define HW_GPIO_022 22
                             5024 ; 153  |#define HW_GPIO_023 23
                             5025 ; 154  |#define HW_GPIO_024 24
                             5026 ; 155  |#define HW_GPIO_025 25
                             5027 ; 156  |#define HW_GPIO_026 26
                             5028 ; 157  |#define HW_GPIO_027 27
                             5029 ; 158  |#define HW_GPIO_028 28
                             5030 ; 159  |#define HW_GPIO_029 29
                             5031 ; 160  |#define HW_GPIO_030 30
                             5032 ; 161  |#define HW_GPIO_031 31
                             5033 ; 162  |#define HW_GPIO_032 32
                             5034 ; 163  |#define HW_GPIO_033 33
                             5035 ; 164  |#define HW_GPIO_034 34
                             5036 ; 165  |#define HW_GPIO_035 35
                             5037 ; 166  |#define HW_GPIO_036 36
                             5038 ; 167  |#define HW_GPIO_037 37
                             5039 ; 168  |#define HW_GPIO_038 38
                             5040 ; 169  |#define HW_GPIO_039 39
                             5041 ; 170  |#define HW_GPIO_040 40
                             5042 ; 171  |#define HW_GPIO_041 41
                             5043 ; 172  |#define HW_GPIO_042 42
                             5044 ; 173  |#define HW_GPIO_043 43
                             5045 ; 174  |#define HW_GPIO_044 44
                             5046 ; 175  |#define HW_GPIO_045 45
                             5047 ; 176  |#define HW_GPIO_046 46
                             5048 ; 177  |#define HW_GPIO_047 47
                             5049 ; 178  |#define HW_GPIO_048 48
                             5050 ; 179  |#define HW_GPIO_049 49
                             5051 ; 180  |#define HW_GPIO_050 50
                             5052 ; 181  |#define HW_GPIO_051 51
                             5053 ; 182  |#define HW_GPIO_052 52
                             5054 ; 183  |#define HW_GPIO_053 53
                             5055 ; 184  |#define HW_GPIO_054 54
                             5056 ; 185  |#define HW_GPIO_055 55
                             5057 ; 186  |#define HW_GPIO_056 56
                             5058 ; 187  |#define HW_GPIO_057 57
                             5059 ; 188  |#define HW_GPIO_058 58
                             5060 ; 189  |#define HW_GPIO_059 59
                             5061 ; 190  |#define HW_GPIO_060 60
                             5062 ; 191  |#define HW_GPIO_061 61
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5063 ; 192  |#define HW_GPIO_062 62
                             5064 ; 193  |#define HW_GPIO_063 63
                             5065 ; 194  |#define HW_GPIO_064 64
                             5066 ; 195  |#define HW_GPIO_065 65
                             5067 ; 196  |#define HW_GPIO_066 66
                             5068 ; 197  |#define HW_GPIO_067 67
                             5069 ; 198  |#define HW_GPIO_068 68
                             5070 ; 199  |#define HW_GPIO_069 69
                             5071 ; 200  |#define HW_GPIO_070 70
                             5072 ; 201  |#define HW_GPIO_071 71
                             5073 ; 202  |#define HW_GPIO_072 72
                             5074 ; 203  |#define HW_GPIO_073 73
                             5075 ; 204  |#define HW_GPIO_074 74
                             5076 ; 205  |#define HW_GPIO_075 75
                             5077 ; 206  |#define HW_GPIO_076 76
                             5078 ; 207  |#define HW_GPIO_077 77
                             5079 ; 208  |#define HW_GPIO_078 78
                             5080 ; 209  |#define HW_GPIO_079 79
                             5081 ; 210  |#define HW_GPIO_080 80
                             5082 ; 211  |#define HW_GPIO_081 81
                             5083 ; 212  |#define HW_GPIO_082 82
                             5084 ; 213  |#define HW_GPIO_083 83
                             5085 ; 214  |#define HW_GPIO_084 84
                             5086 ; 215  |#define HW_GPIO_085 85
                             5087 ; 216  |#define HW_GPIO_086 86
                             5088 ; 217  |#define HW_GPIO_087 87
                             5089 ; 218  |#define HW_GPIO_088 88
                             5090 ; 219  |#define HW_GPIO_089 89
                             5091 ; 220  |#define HW_GPIO_090 90
                             5092 ; 221  |#define HW_GPIO_091 91
                             5093 ; 222  |#define HW_GPIO_092 92
                             5094 ; 223  |#define HW_GPIO_093 93
                             5095 ; 224  |#define HW_GPIO_094 94
                             5096 ; 225  |#define HW_GPIO_095 95
                             5097 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                             5098 ; 227  |
                             5099 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                             5100 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                             5101 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                             5102 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                             5103 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                             5104 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                             5105 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                             5106 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                             5107 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                             5108 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5109 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                             5110 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                             5111 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5112 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                             5113 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                             5114 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                             5115 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                             5116 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                             5117 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                             5118 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                             5119 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5120 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                             5121 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             5122 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             5123 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             5124 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             5125 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             5126 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             5127 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             5128 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             5129 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             5130 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5131 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                             5132 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             5133 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             5134 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             5135 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             5136 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             5137 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             5138 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             5139 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             5140 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             5141 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5142 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                             5143 ; 272  |
                             5144 ; 273  |#endif
                             5145 ; 274  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5146 
                             5148 
                             5149 ; 23   |#include "regsi2c.h"
                             5150 
                             5152 
                             5153 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             5154 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             5155 ; 3    |// Filename: regsI2C.inc
                             5156 ; 4    |// Description: Register definitions for GPFLASH interface
                             5157 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5158 ; 6    |// The following naming conventions are followed in this file.
                             5159 ; 7    |// All registers are named using the format...
                             5160 ; 8    |//     HW_<module>_<regname>
                             5161 ; 9    |// where <module> is the module name which can be any of the following...
                             5162 ; 10   |//     USB20
                             5163 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             5164 ; 12   |// module name includes a number starting from 0 for the first instance of
                             5165 ; 13   |// that module)
                             5166 ; 14   |// <regname> is the specific register within that module
                             5167 ; 15   |// We also define the following...
                             5168 ; 16   |//     HW_<module>_<regname>_BITPOS
                             5169 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             5170 ; 18   |//     HW_<module>_<regname>_SETMASK
                             5171 ; 19   |// which does something else, and
                             5172 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             5173 ; 21   |// which does something else.
                             5174 ; 22   |// Other rules
                             5175 ; 23   |//     All caps
                             5176 ; 24   |//     Numeric identifiers start at 0
                             5177 ; 25   |#if !(defined(regsi2cinc))
                             5178 ; 26   |#define regsi2cinc 1
                             5179 ; 27   |
                             5180 ; 28   |#include "types.h"
                             5181 
                             5183 
                             5184 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5185 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5186 ; 3    |//
                             5187 ; 4    |// Filename: types.h
                             5188 ; 5    |// Description: Standard data types
                             5189 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5190 ; 7    |
                             5191 ; 8    |#ifndef _TYPES_H
                             5192 ; 9    |#define _TYPES_H
                             5193 ; 10   |
                             5194 ; 11   |// TODO:  move this outta here!
                             5195 ; 12   |#if !defined(NOERROR)
                             5196 ; 13   |#define NOERROR 0
                             5197 ; 14   |#define SUCCESS 0
                             5198 ; 15   |#endif 
                             5199 ; 16   |#if !defined(SUCCESS)
                             5200 ; 17   |#define SUCCESS  0
                             5201 ; 18   |#endif
                             5202 ; 19   |#if !defined(ERROR)
                             5203 ; 20   |#define ERROR   -1
                             5204 ; 21   |#endif
                             5205 ; 22   |#if !defined(FALSE)
                             5206 ; 23   |#define FALSE 0
                             5207 ; 24   |#endif
                             5208 ; 25   |#if !defined(TRUE)
                             5209 ; 26   |#define TRUE  1
                             5210 ; 27   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5211 ; 28   |
                             5212 ; 29   |#if !defined(NULL)
                             5213 ; 30   |#define NULL 0
                             5214 ; 31   |#endif
                             5215 ; 32   |
                             5216 ; 33   |#define MAX_INT     0x7FFFFF
                             5217 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5218 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5219 ; 36   |#define MAX_ULONG   (-1) 
                             5220 ; 37   |
                             5221 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5222 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5223 ; 40   |
                             5224 ; 41   |
                             5225 ; 42   |#define BYTE    unsigned char       // btVarName
                             5226 ; 43   |#define CHAR    signed char         // cVarName
                             5227 ; 44   |#define USHORT  unsigned short      // usVarName
                             5228 ; 45   |#define SHORT   unsigned short      // sVarName
                             5229 ; 46   |#define WORD    unsigned int        // wVarName
                             5230 ; 47   |#define INT     signed int          // iVarName
                             5231 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5232 ; 49   |#define LONG    signed long         // lVarName
                             5233 ; 50   |#define BOOL    unsigned int        // bVarName
                             5234 ; 51   |#define FRACT   _fract              // frVarName
                             5235 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5236 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5237 ; 54   |#define FLOAT   float               // fVarName
                             5238 ; 55   |#define DBL     double              // dVarName
                             5239 ; 56   |#define ENUM    enum                // eVarName
                             5240 ; 57   |#define CMX     _complex            // cmxVarName
                             5241 ; 58   |typedef WORD UCS3;                   // 
                             5242 ; 59   |
                             5243 ; 60   |#define UINT16  unsigned short
                             5244 ; 61   |#define UINT8   unsigned char   
                             5245 ; 62   |#define UINT32  unsigned long
                             5246 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5247 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5248 ; 65   |#define WCHAR   UINT16
                             5249 ; 66   |
                             5250 ; 67   |//UINT128 is 16 bytes or 6 words
                             5251 ; 68   |typedef struct UINT128_3500 {   
                             5252 ; 69   |    int val[6];     
                             5253 ; 70   |} UINT128_3500;
                             5254 ; 71   |
                             5255 ; 72   |#define UINT128   UINT128_3500
                             5256 ; 73   |
                             5257 ; 74   |// Little endian word packed byte strings:   
                             5258 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5259 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5260 ; 77   |// Little endian word packed byte strings:   
                             5261 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5262 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5263 ; 80   |
                             5264 ; 81   |// Declare Memory Spaces To Use When Coding
                             5265 ; 82   |// A. Sector Buffers
                             5266 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5267 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5268 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5269 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5270 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5271 ; 88   |// B. Media DDI Memory
                             5272 ; 89   |#define MEDIA_DDI_MEM _Y
                             5273 ; 90   |
                             5274 ; 91   |
                             5275 ; 92   |
                             5276 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5277 ; 94   |// Examples of circular pointers:
                             5278 ; 95   |//    INT CIRC cpiVarName
                             5279 ; 96   |//    DWORD CIRC cpdwVarName
                             5280 ; 97   |
                             5281 ; 98   |#define RETCODE INT                 // rcVarName
                             5282 ; 99   |
                             5283 ; 100  |// generic bitfield structure
                             5284 ; 101  |struct Bitfield {
                             5285 ; 102  |    unsigned int B0  :1;
                             5286 ; 103  |    unsigned int B1  :1;
                             5287 ; 104  |    unsigned int B2  :1;
                             5288 ; 105  |    unsigned int B3  :1;
                             5289 ; 106  |    unsigned int B4  :1;
                             5290 ; 107  |    unsigned int B5  :1;
                             5291 ; 108  |    unsigned int B6  :1;
                             5292 ; 109  |    unsigned int B7  :1;
                             5293 ; 110  |    unsigned int B8  :1;
                             5294 ; 111  |    unsigned int B9  :1;
                             5295 ; 112  |    unsigned int B10 :1;
                             5296 ; 113  |    unsigned int B11 :1;
                             5297 ; 114  |    unsigned int B12 :1;
                             5298 ; 115  |    unsigned int B13 :1;
                             5299 ; 116  |    unsigned int B14 :1;
                             5300 ; 117  |    unsigned int B15 :1;
                             5301 ; 118  |    unsigned int B16 :1;
                             5302 ; 119  |    unsigned int B17 :1;
                             5303 ; 120  |    unsigned int B18 :1;
                             5304 ; 121  |    unsigned int B19 :1;
                             5305 ; 122  |    unsigned int B20 :1;
                             5306 ; 123  |    unsigned int B21 :1;
                             5307 ; 124  |    unsigned int B22 :1;
                             5308 ; 125  |    unsigned int B23 :1;
                             5309 ; 126  |};
                             5310 ; 127  |
                             5311 ; 128  |union BitInt {
                             5312 ; 129  |        struct Bitfield B;
                             5313 ; 130  |        int        I;
                             5314 ; 131  |};
                             5315 ; 132  |
                             5316 ; 133  |#define MAX_MSG_LENGTH 10
                             5317 ; 134  |struct CMessage
                             5318 ; 135  |{
                             5319 ; 136  |        unsigned int m_uLength;
                             5320 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5321 ; 138  |};
                             5322 ; 139  |
                             5323 ; 140  |typedef struct {
                             5324 ; 141  |    WORD m_wLength;
                             5325 ; 142  |    WORD m_wMessage;
                             5326 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5327 ; 144  |} Message;
                             5328 ; 145  |
                             5329 ; 146  |struct MessageQueueDescriptor
                             5330 ; 147  |{
                             5331 ; 148  |        int *m_pBase;
                             5332 ; 149  |        int m_iModulo;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5333 ; 150  |        int m_iSize;
                             5334 ; 151  |        int *m_pHead;
                             5335 ; 152  |        int *m_pTail;
                             5336 ; 153  |};
                             5337 ; 154  |
                             5338 ; 155  |struct ModuleEntry
                             5339 ; 156  |{
                             5340 ; 157  |    int m_iSignaledEventMask;
                             5341 ; 158  |    int m_iWaitEventMask;
                             5342 ; 159  |    int m_iResourceOfCode;
                             5343 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5344 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5345 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5346 ; 163  |    int m_uTimeOutHigh;
                             5347 ; 164  |    int m_uTimeOutLow;
                             5348 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5349 ; 166  |};
                             5350 ; 167  |
                             5351 ; 168  |union WaitMask{
                             5352 ; 169  |    struct B{
                             5353 ; 170  |        unsigned int m_bNone     :1;
                             5354 ; 171  |        unsigned int m_bMessage  :1;
                             5355 ; 172  |        unsigned int m_bTimer    :1;
                             5356 ; 173  |        unsigned int m_bButton   :1;
                             5357 ; 174  |    } B;
                             5358 ; 175  |    int I;
                             5359 ; 176  |} ;
                             5360 ; 177  |
                             5361 ; 178  |
                             5362 ; 179  |struct Button {
                             5363 ; 180  |        WORD wButtonEvent;
                             5364 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5365 ; 182  |};
                             5366 ; 183  |
                             5367 ; 184  |struct Message {
                             5368 ; 185  |        WORD wMsgLength;
                             5369 ; 186  |        WORD wMsgCommand;
                             5370 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5371 ; 188  |};
                             5372 ; 189  |
                             5373 ; 190  |union EventTypes {
                             5374 ; 191  |        struct CMessage msg;
                             5375 ; 192  |        struct Button Button ;
                             5376 ; 193  |        struct Message Message;
                             5377 ; 194  |};
                             5378 ; 195  |
                             5379 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5380 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5381 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5382 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5383 ; 200  |
                             5384 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5385 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5386 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5387 ; 204  |
                             5388 ; 205  |#if DEBUG
                             5389 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5390 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5391 ; 208  |#else 
                             5392 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5393 ; 210  |#define DebugBuildAssert(x)    
                             5394 ; 211  |#endif
                             5395 ; 212  |
                             5396 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5397 ; 214  |//  #pragma asm
                             5398 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5399 ; 216  |//  #pragma endasm
                             5400 ; 217  |
                             5401 ; 218  |
                             5402 ; 219  |#ifdef COLOR_262K
                             5403 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5404 ; 221  |#elif defined(COLOR_65K)
                             5405 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5406 ; 223  |#else
                             5407 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5408 ; 225  |#endif
                             5409 ; 226  |    
                             5410 ; 227  |#endif // #ifndef _TYPES_H
                             5411 
                             5413 
                             5414 ; 29   |
                             5415 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                             5416 ; 31   |////   I2C STMP Registers
                             5417 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                             5418 ; 33   |
                             5419 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                             5420 ; 35   |
                             5421 ; 36   |
                             5422 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                             5423 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                             5424 ; 39   |
                             5425 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                             5426 ; 41   |
                             5427 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                             5428 ; 43   |
                             5429 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                             5430 ; 45   |
                             5431 ; 46   |typedef union               /* I2C Clock Divider Register */
                             5432 ; 47   |{
                             5433 ; 48   |    struct {
                             5434 ; 49   |        int                :1; 
                             5435 ; 50   |        unsigned FACT      :8;
                             5436 ; 51   |    } B;
                             5437 ; 52   |    int I;
                             5438 ; 53   |    unsigned U;
                             5439 ; 54   |} i2cdivr_type;
                             5440 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                             5441 ; 56   |
                             5442 ; 57   |
                             5443 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                             5444 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                             5445 ; 60   |
                             5446 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                             5447 ; 62   |
                             5448 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                             5449 ; 64   |
                             5450 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                             5451 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5452 ; 67   |typedef union               /* I2C Data Register */
                             5453 ; 68   |{
                             5454 ; 69   |    struct {
                             5455 ; 70   |         unsigned DATA :24; 
                             5456 ; 71   |    } B;
                             5457 ; 72   |    int I;
                             5458 ; 73   |    unsigned U;
                             5459 ; 74   |} i2cdatr_type;
                             5460 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                             5461 ; 76   |
                             5462 ; 77   |
                             5463 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                             5464 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                             5465 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                             5466 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                             5467 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                             5468 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                             5469 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                             5470 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                             5471 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                             5472 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                             5473 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                             5474 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                             5475 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                             5476 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                             5477 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                             5478 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                             5479 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                             5480 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                             5481 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                             5482 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                             5483 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                             5484 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                             5485 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                             5486 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                             5487 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                             5488 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                             5489 ; 104  |
                             5490 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                             5491 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                             5492 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                             5493 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                             5494 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                             5495 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                             5496 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                             5497 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                             5498 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                             5499 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                             5500 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                             5501 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                             5502 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                             5503 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                             5504 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                             5505 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                             5506 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                             5507 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                             5508 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                             5509 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                             5510 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                             5511 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                             5512 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5513 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                             5514 ; 129  |
                             5515 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                             5516 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                             5517 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                             5518 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                             5519 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                             5520 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                             5521 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                             5522 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                             5523 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                             5524 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                             5525 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                             5526 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                             5527 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                             5528 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                             5529 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                             5530 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                             5531 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                             5532 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                             5533 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                             5534 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                             5535 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                             5536 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                             5537 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                             5538 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                             5539 ; 154  |
                             5540 ; 155  |typedef union               /* I2C Control Register         */
                             5541 ; 156  |{
                             5542 ; 157  |    struct {
                             5543 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                             5544 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                             5545 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                             5546 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                             5547 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                             5548 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                             5549 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                             5550 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                             5551 ; 166  |       int RWN         :1; /* Read/Not Write           */
                             5552 ; 167  |       unsigned WL     :2; /* Word Length              */
                             5553 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                             5554 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                             5555 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                             5556 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                             5557 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                             5558 ; 173  |        int LWORD       :1; /* Last Word                */
                             5559 ; 174  |        int SUBA        :1; /* Sub Address              */
                             5560 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                             5561 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                             5562 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                             5563 ; 178  |    } B;
                             5564 ; 179  |    int I;
                             5565 ; 180  |    unsigned U;
                             5566 ; 181  |} i2ccsr_type;
                             5567 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                             5568 ; 183  |
                             5569 ; 184  |#endif
                             5570 
                             5572 
                             5573 ; 24   |#include "regsi2s.h"
                             5574 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5576 
                             5577 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             5578 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             5579 ; 3    |// Filename: regsi2s.inc
                             5580 ; 4    |// Description: Register definitions for I2S interface
                             5581 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5582 ; 6    |// The following naming conventions are followed in this file.
                             5583 ; 7    |// All registers are named using the format...
                             5584 ; 8    |//     HW_<module>_<regname>
                             5585 ; 9    |// where <module> is the module name which can be any of the following...
                             5586 ; 10   |//     USB20
                             5587 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             5588 ; 12   |// module name includes a number starting from 0 for the first instance of
                             5589 ; 13   |// that module)
                             5590 ; 14   |// <regname> is the specific register within that module
                             5591 ; 15   |// We also define the following...
                             5592 ; 16   |//     HW_<module>_<regname>_BITPOS
                             5593 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             5594 ; 18   |//     HW_<module>_<regname>_SETMASK
                             5595 ; 19   |// which does something else, and
                             5596 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             5597 ; 21   |// which does something else.
                             5598 ; 22   |// Other rules
                             5599 ; 23   |//     All caps
                             5600 ; 24   |//     Numeric identifiers start at 0
                             5601 ; 25   |#if !(defined(regsi2sinc))
                             5602 ; 26   |#define regsi2sinc 1
                             5603 ; 27   |
                             5604 ; 28   |#include "types.h"
                             5605 
                             5607 
                             5608 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5609 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5610 ; 3    |//
                             5611 ; 4    |// Filename: types.h
                             5612 ; 5    |// Description: Standard data types
                             5613 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5614 ; 7    |
                             5615 ; 8    |#ifndef _TYPES_H
                             5616 ; 9    |#define _TYPES_H
                             5617 ; 10   |
                             5618 ; 11   |// TODO:  move this outta here!
                             5619 ; 12   |#if !defined(NOERROR)
                             5620 ; 13   |#define NOERROR 0
                             5621 ; 14   |#define SUCCESS 0
                             5622 ; 15   |#endif 
                             5623 ; 16   |#if !defined(SUCCESS)
                             5624 ; 17   |#define SUCCESS  0
                             5625 ; 18   |#endif
                             5626 ; 19   |#if !defined(ERROR)
                             5627 ; 20   |#define ERROR   -1
                             5628 ; 21   |#endif
                             5629 ; 22   |#if !defined(FALSE)
                             5630 ; 23   |#define FALSE 0
                             5631 ; 24   |#endif
                             5632 ; 25   |#if !defined(TRUE)
                             5633 ; 26   |#define TRUE  1
                             5634 ; 27   |#endif
                             5635 ; 28   |
                             5636 ; 29   |#if !defined(NULL)
                             5637 ; 30   |#define NULL 0
                             5638 ; 31   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5639 ; 32   |
                             5640 ; 33   |#define MAX_INT     0x7FFFFF
                             5641 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5642 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5643 ; 36   |#define MAX_ULONG   (-1) 
                             5644 ; 37   |
                             5645 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5646 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5647 ; 40   |
                             5648 ; 41   |
                             5649 ; 42   |#define BYTE    unsigned char       // btVarName
                             5650 ; 43   |#define CHAR    signed char         // cVarName
                             5651 ; 44   |#define USHORT  unsigned short      // usVarName
                             5652 ; 45   |#define SHORT   unsigned short      // sVarName
                             5653 ; 46   |#define WORD    unsigned int        // wVarName
                             5654 ; 47   |#define INT     signed int          // iVarName
                             5655 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5656 ; 49   |#define LONG    signed long         // lVarName
                             5657 ; 50   |#define BOOL    unsigned int        // bVarName
                             5658 ; 51   |#define FRACT   _fract              // frVarName
                             5659 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5660 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5661 ; 54   |#define FLOAT   float               // fVarName
                             5662 ; 55   |#define DBL     double              // dVarName
                             5663 ; 56   |#define ENUM    enum                // eVarName
                             5664 ; 57   |#define CMX     _complex            // cmxVarName
                             5665 ; 58   |typedef WORD UCS3;                   // 
                             5666 ; 59   |
                             5667 ; 60   |#define UINT16  unsigned short
                             5668 ; 61   |#define UINT8   unsigned char   
                             5669 ; 62   |#define UINT32  unsigned long
                             5670 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5671 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5672 ; 65   |#define WCHAR   UINT16
                             5673 ; 66   |
                             5674 ; 67   |//UINT128 is 16 bytes or 6 words
                             5675 ; 68   |typedef struct UINT128_3500 {   
                             5676 ; 69   |    int val[6];     
                             5677 ; 70   |} UINT128_3500;
                             5678 ; 71   |
                             5679 ; 72   |#define UINT128   UINT128_3500
                             5680 ; 73   |
                             5681 ; 74   |// Little endian word packed byte strings:   
                             5682 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5683 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5684 ; 77   |// Little endian word packed byte strings:   
                             5685 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5686 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5687 ; 80   |
                             5688 ; 81   |// Declare Memory Spaces To Use When Coding
                             5689 ; 82   |// A. Sector Buffers
                             5690 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5691 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5692 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5693 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5694 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5695 ; 88   |// B. Media DDI Memory
                             5696 ; 89   |#define MEDIA_DDI_MEM _Y
                             5697 ; 90   |
                             5698 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5699 ; 92   |
                             5700 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5701 ; 94   |// Examples of circular pointers:
                             5702 ; 95   |//    INT CIRC cpiVarName
                             5703 ; 96   |//    DWORD CIRC cpdwVarName
                             5704 ; 97   |
                             5705 ; 98   |#define RETCODE INT                 // rcVarName
                             5706 ; 99   |
                             5707 ; 100  |// generic bitfield structure
                             5708 ; 101  |struct Bitfield {
                             5709 ; 102  |    unsigned int B0  :1;
                             5710 ; 103  |    unsigned int B1  :1;
                             5711 ; 104  |    unsigned int B2  :1;
                             5712 ; 105  |    unsigned int B3  :1;
                             5713 ; 106  |    unsigned int B4  :1;
                             5714 ; 107  |    unsigned int B5  :1;
                             5715 ; 108  |    unsigned int B6  :1;
                             5716 ; 109  |    unsigned int B7  :1;
                             5717 ; 110  |    unsigned int B8  :1;
                             5718 ; 111  |    unsigned int B9  :1;
                             5719 ; 112  |    unsigned int B10 :1;
                             5720 ; 113  |    unsigned int B11 :1;
                             5721 ; 114  |    unsigned int B12 :1;
                             5722 ; 115  |    unsigned int B13 :1;
                             5723 ; 116  |    unsigned int B14 :1;
                             5724 ; 117  |    unsigned int B15 :1;
                             5725 ; 118  |    unsigned int B16 :1;
                             5726 ; 119  |    unsigned int B17 :1;
                             5727 ; 120  |    unsigned int B18 :1;
                             5728 ; 121  |    unsigned int B19 :1;
                             5729 ; 122  |    unsigned int B20 :1;
                             5730 ; 123  |    unsigned int B21 :1;
                             5731 ; 124  |    unsigned int B22 :1;
                             5732 ; 125  |    unsigned int B23 :1;
                             5733 ; 126  |};
                             5734 ; 127  |
                             5735 ; 128  |union BitInt {
                             5736 ; 129  |        struct Bitfield B;
                             5737 ; 130  |        int        I;
                             5738 ; 131  |};
                             5739 ; 132  |
                             5740 ; 133  |#define MAX_MSG_LENGTH 10
                             5741 ; 134  |struct CMessage
                             5742 ; 135  |{
                             5743 ; 136  |        unsigned int m_uLength;
                             5744 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5745 ; 138  |};
                             5746 ; 139  |
                             5747 ; 140  |typedef struct {
                             5748 ; 141  |    WORD m_wLength;
                             5749 ; 142  |    WORD m_wMessage;
                             5750 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5751 ; 144  |} Message;
                             5752 ; 145  |
                             5753 ; 146  |struct MessageQueueDescriptor
                             5754 ; 147  |{
                             5755 ; 148  |        int *m_pBase;
                             5756 ; 149  |        int m_iModulo;
                             5757 ; 150  |        int m_iSize;
                             5758 ; 151  |        int *m_pHead;
                             5759 ; 152  |        int *m_pTail;
                             5760 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5761 ; 154  |
                             5762 ; 155  |struct ModuleEntry
                             5763 ; 156  |{
                             5764 ; 157  |    int m_iSignaledEventMask;
                             5765 ; 158  |    int m_iWaitEventMask;
                             5766 ; 159  |    int m_iResourceOfCode;
                             5767 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5768 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5769 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5770 ; 163  |    int m_uTimeOutHigh;
                             5771 ; 164  |    int m_uTimeOutLow;
                             5772 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5773 ; 166  |};
                             5774 ; 167  |
                             5775 ; 168  |union WaitMask{
                             5776 ; 169  |    struct B{
                             5777 ; 170  |        unsigned int m_bNone     :1;
                             5778 ; 171  |        unsigned int m_bMessage  :1;
                             5779 ; 172  |        unsigned int m_bTimer    :1;
                             5780 ; 173  |        unsigned int m_bButton   :1;
                             5781 ; 174  |    } B;
                             5782 ; 175  |    int I;
                             5783 ; 176  |} ;
                             5784 ; 177  |
                             5785 ; 178  |
                             5786 ; 179  |struct Button {
                             5787 ; 180  |        WORD wButtonEvent;
                             5788 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5789 ; 182  |};
                             5790 ; 183  |
                             5791 ; 184  |struct Message {
                             5792 ; 185  |        WORD wMsgLength;
                             5793 ; 186  |        WORD wMsgCommand;
                             5794 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5795 ; 188  |};
                             5796 ; 189  |
                             5797 ; 190  |union EventTypes {
                             5798 ; 191  |        struct CMessage msg;
                             5799 ; 192  |        struct Button Button ;
                             5800 ; 193  |        struct Message Message;
                             5801 ; 194  |};
                             5802 ; 195  |
                             5803 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5804 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5805 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5806 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5807 ; 200  |
                             5808 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5809 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5810 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5811 ; 204  |
                             5812 ; 205  |#if DEBUG
                             5813 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5814 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5815 ; 208  |#else 
                             5816 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5817 ; 210  |#define DebugBuildAssert(x)    
                             5818 ; 211  |#endif
                             5819 ; 212  |
                             5820 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5821 ; 214  |//  #pragma asm
                             5822 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5823 ; 216  |//  #pragma endasm
                             5824 ; 217  |
                             5825 ; 218  |
                             5826 ; 219  |#ifdef COLOR_262K
                             5827 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5828 ; 221  |#elif defined(COLOR_65K)
                             5829 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5830 ; 223  |#else
                             5831 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5832 ; 225  |#endif
                             5833 ; 226  |    
                             5834 ; 227  |#endif // #ifndef _TYPES_H
                             5835 
                             5837 
                             5838 ; 29   |
                             5839 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                             5840 ; 31   |////  I2S Registers (SAI)
                             5841 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                             5842 ; 33   |
                             5843 ; 34   |
                             5844 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                             5845 ; 36   |
                             5846 ; 37   |
                             5847 ; 38   |
                             5848 ; 39   |
                             5849 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                             5850 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                             5851 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                             5852 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                             5853 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                             5854 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                             5855 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                             5856 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                             5857 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                             5858 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                             5859 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                             5860 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                             5861 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                             5862 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                             5863 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                             5864 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                             5865 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                             5866 ; 57   |
                             5867 ; 58   |
                             5868 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                             5869 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                             5870 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                             5871 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                             5872 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                             5873 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                             5874 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                             5875 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                             5876 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                             5877 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                             5878 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                             5879 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                             5880 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5881 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                             5882 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                             5883 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                             5884 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                             5885 ; 76   |
                             5886 ; 77   |
                             5887 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                             5888 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                             5889 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                             5890 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                             5891 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                             5892 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                             5893 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                             5894 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                             5895 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                             5896 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                             5897 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                             5898 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                             5899 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                             5900 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                             5901 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                             5902 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                             5903 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                             5904 ; 95   |
                             5905 ; 96   |
                             5906 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                             5907 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                             5908 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                             5909 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                             5910 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                             5911 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                             5912 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                             5913 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                             5914 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                             5915 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                             5916 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                             5917 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                             5918 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                             5919 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                             5920 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                             5921 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                             5922 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                             5923 ; 114  |
                             5924 ; 115  |typedef union
                             5925 ; 116  |{
                             5926 ; 117  |    struct {
                             5927 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                             5928 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                             5929 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                             5930 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                             5931 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                             5932 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                             5933 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                             5934 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                             5935 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                             5936 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                             5937 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5938 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                             5939 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                             5940 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                             5941 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                             5942 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                             5943 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                             5944 ; 135  |    } B;
                             5945 ; 136  |    int I;
                             5946 ; 137  |    unsigned U;
                             5947 ; 138  |} saircsr_type;
                             5948 ; 139  |
                             5949 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                             5950 ; 141  |
                             5951 ; 142  |typedef union
                             5952 ; 143  |{
                             5953 ; 144  |    struct {
                             5954 ; 145  |        unsigned SAI :24;
                             5955 ; 146  |    } B;
                             5956 ; 147  |    int I;
                             5957 ; 148  |    unsigned U;
                             5958 ; 149  |} saixr_type;
                             5959 ; 150  |
                             5960 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                             5961 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                             5962 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                             5963 ; 154  |
                             5964 ; 155  |
                             5965 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                             5966 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                             5967 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                             5968 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                             5969 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                             5970 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                             5971 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                             5972 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                             5973 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                             5974 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                             5975 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                             5976 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                             5977 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                             5978 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                             5979 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                             5980 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                             5981 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                             5982 ; 173  |
                             5983 ; 174  |
                             5984 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                             5985 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                             5986 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                             5987 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                             5988 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                             5989 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                             5990 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                             5991 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                             5992 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                             5993 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                             5994 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                             5995 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5996 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                             5997 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                             5998 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                             5999 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                             6000 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                             6001 ; 192  |
                             6002 ; 193  |
                             6003 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                             6004 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                             6005 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                             6006 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                             6007 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                             6008 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                             6009 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                             6010 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                             6011 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                             6012 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                             6013 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                             6014 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                             6015 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                             6016 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                             6017 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                             6018 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                             6019 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                             6020 ; 211  |
                             6021 ; 212  |
                             6022 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                             6023 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                             6024 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                             6025 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                             6026 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                             6027 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                             6028 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                             6029 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                             6030 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                             6031 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                             6032 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                             6033 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                             6034 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                             6035 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                             6036 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                             6037 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                             6038 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                             6039 ; 230  |
                             6040 ; 231  |
                             6041 ; 232  |typedef union
                             6042 ; 233  |{
                             6043 ; 234  |    struct {
                             6044 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                             6045 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                             6046 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                             6047 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                             6048 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                             6049 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                             6050 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                             6051 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                             6052 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6053 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                             6054 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                             6055 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                             6056 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                             6057 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                             6058 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                             6059 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                             6060 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                             6061 ; 252  |    } B;
                             6062 ; 253  |    int I;
                             6063 ; 254  |    unsigned U;
                             6064 ; 255  |} saitcsr_type;
                             6065 ; 256  |
                             6066 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                             6067 ; 258  |
                             6068 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                             6069 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                             6070 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                             6071 ; 262  |
                             6072 ; 263  |#endif
                             6073 
                             6075 
                             6076 ; 25   |#include "regsicoll.h"
                             6077 
                             6079 
                             6080 ; 1    |#if !defined(__REGS_ICOLL_INC)
                             6081 ; 2    |#define __REGS_ICOLL_INC 1
                             6082 ; 3    |
                             6083 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             6084 ; 5    |//  Interrupt Collector Registers
                             6085 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             6086 ; 7    |
                             6087 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                             6088 ; 9    |
                             6089 ; 10   |
                             6090 ; 11   |
                             6091 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                             6092 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                             6093 ; 14   |
                             6094 ; 15   |typedef union
                             6095 ; 16   |{
                             6096 ; 17   |    struct {
                             6097 ; 18   |        int SEN0        :1;
                             6098 ; 19   |        int SEN1        :1;
                             6099 ; 20   |        int SEN2        :1;
                             6100 ; 21   |        int SEN3        :1;
                             6101 ; 22   |        int SEN4        :1;
                             6102 ; 23   |        int SEN5        :1;
                             6103 ; 24   |        int SEN6        :1;
                             6104 ; 25   |        int SEN7        :1;
                             6105 ; 26   |        int SEN8        :1;
                             6106 ; 27   |        int SEN9        :1;
                             6107 ; 28   |        int SEN10       :1;
                             6108 ; 29   |        int SEN11       :1;
                             6109 ; 30   |        int SEN12       :1;
                             6110 ; 31   |        int SEN13       :1;
                             6111 ; 32   |        int SEN14       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6112 ; 33   |        int SEN15       :1;
                             6113 ; 34   |        int SEN16       :1;
                             6114 ; 35   |        int SEN17       :1;
                             6115 ; 36   |        int SEN18       :1;
                             6116 ; 37   |        int SEN19       :1;
                             6117 ; 38   |        int SEN20       :1;
                             6118 ; 39   |        int SEN21       :1;
                             6119 ; 40   |        int SEN22       :1;
                             6120 ; 41   |        int SEN23       :1;
                             6121 ; 42   |    } B;
                             6122 ; 43   |    int I;
                             6123 ; 44   |} iclenable0_type;
                             6124 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                             6125 ; 46   |
                             6126 ; 47   |
                             6127 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                             6128 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                             6129 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                             6130 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                             6131 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                             6132 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                             6133 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                             6134 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                             6135 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                             6136 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                             6137 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                             6138 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                             6139 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                             6140 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                             6141 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                             6142 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                             6143 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                             6144 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                             6145 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                             6146 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                             6147 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                             6148 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                             6149 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                             6150 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                             6151 ; 72   |
                             6152 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                             6153 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                             6154 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                             6155 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                             6156 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                             6157 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                             6158 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                             6159 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                             6160 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                             6161 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                             6162 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                             6163 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                             6164 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                             6165 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                             6166 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                             6167 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                             6168 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                             6169 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                             6170 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                             6171 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                             6172 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6173 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                             6174 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                             6175 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                             6176 ; 97   |
                             6177 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                             6178 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                             6179 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                             6180 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                             6181 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                             6182 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                             6183 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                             6184 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                             6185 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                             6186 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                             6187 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                             6188 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                             6189 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                             6190 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                             6191 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                             6192 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                             6193 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                             6194 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                             6195 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                             6196 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                             6197 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                             6198 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                             6199 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                             6200 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                             6201 ; 122  |
                             6202 ; 123  |
                             6203 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             6204 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                             6205 ; 126  |typedef union
                             6206 ; 127  |{
                             6207 ; 128  |    struct {
                             6208 ; 129  |        
                             6209 ; 130  |        int SEN24       :1;
                             6210 ; 131  |        int SEN25       :1;
                             6211 ; 132  |        int SEN26       :1;
                             6212 ; 133  |        int SEN27       :1;
                             6213 ; 134  |        int SEN28       :1;
                             6214 ; 135  |        int SEN29       :1;
                             6215 ; 136  |        int SEN30       :1;
                             6216 ; 137  |        int SEN31       :1;
                             6217 ; 138  |        int SEN32       :1;
                             6218 ; 139  |        int SEN33       :1;
                             6219 ; 140  |    } B;
                             6220 ; 141  |    int I;
                             6221 ; 142  |} iclenable1_type;
                             6222 ; 143  |
                             6223 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                             6224 ; 145  |
                             6225 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                             6226 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                             6227 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                             6228 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                             6229 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                             6230 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                             6231 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                             6232 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                             6233 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6234 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                             6235 ; 156  |
                             6236 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                             6237 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                             6238 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                             6239 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                             6240 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                             6241 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                             6242 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                             6243 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                             6244 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                             6245 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                             6246 ; 167  |
                             6247 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                             6248 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                             6249 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                             6250 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                             6251 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                             6252 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                             6253 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                             6254 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                             6255 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                             6256 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                             6257 ; 178  |
                             6258 ; 179  |
                             6259 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             6260 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                             6261 ; 182  |typedef union
                             6262 ; 183  |{
                             6263 ; 184  |    struct {
                             6264 ; 185  |        int SST0        :1;
                             6265 ; 186  |        int SST1        :1;
                             6266 ; 187  |        int SST2        :1;
                             6267 ; 188  |        int SST3        :1;
                             6268 ; 189  |        int SST4        :1;
                             6269 ; 190  |        int SST5        :1;
                             6270 ; 191  |        int SST6        :1;
                             6271 ; 192  |        int SST7        :1;
                             6272 ; 193  |        int SST8        :1;
                             6273 ; 194  |        int SST9        :1;
                             6274 ; 195  |        int SST10       :1;
                             6275 ; 196  |        int SST11       :1;
                             6276 ; 197  |        int SST12       :1;
                             6277 ; 198  |        int SST13       :1;
                             6278 ; 199  |        int SST14       :1;
                             6279 ; 200  |        int SST15       :1;
                             6280 ; 201  |        int SST16       :1;
                             6281 ; 202  |        int SST17       :1;
                             6282 ; 203  |        int SST18       :1;
                             6283 ; 204  |        int SST19       :1;
                             6284 ; 205  |        int SST20       :1;
                             6285 ; 206  |        int SST21       :1;
                             6286 ; 207  |        int SST22       :1;
                             6287 ; 208  |        int SST23       :1;
                             6288 ; 209  |    } B;
                             6289 ; 210  |    int I;
                             6290 ; 211  |} iclstatus0_type;
                             6291 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                             6292 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                             6293 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                             6294 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6295 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                             6296 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                             6297 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                             6298 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                             6299 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                             6300 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                             6301 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                             6302 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                             6303 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                             6304 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                             6305 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                             6306 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                             6307 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                             6308 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                             6309 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                             6310 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                             6311 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                             6312 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                             6313 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                             6314 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                             6315 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                             6316 ; 237  |
                             6317 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                             6318 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                             6319 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                             6320 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                             6321 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                             6322 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                             6323 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                             6324 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                             6325 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                             6326 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                             6327 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                             6328 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                             6329 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                             6330 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                             6331 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                             6332 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                             6333 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                             6334 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                             6335 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                             6336 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                             6337 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                             6338 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                             6339 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                             6340 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                             6341 ; 262  |
                             6342 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                             6343 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                             6344 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                             6345 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                             6346 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                             6347 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                             6348 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                             6349 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                             6350 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                             6351 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                             6352 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                             6353 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                             6354 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                             6355 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                             6356 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6357 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                             6358 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                             6359 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                             6360 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                             6361 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                             6362 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                             6363 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                             6364 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                             6365 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                             6366 ; 287  |
                             6367 ; 288  |
                             6368 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                             6369 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                             6370 ; 291  |typedef union
                             6371 ; 292  |{
                             6372 ; 293  |    struct {
                             6373 ; 294  |        int SST24       :1;
                             6374 ; 295  |        int SST25       :1;
                             6375 ; 296  |        int SST26       :1;
                             6376 ; 297  |        int SST27       :1;
                             6377 ; 298  |        int SST28       :1;
                             6378 ; 299  |        int SST29       :1;
                             6379 ; 300  |        int SST30       :1;
                             6380 ; 301  |        int SST31       :1;
                             6381 ; 302  |        int SST32       :1;
                             6382 ; 303  |        int SST33       :1;
                             6383 ; 304  |    } B;
                             6384 ; 305  |    int I;
                             6385 ; 306  |} iclstatus1_type;
                             6386 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                             6387 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                             6388 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                             6389 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                             6390 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                             6391 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                             6392 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                             6393 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                             6394 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                             6395 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                             6396 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                             6397 ; 318  |
                             6398 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                             6399 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                             6400 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                             6401 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                             6402 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                             6403 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                             6404 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                             6405 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                             6406 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                             6407 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                             6408 ; 329  |
                             6409 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                             6410 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                             6411 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                             6412 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                             6413 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                             6414 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                             6415 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                             6416 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                             6417 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6418 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                             6419 ; 340  |
                             6420 ; 341  |
                             6421 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                             6422 ; 343  |//  Interrupt Collector Priority Defs
                             6423 ; 344  |typedef union
                             6424 ; 345  |{
                             6425 ; 346  |    struct {
                             6426 ; 347  |        unsigned S0P    :3;
                             6427 ; 348  |        unsigned S1P    :3;
                             6428 ; 349  |        unsigned S2P    :3;
                             6429 ; 350  |        unsigned S3P    :3;
                             6430 ; 351  |        unsigned S4P    :3;
                             6431 ; 352  |        unsigned S5P    :3;
                             6432 ; 353  |        unsigned S6P    :3;
                             6433 ; 354  |        unsigned S7P    :3;
                             6434 ; 355  |    } B;
                             6435 ; 356  |    int I;
                             6436 ; 357  |
                             6437 ; 358  |} iclprior0_type;
                             6438 ; 359  |
                             6439 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                             6440 ; 361  |
                             6441 ; 362  |#define HW_ICLPRIORR_SP_0 0
                             6442 ; 363  |#define HW_ICLPRIORR_SP_1 1
                             6443 ; 364  |#define HW_ICLPRIORR_SP_2 2
                             6444 ; 365  |#define HW_ICLPRIORR_SP_3 3
                             6445 ; 366  |#define HW_ICLPRIORR_SP_4 4
                             6446 ; 367  |#define HW_ICLPRIORR_SP_5 5
                             6447 ; 368  |#define HW_ICLPRIORR_SP_6 6
                             6448 ; 369  |#define HW_ICLPRIORR_SP_7 7
                             6449 ; 370  |
                             6450 ; 371  |
                             6451 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                             6452 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                             6453 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                             6454 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                             6455 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                             6456 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                             6457 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                             6458 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                             6459 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                             6460 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                             6461 ; 382  |
                             6462 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                             6463 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                             6464 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                             6465 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                             6466 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                             6467 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                             6468 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                             6469 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                             6470 ; 391  |
                             6471 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                             6472 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                             6473 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                             6474 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                             6475 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                             6476 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                             6477 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                             6478 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6479 ; 400  |
                             6480 ; 401  |
                             6481 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                             6482 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                             6483 ; 404  |typedef union
                             6484 ; 405  |{
                             6485 ; 406  |    struct {
                             6486 ; 407  |        unsigned S8P    :3;
                             6487 ; 408  |        unsigned S9P    :3;
                             6488 ; 409  |        unsigned S10P   :3;
                             6489 ; 410  |        unsigned S11P   :3;
                             6490 ; 411  |        unsigned S12P   :3;
                             6491 ; 412  |        unsigned S13P   :3;
                             6492 ; 413  |        unsigned S14P   :3;
                             6493 ; 414  |        unsigned S15P   :3;
                             6494 ; 415  |    } B;
                             6495 ; 416  |    int I;
                             6496 ; 417  |} iclprior1_type;
                             6497 ; 418  |
                             6498 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                             6499 ; 420  |
                             6500 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                             6501 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                             6502 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                             6503 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                             6504 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                             6505 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                             6506 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                             6507 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                             6508 ; 429  |
                             6509 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                             6510 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                             6511 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                             6512 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                             6513 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                             6514 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                             6515 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                             6516 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                             6517 ; 438  |
                             6518 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                             6519 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                             6520 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                             6521 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                             6522 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                             6523 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                             6524 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                             6525 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                             6526 ; 447  |
                             6527 ; 448  |
                             6528 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                             6529 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                             6530 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                             6531 ; 452  |{
                             6532 ; 453  |    struct {
                             6533 ; 454  |        unsigned S16P   :3;
                             6534 ; 455  |        unsigned S17P   :3;
                             6535 ; 456  |        unsigned S18P   :3;
                             6536 ; 457  |        unsigned S19P   :3;
                             6537 ; 458  |        unsigned S20P   :3;
                             6538 ; 459  |        unsigned S21P   :3;
                             6539 ; 460  |        unsigned S22P   :3;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6540 ; 461  |        unsigned S23P   :3;
                             6541 ; 462  |    } B;
                             6542 ; 463  |    int I;
                             6543 ; 464  |} iclprior2_type;
                             6544 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                             6545 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                             6546 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                             6547 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                             6548 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                             6549 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                             6550 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                             6551 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                             6552 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                             6553 ; 474  |
                             6554 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                             6555 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                             6556 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                             6557 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                             6558 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                             6559 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                             6560 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                             6561 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                             6562 ; 483  |
                             6563 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                             6564 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                             6565 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                             6566 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                             6567 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                             6568 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                             6569 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                             6570 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                             6571 ; 492  |
                             6572 ; 493  |
                             6573 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                             6574 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                             6575 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             6576 ; 497  |{
                             6577 ; 498  |    struct {
                             6578 ; 499  |        unsigned S24P   :3;
                             6579 ; 500  |        unsigned S25P   :3;
                             6580 ; 501  |        unsigned S26P   :3;
                             6581 ; 502  |        unsigned S27P   :3;
                             6582 ; 503  |        unsigned S28P   :3;
                             6583 ; 504  |        unsigned S29P   :3;
                             6584 ; 505  |        unsigned S30P   :3;
                             6585 ; 506  |        unsigned S31P   :3;
                             6586 ; 507  |    } B;
                             6587 ; 508  |    int I;
                             6588 ; 509  |} iclprior3_type;
                             6589 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                             6590 ; 511  |
                             6591 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                             6592 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                             6593 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                             6594 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                             6595 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                             6596 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                             6597 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                             6598 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                             6599 ; 520  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6600 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                             6601 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                             6602 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                             6603 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                             6604 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                             6605 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                             6606 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                             6607 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                             6608 ; 529  |
                             6609 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                             6610 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                             6611 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                             6612 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                             6613 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                             6614 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                             6615 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                             6616 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                             6617 ; 538  |
                             6618 ; 539  |
                             6619 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             6620 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                             6621 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             6622 ; 543  |{
                             6623 ; 544  |    struct {
                             6624 ; 545  |        unsigned S32P   :3;
                             6625 ; 546  |        unsigned S33P   :3;
                             6626 ; 547  |    } B;
                             6627 ; 548  |    int I;
                             6628 ; 549  |} iclprior4_type;
                             6629 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                             6630 ; 551  |
                             6631 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                             6632 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                             6633 ; 554  |
                             6634 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                             6635 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                             6636 ; 557  |
                             6637 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                             6638 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                             6639 ; 560  |
                             6640 ; 561  |
                             6641 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                             6642 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             6643 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                             6644 ; 565  |{
                             6645 ; 566  |    struct {
                             6646 ; 567  |        unsigned S0S    :2;
                             6647 ; 568  |        unsigned S1S    :2;
                             6648 ; 569  |        unsigned S2S    :2;
                             6649 ; 570  |        unsigned S3S    :2;
                             6650 ; 571  |        unsigned S4S    :2;
                             6651 ; 572  |        unsigned S5S    :2;
                             6652 ; 573  |        unsigned S6S    :2;
                             6653 ; 574  |        unsigned S7S    :2;
                             6654 ; 575  |        unsigned S8S    :2;
                             6655 ; 576  |        unsigned S9S    :2;
                             6656 ; 577  |        unsigned S10S   :2;
                             6657 ; 578  |        unsigned S11S   :2;
                             6658 ; 579  |    } B;
                             6659 ; 580  |    int I;
                             6660 ; 581  |} iclsteer0_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6661 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                             6662 ; 583  |
                             6663 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                             6664 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                             6665 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                             6666 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                             6667 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                             6668 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                             6669 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                             6670 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                             6671 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                             6672 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                             6673 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                             6674 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                             6675 ; 596  |
                             6676 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                             6677 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                             6678 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                             6679 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                             6680 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                             6681 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                             6682 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                             6683 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                             6684 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                             6685 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                             6686 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                             6687 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                             6688 ; 609  |
                             6689 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                             6690 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                             6691 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                             6692 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                             6693 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                             6694 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                             6695 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                             6696 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                             6697 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                             6698 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                             6699 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                             6700 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                             6701 ; 622  |
                             6702 ; 623  |
                             6703 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                             6704 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                             6705 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                             6706 ; 627  |{
                             6707 ; 628  |    struct {
                             6708 ; 629  |        unsigned S12S   :2;
                             6709 ; 630  |        unsigned S13S   :2;
                             6710 ; 631  |        unsigned S14S   :2;
                             6711 ; 632  |        unsigned S15S   :2;
                             6712 ; 633  |        unsigned S16S   :2;
                             6713 ; 634  |        unsigned S17S   :2;
                             6714 ; 635  |        unsigned S18S   :2;
                             6715 ; 636  |        unsigned S19S   :2;
                             6716 ; 637  |        unsigned S20S   :2;
                             6717 ; 638  |        unsigned S21S   :2;
                             6718 ; 639  |        unsigned S22S   :2;
                             6719 ; 640  |        unsigned S23S   :2;
                             6720 ; 641  |    } B;
                             6721 ; 642  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6722 ; 643  |} iclsteer1_type;
                             6723 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                             6724 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                             6725 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                             6726 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                             6727 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                             6728 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                             6729 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                             6730 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                             6731 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                             6732 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                             6733 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                             6734 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                             6735 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                             6736 ; 657  |
                             6737 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                             6738 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                             6739 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                             6740 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                             6741 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                             6742 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                             6743 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                             6744 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                             6745 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                             6746 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                             6747 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                             6748 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                             6749 ; 670  |
                             6750 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                             6751 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                             6752 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                             6753 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                             6754 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                             6755 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                             6756 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                             6757 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                             6758 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                             6759 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                             6760 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                             6761 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                             6762 ; 683  |
                             6763 ; 684  |
                             6764 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                             6765 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                             6766 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                             6767 ; 688  |{
                             6768 ; 689  |    struct {
                             6769 ; 690  |        unsigned S24S   :2;
                             6770 ; 691  |        unsigned S25S   :2;
                             6771 ; 692  |        unsigned S26S   :2;
                             6772 ; 693  |        unsigned S27S   :2;
                             6773 ; 694  |        unsigned S28S   :2;
                             6774 ; 695  |        unsigned S29S   :2;
                             6775 ; 696  |        unsigned S30S   :2;
                             6776 ; 697  |        unsigned S31S   :2;
                             6777 ; 698  |        unsigned S32S   :2;
                             6778 ; 699  |        unsigned S33S   :2;
                             6779 ; 700  |    } B;
                             6780 ; 701  |    int I;
                             6781 ; 702  |} iclsteer2_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6782 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                             6783 ; 704  |
                             6784 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                             6785 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                             6786 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                             6787 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                             6788 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                             6789 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                             6790 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                             6791 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                             6792 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                             6793 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                             6794 ; 715  |
                             6795 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                             6796 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                             6797 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                             6798 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                             6799 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                             6800 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                             6801 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                             6802 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                             6803 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                             6804 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                             6805 ; 726  |
                             6806 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                             6807 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                             6808 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                             6809 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                             6810 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                             6811 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                             6812 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                             6813 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                             6814 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                             6815 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                             6816 ; 737  |
                             6817 ; 738  |
                             6818 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                             6819 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                             6820 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                             6821 ; 742  |{
                             6822 ; 743  |    struct {
                             6823 ; 744  |        int S0FV        :1;
                             6824 ; 745  |        int S1FV        :1;
                             6825 ; 746  |        int S2FV        :1;
                             6826 ; 747  |        int S3FV        :1;
                             6827 ; 748  |        int S4FV        :1;
                             6828 ; 749  |        int S5FV        :1;
                             6829 ; 750  |        int S6FV        :1;
                             6830 ; 751  |        int S7FV        :1;
                             6831 ; 752  |        int S8FV        :1;
                             6832 ; 753  |        int S9FV        :1;
                             6833 ; 754  |        int S10FV       :1;
                             6834 ; 755  |        int S11FV       :1;
                             6835 ; 756  |        int S12FV       :1;
                             6836 ; 757  |        int S13FV       :1;
                             6837 ; 758  |        int S14FV       :1;
                             6838 ; 759  |        int S15FV       :1;
                             6839 ; 760  |        int S16FV       :1;
                             6840 ; 761  |        int S17FV       :1;
                             6841 ; 762  |        int S18FV       :1;
                             6842 ; 763  |        int S19FV       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6843 ; 764  |        int S20FV       :1;
                             6844 ; 765  |        int S21FV       :1;
                             6845 ; 766  |        int S22FV       :1;
                             6846 ; 767  |        int S23FV       :1;
                             6847 ; 768  |    } B;
                             6848 ; 769  |    int I;
                             6849 ; 770  |} iclforce0_type;
                             6850 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                             6851 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                             6852 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                             6853 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                             6854 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                             6855 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                             6856 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                             6857 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                             6858 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                             6859 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                             6860 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                             6861 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                             6862 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                             6863 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                             6864 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                             6865 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                             6866 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                             6867 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                             6868 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                             6869 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                             6870 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                             6871 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                             6872 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                             6873 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                             6874 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                             6875 ; 796  |
                             6876 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                             6877 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                             6878 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                             6879 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                             6880 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                             6881 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                             6882 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                             6883 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                             6884 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                             6885 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                             6886 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                             6887 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                             6888 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                             6889 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                             6890 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                             6891 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                             6892 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                             6893 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                             6894 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                             6895 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                             6896 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                             6897 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                             6898 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                             6899 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                             6900 ; 821  |
                             6901 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                             6902 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                             6903 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6904 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                             6905 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                             6906 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                             6907 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                             6908 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                             6909 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                             6910 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                             6911 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                             6912 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                             6913 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                             6914 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                             6915 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                             6916 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                             6917 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                             6918 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                             6919 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                             6920 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                             6921 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                             6922 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                             6923 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                             6924 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                             6925 ; 846  |
                             6926 ; 847  |
                             6927 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                             6928 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                             6929 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                             6930 ; 851  |{
                             6931 ; 852  |    struct {
                             6932 ; 853  |        int S24FV       :1;
                             6933 ; 854  |        int S25FV       :1;
                             6934 ; 855  |        int S26FV       :1;
                             6935 ; 856  |        int S27FV       :1;
                             6936 ; 857  |        int S28FV       :1;
                             6937 ; 858  |        int S29FV       :1;
                             6938 ; 859  |        int S30FV       :1;
                             6939 ; 860  |        int S31FV       :1;
                             6940 ; 861  |        int S32FV       :1;
                             6941 ; 862  |        int S33FV       :1;
                             6942 ; 863  |    } B;
                             6943 ; 864  |    int I;
                             6944 ; 865  |} iclforce1_type;
                             6945 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                             6946 ; 867  |
                             6947 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                             6948 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                             6949 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                             6950 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                             6951 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                             6952 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                             6953 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                             6954 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                             6955 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                             6956 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                             6957 ; 878  |
                             6958 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                             6959 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                             6960 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                             6961 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                             6962 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                             6963 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                             6964 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6965 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                             6966 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                             6967 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                             6968 ; 889  |
                             6969 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                             6970 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                             6971 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                             6972 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                             6973 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                             6974 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                             6975 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                             6976 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                             6977 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                             6978 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                             6979 ; 900  |
                             6980 ; 901  |
                             6981 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                             6982 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                             6983 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                             6984 ; 905  |{
                             6985 ; 906  |    struct {
                             6986 ; 907  |        int S0FE        :1;
                             6987 ; 908  |        int S1FE        :1;
                             6988 ; 909  |        int S2FE        :1;
                             6989 ; 910  |        int S3FE        :1;
                             6990 ; 911  |        int S4FE        :1;
                             6991 ; 912  |        int S5FE        :1;
                             6992 ; 913  |        int S6FE        :1;
                             6993 ; 914  |        int S7FE        :1;
                             6994 ; 915  |        int S8FE        :1;
                             6995 ; 916  |        int S9FE        :1;
                             6996 ; 917  |        int S10FE       :1;
                             6997 ; 918  |        int S11FE       :1;
                             6998 ; 919  |        int S12FE       :1;
                             6999 ; 920  |        int S13FE       :1;
                             7000 ; 921  |        int S14FE       :1;
                             7001 ; 922  |        int S15FE       :1;
                             7002 ; 923  |        int S16FE       :1;
                             7003 ; 924  |        int S17FE       :1;
                             7004 ; 925  |        int S18FE       :1;
                             7005 ; 926  |        int S19FE       :1;
                             7006 ; 927  |        int S20FE       :1;
                             7007 ; 928  |        int S21FE       :1;
                             7008 ; 929  |        int S22FE       :1;
                             7009 ; 930  |        int S23FE       :1;
                             7010 ; 931  |    } B;
                             7011 ; 932  |    int I;
                             7012 ; 933  |} iclfenable0_type;
                             7013 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                             7014 ; 935  |
                             7015 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                             7016 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                             7017 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                             7018 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                             7019 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                             7020 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                             7021 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                             7022 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                             7023 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                             7024 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                             7025 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7026 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                             7027 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                             7028 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                             7029 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                             7030 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                             7031 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                             7032 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                             7033 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                             7034 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                             7035 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                             7036 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                             7037 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                             7038 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                             7039 ; 960  |
                             7040 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                             7041 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                             7042 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                             7043 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                             7044 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                             7045 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                             7046 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                             7047 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                             7048 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                             7049 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                             7050 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                             7051 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                             7052 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                             7053 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                             7054 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                             7055 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                             7056 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                             7057 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                             7058 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                             7059 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                             7060 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                             7061 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                             7062 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                             7063 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                             7064 ; 985  |
                             7065 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                             7066 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                             7067 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                             7068 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                             7069 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                             7070 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                             7071 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                             7072 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                             7073 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                             7074 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                             7075 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                             7076 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                             7077 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                             7078 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                             7079 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                             7080 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                             7081 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                             7082 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                             7083 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                             7084 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                             7085 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                             7086 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                             7087 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7088 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                             7089 ; 1010 |
                             7090 ; 1011 |
                             7091 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                             7092 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                             7093 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                             7094 ; 1015 |{
                             7095 ; 1016 |    struct {
                             7096 ; 1017 |        int S24FE       :1;
                             7097 ; 1018 |        int S25FE       :1;
                             7098 ; 1019 |        int S26FE       :1;
                             7099 ; 1020 |        int S27FE       :1;
                             7100 ; 1021 |        int S28FE       :1;
                             7101 ; 1022 |        int S29FE       :1;
                             7102 ; 1023 |        int S30FE       :1;
                             7103 ; 1024 |        int S31FE       :1;
                             7104 ; 1025 |        int S32FE       :1;
                             7105 ; 1026 |        int S33FE       :1;
                             7106 ; 1027 |    } B;
                             7107 ; 1028 |    int I;
                             7108 ; 1029 |} iclfenable1_type;
                             7109 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                             7110 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                             7111 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                             7112 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                             7113 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                             7114 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                             7115 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                             7116 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                             7117 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                             7118 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                             7119 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                             7120 ; 1041 |
                             7121 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                             7122 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                             7123 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                             7124 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                             7125 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                             7126 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                             7127 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                             7128 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                             7129 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                             7130 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                             7131 ; 1052 |
                             7132 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                             7133 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                             7134 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                             7135 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                             7136 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                             7137 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                             7138 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                             7139 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                             7140 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                             7141 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                             7142 ; 1063 |
                             7143 ; 1064 |
                             7144 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                             7145 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                             7146 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                             7147 ; 1068 |{
                             7148 ; 1069 |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7149 ; 1070 |        unsigned RQ     :7;
                             7150 ; 1071 |        unsigned IVA    :7;
                             7151 ; 1072 |        unsigned IVB    :7;
                             7152 ; 1073 |    } B;
                             7153 ; 1074 |    int I;
                             7154 ; 1075 |} iclobsvz0_type;
                             7155 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                             7156 ; 1077 |
                             7157 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                             7158 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                             7159 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                             7160 ; 1081 |
                             7161 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                             7162 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                             7163 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                             7164 ; 1085 |
                             7165 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                             7166 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                             7167 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                             7168 ; 1089 |
                             7169 ; 1090 |
                             7170 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                             7171 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                             7172 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                             7173 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                             7174 ; 1095 |
                             7175 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                             7176 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                             7177 ; 1098 |
                             7178 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                             7179 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                             7180 ; 1101 |
                             7181 ; 1102 |
                             7182 ; 1103 |
                             7183 ; 1104 |
                             7184 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                             7185 ; 1106 |//  Interrupt Vectors
                             7186 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                             7187 ; 1108 |// Reset Vector
                             7188 ; 1109 |#define HW_IVECRESET 0x0000           
                             7189 ; 1110 |// Stack Error
                             7190 ; 1111 |#define HW_IVECSTERR 0x0002           
                             7191 ; 1112 |// Trace
                             7192 ; 1113 |#define HW_IVECTRAC 0x0004           
                             7193 ; 1114 |// SWI
                             7194 ; 1115 |#define HW_IVECSWI 0x0006           
                             7195 ; 1116 |// ~IRQA
                             7196 ; 1117 |#define HW_IVECIRQA 0x0008           
                             7197 ; 1118 |// ~IRQB - BROWNOUT
                             7198 ; 1119 |#define HW_IVECIRQB 0x000A           
                             7199 ; 1120 |// Fatal Error
                             7200 ; 1121 |#define HW_IVECERROR 0x000C           
                             7201 ; 1122 |// SPI
                             7202 ; 1123 |#define HW_IVECSPI 0x000E           
                             7203 ; 1124 |// I2S TX Data Empty
                             7204 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                             7205 ; 1126 |// I2S TX Underflow
                             7206 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                             7207 ; 1128 |// I2S RX Data Full
                             7208 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                             7209 ; 1130 |// I2S RX Overflow
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7210 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                             7211 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                             7212 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                             7213 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                             7214 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                             7215 ; 1136 |// GPIO1
                             7216 ; 1137 |#define HW_IVECGPIO1 0x0020           
                             7217 ; 1138 |// GPIO2
                             7218 ; 1139 |#define HW_IVECGPIO2 0x0022           
                             7219 ; 1140 |// GPIO0
                             7220 ; 1141 |#define HW_IVECGPIO0 0x0024           
                             7221 ; 1142 |// TIMER0
                             7222 ; 1143 |#define HW_IVECTIMER0 0x0026           
                             7223 ; 1144 |// TIMER1
                             7224 ; 1145 |#define HW_IVECTIMER1 0x0028           
                             7225 ; 1146 |// TIMER2
                             7226 ; 1147 |#define HW_IVECTIMER2 0x002A           
                             7227 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                             7228 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                             7229 ; 1150 |// I2C RX Data Ready
                             7230 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                             7231 ; 1152 |// I2C RX Overflow
                             7232 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                             7233 ; 1154 |// I2C TX Data Empty
                             7234 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                             7235 ; 1156 |// I2C TX Underflow
                             7236 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                             7237 ; 1158 |// Illegal Instruction
                             7238 ; 1159 |#define HW_IVECILI 0x0038           
                             7239 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                             7240 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                             7241 ; 1162 |#define HW_IVECDACE 0x003C           
                             7242 ; 1163 |// DAC Underflow ISR
                             7243 ; 1164 |#define HW_IVECDACUF 0x003E           
                             7244 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                             7245 ; 1166 |// ADC Full ISR
                             7246 ; 1167 |#define HW_IVECADCF 0x0042           
                             7247 ; 1168 |// ADC Overflow ISR
                             7248 ; 1169 |#define HW_IVECADCOF 0x0044           
                             7249 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                             7250 ; 1171 |// TIMER3
                             7251 ; 1172 |#define HW_IVECTIMER3 0x0048           
                             7252 ; 1173 |// GPIO3
                             7253 ; 1174 |#define HW_IVECGPIO3 0x004A           
                             7254 ; 1175 |// SDRAM
                             7255 ; 1176 |#define HW_IVECSDRAM 0x004C           
                             7256 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                             7257 ; 1178 |// 5 volt power connected
                             7258 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                             7259 ; 1180 |// USB Controller
                             7260 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                             7261 ; 1182 |// USB Wakeup 
                             7262 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7263 ; 1184 |// 5 volt power disconnected
                             7264 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                             7265 ; 1186 |// enhanced SPI
                             7266 ; 1187 |#define HW_IVECESPI 0x0058           
                             7267 ; 1188 |// filter coprocessor
                             7268 ; 1189 |#define HW_IVECFILCO 0x005A           
                             7269 ; 1190 |// low res ADC #1
                             7270 ; 1191 |#define HW_IVECLRADC1 0x005C           
                             7271 ; 1192 |// real time clock alarm
                             7272 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                             7273 ; 1194 |// low res ADC #2
                             7274 ; 1195 |#define HW_IVECLRADC2 0x0060           
                             7275 ; 1196 |// flash hardware ECC
                             7276 ; 1197 |#define HW_IVECHWECC 0x0062           
                             7277 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                             7278 ; 1199 |// CDSYNC Interrupt
                             7279 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                             7280 ; 1201 |// CDSYNC Exception
                             7281 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                             7282 ; 1203 |// RS
                             7283 ; 1204 |#define HW_IVECRS 0x006A           
                             7284 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                             7285 ; 1206 |// Flash Done ISR
                             7286 ; 1207 |#define HW_IVECFD 0x006E           
                             7287 ; 1208 |// CompactFlash ISR
                             7288 ; 1209 |#define HW_IVECCF 0x0070           
                             7289 ; 1210 |// SmartMedia Timeout ISR
                             7290 ; 1211 |#define HW_IVECSMTO 0x0072           
                             7291 ; 1212 |// SmartMedia Invalid Programming
                             7292 ; 1213 |#define HW_IVECSMIP 0x0074           
                             7293 ; 1214 |// CompactFlash No Card ISR
                             7294 ; 1215 |#define HW_IVECCFNC 0x0076           
                             7295 ; 1216 |// CompactFlash Status Change ISR
                             7296 ; 1217 |#define HW_IVECCFSC 0x0078           
                             7297 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                             7298 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                             7299 ; 1220 |// CDI
                             7300 ; 1221 |#define HW_IVECCDI 0x007E           
                             7301 ; 1222 |
                             7302 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                             7303 ; 1224 |//  Interrupt Vectors
                             7304 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                             7305 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                             7306 ; 1227 |#define VECTOR(address,isr) \ 
                             7307 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                             7308 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                             7309 ; 1230 |
                             7310 ; 1231 |
                             7311 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                             7312 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                             7313 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                             7314 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                             7315 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                             7316 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                             7317 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                             7318 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                             7319 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                             7320 ; 1241 |#define HW_IPR_L3P_BITPOS 16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7321 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                             7322 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                             7323 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                             7324 ; 1245 |
                             7325 ; 1246 |// Interrupt Disabled
                             7326 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                             7327 ; 1248 |// Interrupt Priority Level 0
                             7328 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                             7329 ; 1250 |// Interrupt Priority Level 1
                             7330 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                             7331 ; 1252 |// Interrupt Priority Level 2
                             7332 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                             7333 ; 1254 |
                             7334 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                             7335 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                             7336 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                             7337 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                             7338 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                             7339 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                             7340 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                             7341 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                             7342 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                             7343 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                             7344 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                             7345 ; 1266 |
                             7346 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                             7347 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                             7348 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                             7349 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                             7350 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                             7351 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                             7352 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                             7353 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                             7354 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                             7355 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                             7356 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                             7357 ; 1278 |
                             7358 ; 1279 |// Interrupt Priority register
                             7359 ; 1280 |typedef union               
                             7360 ; 1281 |{
                             7361 ; 1282 |    struct {
                             7362 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                             7363 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                             7364 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                             7365 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                             7366 ; 1287 |        int                 :4; /* Reserved */
                             7367 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                             7368 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                             7369 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                             7370 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                             7371 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                             7372 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                             7373 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                             7374 ; 1295 |    } B;
                             7375 ; 1296 |
                             7376 ; 1297 |    int I;
                             7377 ; 1298 |
                             7378 ; 1299 |} ipr_type;
                             7379 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                             7380 ; 1301 |
                             7381 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7382 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             7383 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             7384 ; 1305 |
                             7385 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                             7386 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                             7387 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                             7388 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                             7389 ; 1310 |
                             7390 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                             7391 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             7392 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                             7393 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                             7394 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                             7395 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                             7396 ; 1317 |
                             7397 ; 1318 |#endif
                             7398 ; 1319 |
                             7399 
                             7401 
                             7402 ; 26   |#include "regslradc.h"
                             7403 
                             7405 
                             7406 ; 1    |#if !(defined(regslradcinc))
                             7407 ; 2    |
                             7408 ; 3    |#define regslradcinc 1
                             7409 ; 4    |
                             7410 ; 5    |#include "types.h"
                             7411 
                             7413 
                             7414 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7415 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7416 ; 3    |//
                             7417 ; 4    |// Filename: types.h
                             7418 ; 5    |// Description: Standard data types
                             7419 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7420 ; 7    |
                             7421 ; 8    |#ifndef _TYPES_H
                             7422 ; 9    |#define _TYPES_H
                             7423 ; 10   |
                             7424 ; 11   |// TODO:  move this outta here!
                             7425 ; 12   |#if !defined(NOERROR)
                             7426 ; 13   |#define NOERROR 0
                             7427 ; 14   |#define SUCCESS 0
                             7428 ; 15   |#endif 
                             7429 ; 16   |#if !defined(SUCCESS)
                             7430 ; 17   |#define SUCCESS  0
                             7431 ; 18   |#endif
                             7432 ; 19   |#if !defined(ERROR)
                             7433 ; 20   |#define ERROR   -1
                             7434 ; 21   |#endif
                             7435 ; 22   |#if !defined(FALSE)
                             7436 ; 23   |#define FALSE 0
                             7437 ; 24   |#endif
                             7438 ; 25   |#if !defined(TRUE)
                             7439 ; 26   |#define TRUE  1
                             7440 ; 27   |#endif
                             7441 ; 28   |
                             7442 ; 29   |#if !defined(NULL)
                             7443 ; 30   |#define NULL 0
                             7444 ; 31   |#endif
                             7445 ; 32   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7446 ; 33   |#define MAX_INT     0x7FFFFF
                             7447 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7448 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7449 ; 36   |#define MAX_ULONG   (-1) 
                             7450 ; 37   |
                             7451 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7452 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7453 ; 40   |
                             7454 ; 41   |
                             7455 ; 42   |#define BYTE    unsigned char       // btVarName
                             7456 ; 43   |#define CHAR    signed char         // cVarName
                             7457 ; 44   |#define USHORT  unsigned short      // usVarName
                             7458 ; 45   |#define SHORT   unsigned short      // sVarName
                             7459 ; 46   |#define WORD    unsigned int        // wVarName
                             7460 ; 47   |#define INT     signed int          // iVarName
                             7461 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7462 ; 49   |#define LONG    signed long         // lVarName
                             7463 ; 50   |#define BOOL    unsigned int        // bVarName
                             7464 ; 51   |#define FRACT   _fract              // frVarName
                             7465 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7466 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7467 ; 54   |#define FLOAT   float               // fVarName
                             7468 ; 55   |#define DBL     double              // dVarName
                             7469 ; 56   |#define ENUM    enum                // eVarName
                             7470 ; 57   |#define CMX     _complex            // cmxVarName
                             7471 ; 58   |typedef WORD UCS3;                   // 
                             7472 ; 59   |
                             7473 ; 60   |#define UINT16  unsigned short
                             7474 ; 61   |#define UINT8   unsigned char   
                             7475 ; 62   |#define UINT32  unsigned long
                             7476 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7477 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7478 ; 65   |#define WCHAR   UINT16
                             7479 ; 66   |
                             7480 ; 67   |//UINT128 is 16 bytes or 6 words
                             7481 ; 68   |typedef struct UINT128_3500 {   
                             7482 ; 69   |    int val[6];     
                             7483 ; 70   |} UINT128_3500;
                             7484 ; 71   |
                             7485 ; 72   |#define UINT128   UINT128_3500
                             7486 ; 73   |
                             7487 ; 74   |// Little endian word packed byte strings:   
                             7488 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7489 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7490 ; 77   |// Little endian word packed byte strings:   
                             7491 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7492 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7493 ; 80   |
                             7494 ; 81   |// Declare Memory Spaces To Use When Coding
                             7495 ; 82   |// A. Sector Buffers
                             7496 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7497 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7498 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7499 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7500 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7501 ; 88   |// B. Media DDI Memory
                             7502 ; 89   |#define MEDIA_DDI_MEM _Y
                             7503 ; 90   |
                             7504 ; 91   |
                             7505 ; 92   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7506 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7507 ; 94   |// Examples of circular pointers:
                             7508 ; 95   |//    INT CIRC cpiVarName
                             7509 ; 96   |//    DWORD CIRC cpdwVarName
                             7510 ; 97   |
                             7511 ; 98   |#define RETCODE INT                 // rcVarName
                             7512 ; 99   |
                             7513 ; 100  |// generic bitfield structure
                             7514 ; 101  |struct Bitfield {
                             7515 ; 102  |    unsigned int B0  :1;
                             7516 ; 103  |    unsigned int B1  :1;
                             7517 ; 104  |    unsigned int B2  :1;
                             7518 ; 105  |    unsigned int B3  :1;
                             7519 ; 106  |    unsigned int B4  :1;
                             7520 ; 107  |    unsigned int B5  :1;
                             7521 ; 108  |    unsigned int B6  :1;
                             7522 ; 109  |    unsigned int B7  :1;
                             7523 ; 110  |    unsigned int B8  :1;
                             7524 ; 111  |    unsigned int B9  :1;
                             7525 ; 112  |    unsigned int B10 :1;
                             7526 ; 113  |    unsigned int B11 :1;
                             7527 ; 114  |    unsigned int B12 :1;
                             7528 ; 115  |    unsigned int B13 :1;
                             7529 ; 116  |    unsigned int B14 :1;
                             7530 ; 117  |    unsigned int B15 :1;
                             7531 ; 118  |    unsigned int B16 :1;
                             7532 ; 119  |    unsigned int B17 :1;
                             7533 ; 120  |    unsigned int B18 :1;
                             7534 ; 121  |    unsigned int B19 :1;
                             7535 ; 122  |    unsigned int B20 :1;
                             7536 ; 123  |    unsigned int B21 :1;
                             7537 ; 124  |    unsigned int B22 :1;
                             7538 ; 125  |    unsigned int B23 :1;
                             7539 ; 126  |};
                             7540 ; 127  |
                             7541 ; 128  |union BitInt {
                             7542 ; 129  |        struct Bitfield B;
                             7543 ; 130  |        int        I;
                             7544 ; 131  |};
                             7545 ; 132  |
                             7546 ; 133  |#define MAX_MSG_LENGTH 10
                             7547 ; 134  |struct CMessage
                             7548 ; 135  |{
                             7549 ; 136  |        unsigned int m_uLength;
                             7550 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7551 ; 138  |};
                             7552 ; 139  |
                             7553 ; 140  |typedef struct {
                             7554 ; 141  |    WORD m_wLength;
                             7555 ; 142  |    WORD m_wMessage;
                             7556 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7557 ; 144  |} Message;
                             7558 ; 145  |
                             7559 ; 146  |struct MessageQueueDescriptor
                             7560 ; 147  |{
                             7561 ; 148  |        int *m_pBase;
                             7562 ; 149  |        int m_iModulo;
                             7563 ; 150  |        int m_iSize;
                             7564 ; 151  |        int *m_pHead;
                             7565 ; 152  |        int *m_pTail;
                             7566 ; 153  |};
                             7567 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7568 ; 155  |struct ModuleEntry
                             7569 ; 156  |{
                             7570 ; 157  |    int m_iSignaledEventMask;
                             7571 ; 158  |    int m_iWaitEventMask;
                             7572 ; 159  |    int m_iResourceOfCode;
                             7573 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7574 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7575 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7576 ; 163  |    int m_uTimeOutHigh;
                             7577 ; 164  |    int m_uTimeOutLow;
                             7578 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7579 ; 166  |};
                             7580 ; 167  |
                             7581 ; 168  |union WaitMask{
                             7582 ; 169  |    struct B{
                             7583 ; 170  |        unsigned int m_bNone     :1;
                             7584 ; 171  |        unsigned int m_bMessage  :1;
                             7585 ; 172  |        unsigned int m_bTimer    :1;
                             7586 ; 173  |        unsigned int m_bButton   :1;
                             7587 ; 174  |    } B;
                             7588 ; 175  |    int I;
                             7589 ; 176  |} ;
                             7590 ; 177  |
                             7591 ; 178  |
                             7592 ; 179  |struct Button {
                             7593 ; 180  |        WORD wButtonEvent;
                             7594 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7595 ; 182  |};
                             7596 ; 183  |
                             7597 ; 184  |struct Message {
                             7598 ; 185  |        WORD wMsgLength;
                             7599 ; 186  |        WORD wMsgCommand;
                             7600 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7601 ; 188  |};
                             7602 ; 189  |
                             7603 ; 190  |union EventTypes {
                             7604 ; 191  |        struct CMessage msg;
                             7605 ; 192  |        struct Button Button ;
                             7606 ; 193  |        struct Message Message;
                             7607 ; 194  |};
                             7608 ; 195  |
                             7609 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7610 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7611 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7612 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7613 ; 200  |
                             7614 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7615 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7616 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7617 ; 204  |
                             7618 ; 205  |#if DEBUG
                             7619 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7620 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7621 ; 208  |#else 
                             7622 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7623 ; 210  |#define DebugBuildAssert(x)    
                             7624 ; 211  |#endif
                             7625 ; 212  |
                             7626 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7627 ; 214  |//  #pragma asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7628 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7629 ; 216  |//  #pragma endasm
                             7630 ; 217  |
                             7631 ; 218  |
                             7632 ; 219  |#ifdef COLOR_262K
                             7633 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7634 ; 221  |#elif defined(COLOR_65K)
                             7635 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7636 ; 223  |#else
                             7637 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7638 ; 225  |#endif
                             7639 ; 226  |    
                             7640 ; 227  |#endif // #ifndef _TYPES_H
                             7641 
                             7643 
                             7644 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7645 ; 7    |
                             7646 ; 8    |//   SYSTEM STMP Registers 
                             7647 ; 9    |//  Last Edited 6.26.2003 M. Henson
                             7648 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7649 ; 11   |
                             7650 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                             7651 ; 13   |
                             7652 ; 14   |
                             7653 ; 15   |
                             7654 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                             7655 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                             7656 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                             7657 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                             7658 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7659 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                             7660 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                             7661 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                             7662 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                             7663 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                             7664 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                             7665 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                             7666 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                             7667 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                             7668 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                             7669 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                             7670 ; 32   |
                             7671 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                             7672 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7673 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                             7674 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                             7675 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                             7676 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                             7677 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                             7678 ; 40   |
                             7679 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                             7680 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                             7681 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                             7682 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7683 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                             7684 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                             7685 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                             7686 ; 48   |
                             7687 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                             7688 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                             7689 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                             7690 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                             7691 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                             7692 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                             7693 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                             7694 ; 56   |
                             7695 ; 57   |typedef union               
                             7696 ; 58   |{
                             7697 ; 59   |    struct {
                             7698 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                             7699 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                             7700 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                             7701 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                             7702 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                             7703 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                             7704 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                             7705 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                             7706 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                             7707 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                             7708 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                             7709 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                             7710 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                             7711 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                             7712 ; 74   |    } B;
                             7713 ; 75   |   unsigned int I;
                             7714 ; 76   |        unsigned int U;
                             7715 ; 77   |} lradc_ctrl_type;
                             7716 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                             7717 ; 79   |
                             7718 ; 80   |
                             7719 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             7720 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                             7721 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                             7722 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                             7723 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                             7724 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                             7725 ; 87   |
                             7726 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                             7727 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                             7728 ; 90   |
                             7729 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                             7730 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                             7731 ; 93   |
                             7732 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7733 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                             7734 ; 96   |
                             7735 ; 97   |
                             7736 ; 98   |typedef union               
                             7737 ; 99   |{
                             7738 ; 100  |    struct {
                             7739 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                             7740 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                             7741 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                             7742 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                             7743 ; 105  |    } B;
                             7744 ; 106  |    unsigned int I;
                             7745 ; 107  |} lradc_thrsh_type;
                             7746 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                             7747 ; 109  |
                             7748 ; 110  |
                             7749 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                             7750 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                             7751 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                             7752 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                             7753 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                             7754 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                             7755 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                             7756 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                             7757 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                             7758 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                             7759 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                             7760 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                             7761 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                             7762 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                             7763 ; 125  |
                             7764 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                             7765 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                             7766 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                             7767 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                             7768 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                             7769 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                             7770 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                             7771 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                             7772 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                             7773 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                             7774 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                             7775 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                             7776 ; 138  |
                             7777 ; 139  |
                             7778 ; 140  |
                             7779 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                             7780 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                             7781 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                             7782 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                             7783 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                             7784 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                             7785 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7786 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                             7787 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                             7788 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                             7789 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                             7790 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                             7791 ; 153  |
                             7792 ; 154  |
                             7793 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                             7794 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                             7795 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                             7796 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                             7797 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                             7798 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                             7799 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                             7800 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                             7801 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                             7802 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                             7803 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                             7804 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                             7805 ; 167  |
                             7806 ; 168  |typedef union               
                             7807 ; 169  |{
                             7808 ; 170  |    struct {
                             7809 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                             7810 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                             7811 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                             7812 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                             7813 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                             7814 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                             7815 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                             7816 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                             7817 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                             7818 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                             7819 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                             7820 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                             7821 ; 183  |    } B;
                             7822 ; 184  |    unsigned int I;
                             7823 ; 185  |} lradc_result_type;
                             7824 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                             7825 ; 187  |
                             7826 ; 188  |
                             7827 ; 189  |
                             7828 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                             7829 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                             7830 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                             7831 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                             7832 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7833 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                             7834 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                             7835 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                             7836 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                             7837 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                             7838 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7839 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                             7840 ; 202  |
                             7841 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                             7842 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7843 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                             7844 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                             7845 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                             7846 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                             7847 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                             7848 ; 210  |
                             7849 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                             7850 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                             7851 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                             7852 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                             7853 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                             7854 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                             7855 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                             7856 ; 218  |
                             7857 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                             7858 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                             7859 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                             7860 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                             7861 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                             7862 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                             7863 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                             7864 ; 226  |
                             7865 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                             7866 ; 228  |
                             7867 ; 229  |
                             7868 ; 230  |
                             7869 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             7870 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                             7871 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7872 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                             7873 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7874 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                             7875 ; 237  |
                             7876 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7877 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7878 ; 240  |
                             7879 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                             7880 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                             7881 ; 243  |
                             7882 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7883 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7884 ; 246  |
                             7885 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7886 ; 248  |
                             7887 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                             7888 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                             7889 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                             7890 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                             7891 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                             7892 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                             7893 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                             7894 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                             7895 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                             7896 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                             7897 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                             7898 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                             7899 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                             7900 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                             7901 ; 263  |
                             7902 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                             7903 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                             7904 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                             7905 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                             7906 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                             7907 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                             7908 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                             7909 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                             7910 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                             7911 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                             7912 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                             7913 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                             7914 ; 276  |
                             7915 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                             7916 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                             7917 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                             7918 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                             7919 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                             7920 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                             7921 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                             7922 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                             7923 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                             7924 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                             7925 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                             7926 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                             7927 ; 289  |
                             7928 ; 290  |
                             7929 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                             7930 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                             7931 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                             7932 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                             7933 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                             7934 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                             7935 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7936 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                             7937 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                             7938 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                             7939 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                             7940 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                             7941 ; 303  |
                             7942 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                             7943 ; 305  |
                             7944 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                             7945 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                             7946 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                             7947 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                             7948 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7949 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                             7950 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                             7951 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                             7952 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                             7953 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                             7954 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                             7955 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                             7956 ; 318  |
                             7957 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                             7958 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7959 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                             7960 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                             7961 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                             7962 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                             7963 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                             7964 ; 326  |
                             7965 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                             7966 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                             7967 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                             7968 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                             7969 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                             7970 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                             7971 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                             7972 ; 334  |
                             7973 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                             7974 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                             7975 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                             7976 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                             7977 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                             7978 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                             7979 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                             7980 ; 342  |
                             7981 ; 343  |
                             7982 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                             7983 ; 345  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7984 ; 346  |
                             7985 ; 347  |
                             7986 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                             7987 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                             7988 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7989 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                             7990 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7991 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                             7992 ; 354  |
                             7993 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7994 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7995 ; 357  |
                             7996 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                             7997 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                             7998 ; 360  |
                             7999 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             8000 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             8001 ; 363  |
                             8002 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                             8003 ; 365  |
                             8004 ; 366  |
                             8005 ; 367  |
                             8006 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                             8007 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                             8008 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                             8009 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                             8010 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                             8011 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                             8012 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                             8013 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                             8014 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                             8015 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                             8016 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                             8017 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                             8018 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                             8019 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                             8020 ; 382  |
                             8021 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                             8022 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                             8023 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                             8024 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                             8025 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                             8026 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                             8027 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                             8028 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                             8029 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                             8030 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                             8031 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                             8032 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                             8033 ; 395  |
                             8034 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                             8035 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                             8036 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8037 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                             8038 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                             8039 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                             8040 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                             8041 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                             8042 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                             8043 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                             8044 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                             8045 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                             8046 ; 408  |
                             8047 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                             8048 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                             8049 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                             8050 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                             8051 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                             8052 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                             8053 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                             8054 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                             8055 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                             8056 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                             8057 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                             8058 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                             8059 ; 421  |
                             8060 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                             8061 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8062 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8063 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8064 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8065 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8066 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8067 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8068 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8069 ; 431  |#define HW_LRADC_RES_REF_0                              80
                             8070 ; 432  |#define HW_LRADC_RES_REF_1                              77
                             8071 ; 433  |#define HW_LRADC_RES_REF_2                              100
                             8072 ; 434  |#define HW_LRADC_RES_REF_3                              129
                             8073 ; 435  |#define HW_LRADC_RES_REF_4                              160
                             8074 ; 436  |#define HW_LRADC_RES_REF_5                              154
                             8075 ; 437  |#define HW_LRADC_RES_REF_6                              200
                             8076 ; 438  |#define HW_LRADC_RES_REF_7                              258
                             8077 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                             8078 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                             8079 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                             8080 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                             8081 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                             8082 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8083 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                             8084 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                             8085 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                             8086 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                             8087 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                             8088 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                             8089 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                             8090 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                             8091 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                             8092 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                             8093 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                             8094 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                             8095 ; 457  |
                             8096 ; 458  |//Needed by button.asm
                             8097 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                             8098 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                             8099 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                             8100 ; 462  |
                             8101 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8102 ; 464  |
                             8103 ; 465  |#endif
                             8104 ; 466  |
                             8105 ; 467  |
                             8106 
                             8108 
                             8109 ; 27   |#include "regspwm.h"
                             8110 
                             8112 
                             8113 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             8114 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                             8115 ; 3    |// Filename: regspwm.inc
                             8116 ; 4    |// Description: Register definitions for PWM interface
                             8117 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8118 ; 6    |// The following naming conventions are followed in this file.
                             8119 ; 7    |// All registers are named using the format...
                             8120 ; 8    |//     HW_<module>_<regname>
                             8121 ; 9    |// where <module> is the module name which can be any of the following...
                             8122 ; 10   |//     USB20
                             8123 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             8124 ; 12   |// module name includes a number starting from 0 for the first instance of
                             8125 ; 13   |// that module)
                             8126 ; 14   |// <regname> is the specific register within that module
                             8127 ; 15   |// We also define the following...
                             8128 ; 16   |//     HW_<module>_<regname>_BITPOS
                             8129 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8130 ; 18   |//     HW_<module>_<regname>_SETMASK
                             8131 ; 19   |// which does something else, and
                             8132 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             8133 ; 21   |// which does something else.
                             8134 ; 22   |// Other rules
                             8135 ; 23   |//     All caps
                             8136 ; 24   |//     Numeric identifiers start at 0
                             8137 ; 25   |#if !(defined(regspwminc))
                             8138 ; 26   |#define regspwminc 1
                             8139 ; 27   |
                             8140 ; 28   |#include "types.h"
                             8141 
                             8143 
                             8144 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8145 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8146 ; 3    |//
                             8147 ; 4    |// Filename: types.h
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8148 ; 5    |// Description: Standard data types
                             8149 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8150 ; 7    |
                             8151 ; 8    |#ifndef _TYPES_H
                             8152 ; 9    |#define _TYPES_H
                             8153 ; 10   |
                             8154 ; 11   |// TODO:  move this outta here!
                             8155 ; 12   |#if !defined(NOERROR)
                             8156 ; 13   |#define NOERROR 0
                             8157 ; 14   |#define SUCCESS 0
                             8158 ; 15   |#endif 
                             8159 ; 16   |#if !defined(SUCCESS)
                             8160 ; 17   |#define SUCCESS  0
                             8161 ; 18   |#endif
                             8162 ; 19   |#if !defined(ERROR)
                             8163 ; 20   |#define ERROR   -1
                             8164 ; 21   |#endif
                             8165 ; 22   |#if !defined(FALSE)
                             8166 ; 23   |#define FALSE 0
                             8167 ; 24   |#endif
                             8168 ; 25   |#if !defined(TRUE)
                             8169 ; 26   |#define TRUE  1
                             8170 ; 27   |#endif
                             8171 ; 28   |
                             8172 ; 29   |#if !defined(NULL)
                             8173 ; 30   |#define NULL 0
                             8174 ; 31   |#endif
                             8175 ; 32   |
                             8176 ; 33   |#define MAX_INT     0x7FFFFF
                             8177 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8178 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8179 ; 36   |#define MAX_ULONG   (-1) 
                             8180 ; 37   |
                             8181 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8182 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8183 ; 40   |
                             8184 ; 41   |
                             8185 ; 42   |#define BYTE    unsigned char       // btVarName
                             8186 ; 43   |#define CHAR    signed char         // cVarName
                             8187 ; 44   |#define USHORT  unsigned short      // usVarName
                             8188 ; 45   |#define SHORT   unsigned short      // sVarName
                             8189 ; 46   |#define WORD    unsigned int        // wVarName
                             8190 ; 47   |#define INT     signed int          // iVarName
                             8191 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8192 ; 49   |#define LONG    signed long         // lVarName
                             8193 ; 50   |#define BOOL    unsigned int        // bVarName
                             8194 ; 51   |#define FRACT   _fract              // frVarName
                             8195 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8196 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8197 ; 54   |#define FLOAT   float               // fVarName
                             8198 ; 55   |#define DBL     double              // dVarName
                             8199 ; 56   |#define ENUM    enum                // eVarName
                             8200 ; 57   |#define CMX     _complex            // cmxVarName
                             8201 ; 58   |typedef WORD UCS3;                   // 
                             8202 ; 59   |
                             8203 ; 60   |#define UINT16  unsigned short
                             8204 ; 61   |#define UINT8   unsigned char   
                             8205 ; 62   |#define UINT32  unsigned long
                             8206 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8207 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8208 ; 65   |#define WCHAR   UINT16
                             8209 ; 66   |
                             8210 ; 67   |//UINT128 is 16 bytes or 6 words
                             8211 ; 68   |typedef struct UINT128_3500 {   
                             8212 ; 69   |    int val[6];     
                             8213 ; 70   |} UINT128_3500;
                             8214 ; 71   |
                             8215 ; 72   |#define UINT128   UINT128_3500
                             8216 ; 73   |
                             8217 ; 74   |// Little endian word packed byte strings:   
                             8218 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8219 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8220 ; 77   |// Little endian word packed byte strings:   
                             8221 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8222 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8223 ; 80   |
                             8224 ; 81   |// Declare Memory Spaces To Use When Coding
                             8225 ; 82   |// A. Sector Buffers
                             8226 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8227 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8228 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8229 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8230 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8231 ; 88   |// B. Media DDI Memory
                             8232 ; 89   |#define MEDIA_DDI_MEM _Y
                             8233 ; 90   |
                             8234 ; 91   |
                             8235 ; 92   |
                             8236 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8237 ; 94   |// Examples of circular pointers:
                             8238 ; 95   |//    INT CIRC cpiVarName
                             8239 ; 96   |//    DWORD CIRC cpdwVarName
                             8240 ; 97   |
                             8241 ; 98   |#define RETCODE INT                 // rcVarName
                             8242 ; 99   |
                             8243 ; 100  |// generic bitfield structure
                             8244 ; 101  |struct Bitfield {
                             8245 ; 102  |    unsigned int B0  :1;
                             8246 ; 103  |    unsigned int B1  :1;
                             8247 ; 104  |    unsigned int B2  :1;
                             8248 ; 105  |    unsigned int B3  :1;
                             8249 ; 106  |    unsigned int B4  :1;
                             8250 ; 107  |    unsigned int B5  :1;
                             8251 ; 108  |    unsigned int B6  :1;
                             8252 ; 109  |    unsigned int B7  :1;
                             8253 ; 110  |    unsigned int B8  :1;
                             8254 ; 111  |    unsigned int B9  :1;
                             8255 ; 112  |    unsigned int B10 :1;
                             8256 ; 113  |    unsigned int B11 :1;
                             8257 ; 114  |    unsigned int B12 :1;
                             8258 ; 115  |    unsigned int B13 :1;
                             8259 ; 116  |    unsigned int B14 :1;
                             8260 ; 117  |    unsigned int B15 :1;
                             8261 ; 118  |    unsigned int B16 :1;
                             8262 ; 119  |    unsigned int B17 :1;
                             8263 ; 120  |    unsigned int B18 :1;
                             8264 ; 121  |    unsigned int B19 :1;
                             8265 ; 122  |    unsigned int B20 :1;
                             8266 ; 123  |    unsigned int B21 :1;
                             8267 ; 124  |    unsigned int B22 :1;
                             8268 ; 125  |    unsigned int B23 :1;
                             8269 ; 126  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8270 ; 127  |
                             8271 ; 128  |union BitInt {
                             8272 ; 129  |        struct Bitfield B;
                             8273 ; 130  |        int        I;
                             8274 ; 131  |};
                             8275 ; 132  |
                             8276 ; 133  |#define MAX_MSG_LENGTH 10
                             8277 ; 134  |struct CMessage
                             8278 ; 135  |{
                             8279 ; 136  |        unsigned int m_uLength;
                             8280 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8281 ; 138  |};
                             8282 ; 139  |
                             8283 ; 140  |typedef struct {
                             8284 ; 141  |    WORD m_wLength;
                             8285 ; 142  |    WORD m_wMessage;
                             8286 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8287 ; 144  |} Message;
                             8288 ; 145  |
                             8289 ; 146  |struct MessageQueueDescriptor
                             8290 ; 147  |{
                             8291 ; 148  |        int *m_pBase;
                             8292 ; 149  |        int m_iModulo;
                             8293 ; 150  |        int m_iSize;
                             8294 ; 151  |        int *m_pHead;
                             8295 ; 152  |        int *m_pTail;
                             8296 ; 153  |};
                             8297 ; 154  |
                             8298 ; 155  |struct ModuleEntry
                             8299 ; 156  |{
                             8300 ; 157  |    int m_iSignaledEventMask;
                             8301 ; 158  |    int m_iWaitEventMask;
                             8302 ; 159  |    int m_iResourceOfCode;
                             8303 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8304 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8305 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8306 ; 163  |    int m_uTimeOutHigh;
                             8307 ; 164  |    int m_uTimeOutLow;
                             8308 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8309 ; 166  |};
                             8310 ; 167  |
                             8311 ; 168  |union WaitMask{
                             8312 ; 169  |    struct B{
                             8313 ; 170  |        unsigned int m_bNone     :1;
                             8314 ; 171  |        unsigned int m_bMessage  :1;
                             8315 ; 172  |        unsigned int m_bTimer    :1;
                             8316 ; 173  |        unsigned int m_bButton   :1;
                             8317 ; 174  |    } B;
                             8318 ; 175  |    int I;
                             8319 ; 176  |} ;
                             8320 ; 177  |
                             8321 ; 178  |
                             8322 ; 179  |struct Button {
                             8323 ; 180  |        WORD wButtonEvent;
                             8324 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8325 ; 182  |};
                             8326 ; 183  |
                             8327 ; 184  |struct Message {
                             8328 ; 185  |        WORD wMsgLength;
                             8329 ; 186  |        WORD wMsgCommand;
                             8330 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8331 ; 188  |};
                             8332 ; 189  |
                             8333 ; 190  |union EventTypes {
                             8334 ; 191  |        struct CMessage msg;
                             8335 ; 192  |        struct Button Button ;
                             8336 ; 193  |        struct Message Message;
                             8337 ; 194  |};
                             8338 ; 195  |
                             8339 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8340 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8341 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8342 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8343 ; 200  |
                             8344 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8345 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8346 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8347 ; 204  |
                             8348 ; 205  |#if DEBUG
                             8349 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8350 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8351 ; 208  |#else 
                             8352 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8353 ; 210  |#define DebugBuildAssert(x)    
                             8354 ; 211  |#endif
                             8355 ; 212  |
                             8356 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8357 ; 214  |//  #pragma asm
                             8358 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8359 ; 216  |//  #pragma endasm
                             8360 ; 217  |
                             8361 ; 218  |
                             8362 ; 219  |#ifdef COLOR_262K
                             8363 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8364 ; 221  |#elif defined(COLOR_65K)
                             8365 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8366 ; 223  |#else
                             8367 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8368 ; 225  |#endif
                             8369 ; 226  |    
                             8370 ; 227  |#endif // #ifndef _TYPES_H
                             8371 
                             8373 
                             8374 ; 29   |
                             8375 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8376 ; 31   |//   Pulse Width Modulator STMP Registers 
                             8377 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8378 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                             8379 ; 34   |
                             8380 ; 35   |
                             8381 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             8382 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                             8383 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                             8384 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                             8385 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                             8386 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                             8387 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                             8388 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                             8389 ; 44   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8390 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                             8391 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                             8392 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                             8393 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                             8394 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                             8395 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                             8396 ; 51   |
                             8397 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                             8398 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                             8399 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                             8400 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                             8401 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                             8402 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                             8403 ; 58   |
                             8404 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                             8405 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                             8406 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                             8407 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                             8408 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                             8409 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                             8410 ; 65   |
                             8411 ; 66   |typedef union               
                             8412 ; 67   |{
                             8413 ; 68   |    struct {
                             8414 ; 69   |        int PWM0_EN                    :1;
                             8415 ; 70   |        int PWM1_EN                    :1;
                             8416 ; 71   |        int PWM2_EN                    :1;
                             8417 ; 72   |        int PWM3_EN                    :1;
                             8418 ; 73   |        int RSVD0                      :4;
                             8419 ; 74   |        int CDIV                       :2;
                             8420 ; 75   |        int RSVD1                      :13;
                             8421 ; 76   |        int MSTR_EN                    :1;
                             8422 ; 77   |    } B;
                             8423 ; 78   |    int I;
                             8424 ; 79   |} pwmcsr_type;
                             8425 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                             8426 ; 81   |
                             8427 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                             8428 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                             8429 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                             8430 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                             8431 ; 86   |
                             8432 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                             8433 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                             8434 ; 89   |
                             8435 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                             8436 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                             8437 ; 92   |
                             8438 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                             8439 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                             8440 ; 95   |
                             8441 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                             8442 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                             8443 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8444 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                             8445 ; 100  |
                             8446 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                             8447 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                             8448 ; 103  |
                             8449 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                             8450 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                             8451 ; 106  |
                             8452 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                             8453 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                             8454 ; 109  |
                             8455 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                             8456 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                             8457 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                             8458 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                             8459 ; 114  |
                             8460 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                             8461 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                             8462 ; 117  |
                             8463 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                             8464 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                             8465 ; 120  |
                             8466 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                             8467 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                             8468 ; 123  |
                             8469 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             8470 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                             8471 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                             8472 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                             8473 ; 128  |
                             8474 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                             8475 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                             8476 ; 131  |
                             8477 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                             8478 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                             8479 ; 134  |
                             8480 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                             8481 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                             8482 ; 137  |
                             8483 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             8484 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                             8485 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                             8486 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                             8487 ; 142  |
                             8488 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                             8489 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                             8490 ; 145  |
                             8491 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                             8492 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                             8493 ; 148  |
                             8494 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                             8495 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                             8496 ; 151  |
                             8497 ; 152  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8498 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                             8499 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                             8500 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                             8501 ; 156  |
                             8502 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                             8503 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                             8504 ; 159  |
                             8505 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                             8506 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                             8507 ; 162  |
                             8508 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                             8509 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                             8510 ; 165  |
                             8511 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             8512 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                             8513 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                             8514 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                             8515 ; 170  |
                             8516 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                             8517 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                             8518 ; 173  |
                             8519 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                             8520 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                             8521 ; 176  |
                             8522 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                             8523 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                             8524 ; 179  |
                             8525 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             8526 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                             8527 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                             8528 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                             8529 ; 184  |
                             8530 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                             8531 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                             8532 ; 187  |
                             8533 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                             8534 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                             8535 ; 190  |
                             8536 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                             8537 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                             8538 ; 193  |
                             8539 ; 194  |typedef union               
                             8540 ; 195  |{
                             8541 ; 196  |    struct {
                             8542 ; 197  |       int ACTIVE                    :12;
                             8543 ; 198  |       int INACTIVE                  :12;
                             8544 ; 199  |    } B;
                             8545 ; 200  |    int I;
                             8546 ; 201  |} pwmchan_type;
                             8547 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                             8548 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                             8549 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8550 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                             8551 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                             8552 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                             8553 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                             8554 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                             8555 ; 210  |
                             8556 ; 211  |#endif
                             8557 ; 212  |
                             8558 ; 213  |
                             8559 ; 214  |
                             8560 ; 215  |
                             8561 
                             8563 
                             8564 ; 28   |#include "regsrevision.h"
                             8565 
                             8567 
                             8568 ; 1    |#if !(defined(__HW_REVR))
                             8569 ; 2    |#define __HW_REVR 1
                             8570 ; 3    |
                             8571 ; 4    |
                             8572 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                             8573 ; 6    |
                             8574 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                             8575 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                             8576 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                             8577 ; 10   |
                             8578 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                             8579 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                             8580 ; 13   |
                             8581 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                             8582 ; 15   |
                             8583 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                             8584 ; 17   |
                             8585 ; 18   |
                             8586 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                             8587 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                             8588 ; 21   |//  June15 2004: C struct updated to be correct: 
                             8589 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                             8590 ; 23   |typedef union               
                             8591 ; 24   |{
                             8592 ; 25   |    struct {
                             8593 ; 26   |        unsigned RMN    :5;     //Minor Revision
                             8594 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                             8595 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                             8596 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                             8597 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                             8598 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                             8599 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                             8600 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                             8601 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                             8602 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                             8603 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                             8604 ; 37   |        unsigned RMJ    :16;    //Major Revision
                             8605 ; 38   |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8606 ; 39   |
                             8607 ; 40   |    int I;
                             8608 ; 41   |
                             8609 ; 42   |} revr_type;
                             8610 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                             8611 ; 44   |
                             8612 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                             8613 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                             8614 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                             8615 ; 48   |
                             8616 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                             8617 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                             8618 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                             8619 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                             8620 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                             8621 ; 54   |
                             8622 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                             8623 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                             8624 ; 57   |
                             8625 ; 58   |#endif //!@def(__HW_REVR)
                             8626 ; 59   |
                             8627 
                             8629 
                             8630 ; 29   |#include "regsrtc.h"
                             8631 
                             8633 
                             8634 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             8635 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8636 ; 3    |// Filename: regsrtc.inc
                             8637 ; 4    |// Description: Register definitions for RTC interface
                             8638 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8639 ; 6    |// The following naming conventions are followed in this file.
                             8640 ; 7    |// All registers are named using the format...
                             8641 ; 8    |//     HW_<module>_<regname>
                             8642 ; 9    |// where <module> is the module name which can be any of the following...
                             8643 ; 10   |//     USB20
                             8644 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             8645 ; 12   |// module name includes a number starting from 0 for the first instance of
                             8646 ; 13   |// that module)
                             8647 ; 14   |// <regname> is the specific register within that module
                             8648 ; 15   |// We also define the following...
                             8649 ; 16   |//     HW_<module>_<regname>_BITPOS
                             8650 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8651 ; 18   |//     HW_<module>_<regname>_SETMASK
                             8652 ; 19   |// which does something else, and
                             8653 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             8654 ; 21   |// which does something else.
                             8655 ; 22   |// Other rules
                             8656 ; 23   |//     All caps
                             8657 ; 24   |//     Numeric identifiers start at 0
                             8658 ; 25   |#if !(defined(regsrtcinc))
                             8659 ; 26   |#define regsrtcinc 1
                             8660 ; 27   |
                             8661 ; 28   |#include "types.h"
                             8662 
                             8664 
                             8665 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8666 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8667 ; 3    |//
                             8668 ; 4    |// Filename: types.h
                             8669 ; 5    |// Description: Standard data types
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8670 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8671 ; 7    |
                             8672 ; 8    |#ifndef _TYPES_H
                             8673 ; 9    |#define _TYPES_H
                             8674 ; 10   |
                             8675 ; 11   |// TODO:  move this outta here!
                             8676 ; 12   |#if !defined(NOERROR)
                             8677 ; 13   |#define NOERROR 0
                             8678 ; 14   |#define SUCCESS 0
                             8679 ; 15   |#endif 
                             8680 ; 16   |#if !defined(SUCCESS)
                             8681 ; 17   |#define SUCCESS  0
                             8682 ; 18   |#endif
                             8683 ; 19   |#if !defined(ERROR)
                             8684 ; 20   |#define ERROR   -1
                             8685 ; 21   |#endif
                             8686 ; 22   |#if !defined(FALSE)
                             8687 ; 23   |#define FALSE 0
                             8688 ; 24   |#endif
                             8689 ; 25   |#if !defined(TRUE)
                             8690 ; 26   |#define TRUE  1
                             8691 ; 27   |#endif
                             8692 ; 28   |
                             8693 ; 29   |#if !defined(NULL)
                             8694 ; 30   |#define NULL 0
                             8695 ; 31   |#endif
                             8696 ; 32   |
                             8697 ; 33   |#define MAX_INT     0x7FFFFF
                             8698 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8699 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8700 ; 36   |#define MAX_ULONG   (-1) 
                             8701 ; 37   |
                             8702 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8703 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8704 ; 40   |
                             8705 ; 41   |
                             8706 ; 42   |#define BYTE    unsigned char       // btVarName
                             8707 ; 43   |#define CHAR    signed char         // cVarName
                             8708 ; 44   |#define USHORT  unsigned short      // usVarName
                             8709 ; 45   |#define SHORT   unsigned short      // sVarName
                             8710 ; 46   |#define WORD    unsigned int        // wVarName
                             8711 ; 47   |#define INT     signed int          // iVarName
                             8712 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8713 ; 49   |#define LONG    signed long         // lVarName
                             8714 ; 50   |#define BOOL    unsigned int        // bVarName
                             8715 ; 51   |#define FRACT   _fract              // frVarName
                             8716 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8717 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8718 ; 54   |#define FLOAT   float               // fVarName
                             8719 ; 55   |#define DBL     double              // dVarName
                             8720 ; 56   |#define ENUM    enum                // eVarName
                             8721 ; 57   |#define CMX     _complex            // cmxVarName
                             8722 ; 58   |typedef WORD UCS3;                   // 
                             8723 ; 59   |
                             8724 ; 60   |#define UINT16  unsigned short
                             8725 ; 61   |#define UINT8   unsigned char   
                             8726 ; 62   |#define UINT32  unsigned long
                             8727 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8728 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8729 ; 65   |#define WCHAR   UINT16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8730 ; 66   |
                             8731 ; 67   |//UINT128 is 16 bytes or 6 words
                             8732 ; 68   |typedef struct UINT128_3500 {   
                             8733 ; 69   |    int val[6];     
                             8734 ; 70   |} UINT128_3500;
                             8735 ; 71   |
                             8736 ; 72   |#define UINT128   UINT128_3500
                             8737 ; 73   |
                             8738 ; 74   |// Little endian word packed byte strings:   
                             8739 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8740 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8741 ; 77   |// Little endian word packed byte strings:   
                             8742 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8743 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8744 ; 80   |
                             8745 ; 81   |// Declare Memory Spaces To Use When Coding
                             8746 ; 82   |// A. Sector Buffers
                             8747 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8748 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8749 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8750 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8751 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8752 ; 88   |// B. Media DDI Memory
                             8753 ; 89   |#define MEDIA_DDI_MEM _Y
                             8754 ; 90   |
                             8755 ; 91   |
                             8756 ; 92   |
                             8757 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8758 ; 94   |// Examples of circular pointers:
                             8759 ; 95   |//    INT CIRC cpiVarName
                             8760 ; 96   |//    DWORD CIRC cpdwVarName
                             8761 ; 97   |
                             8762 ; 98   |#define RETCODE INT                 // rcVarName
                             8763 ; 99   |
                             8764 ; 100  |// generic bitfield structure
                             8765 ; 101  |struct Bitfield {
                             8766 ; 102  |    unsigned int B0  :1;
                             8767 ; 103  |    unsigned int B1  :1;
                             8768 ; 104  |    unsigned int B2  :1;
                             8769 ; 105  |    unsigned int B3  :1;
                             8770 ; 106  |    unsigned int B4  :1;
                             8771 ; 107  |    unsigned int B5  :1;
                             8772 ; 108  |    unsigned int B6  :1;
                             8773 ; 109  |    unsigned int B7  :1;
                             8774 ; 110  |    unsigned int B8  :1;
                             8775 ; 111  |    unsigned int B9  :1;
                             8776 ; 112  |    unsigned int B10 :1;
                             8777 ; 113  |    unsigned int B11 :1;
                             8778 ; 114  |    unsigned int B12 :1;
                             8779 ; 115  |    unsigned int B13 :1;
                             8780 ; 116  |    unsigned int B14 :1;
                             8781 ; 117  |    unsigned int B15 :1;
                             8782 ; 118  |    unsigned int B16 :1;
                             8783 ; 119  |    unsigned int B17 :1;
                             8784 ; 120  |    unsigned int B18 :1;
                             8785 ; 121  |    unsigned int B19 :1;
                             8786 ; 122  |    unsigned int B20 :1;
                             8787 ; 123  |    unsigned int B21 :1;
                             8788 ; 124  |    unsigned int B22 :1;
                             8789 ; 125  |    unsigned int B23 :1;
                             8790 ; 126  |};
                             8791 ; 127  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8792 ; 128  |union BitInt {
                             8793 ; 129  |        struct Bitfield B;
                             8794 ; 130  |        int        I;
                             8795 ; 131  |};
                             8796 ; 132  |
                             8797 ; 133  |#define MAX_MSG_LENGTH 10
                             8798 ; 134  |struct CMessage
                             8799 ; 135  |{
                             8800 ; 136  |        unsigned int m_uLength;
                             8801 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8802 ; 138  |};
                             8803 ; 139  |
                             8804 ; 140  |typedef struct {
                             8805 ; 141  |    WORD m_wLength;
                             8806 ; 142  |    WORD m_wMessage;
                             8807 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8808 ; 144  |} Message;
                             8809 ; 145  |
                             8810 ; 146  |struct MessageQueueDescriptor
                             8811 ; 147  |{
                             8812 ; 148  |        int *m_pBase;
                             8813 ; 149  |        int m_iModulo;
                             8814 ; 150  |        int m_iSize;
                             8815 ; 151  |        int *m_pHead;
                             8816 ; 152  |        int *m_pTail;
                             8817 ; 153  |};
                             8818 ; 154  |
                             8819 ; 155  |struct ModuleEntry
                             8820 ; 156  |{
                             8821 ; 157  |    int m_iSignaledEventMask;
                             8822 ; 158  |    int m_iWaitEventMask;
                             8823 ; 159  |    int m_iResourceOfCode;
                             8824 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8825 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8826 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8827 ; 163  |    int m_uTimeOutHigh;
                             8828 ; 164  |    int m_uTimeOutLow;
                             8829 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8830 ; 166  |};
                             8831 ; 167  |
                             8832 ; 168  |union WaitMask{
                             8833 ; 169  |    struct B{
                             8834 ; 170  |        unsigned int m_bNone     :1;
                             8835 ; 171  |        unsigned int m_bMessage  :1;
                             8836 ; 172  |        unsigned int m_bTimer    :1;
                             8837 ; 173  |        unsigned int m_bButton   :1;
                             8838 ; 174  |    } B;
                             8839 ; 175  |    int I;
                             8840 ; 176  |} ;
                             8841 ; 177  |
                             8842 ; 178  |
                             8843 ; 179  |struct Button {
                             8844 ; 180  |        WORD wButtonEvent;
                             8845 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8846 ; 182  |};
                             8847 ; 183  |
                             8848 ; 184  |struct Message {
                             8849 ; 185  |        WORD wMsgLength;
                             8850 ; 186  |        WORD wMsgCommand;
                             8851 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8852 ; 188  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8853 ; 189  |
                             8854 ; 190  |union EventTypes {
                             8855 ; 191  |        struct CMessage msg;
                             8856 ; 192  |        struct Button Button ;
                             8857 ; 193  |        struct Message Message;
                             8858 ; 194  |};
                             8859 ; 195  |
                             8860 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8861 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8862 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8863 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8864 ; 200  |
                             8865 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8866 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8867 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8868 ; 204  |
                             8869 ; 205  |#if DEBUG
                             8870 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8871 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8872 ; 208  |#else 
                             8873 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8874 ; 210  |#define DebugBuildAssert(x)    
                             8875 ; 211  |#endif
                             8876 ; 212  |
                             8877 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8878 ; 214  |//  #pragma asm
                             8879 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8880 ; 216  |//  #pragma endasm
                             8881 ; 217  |
                             8882 ; 218  |
                             8883 ; 219  |#ifdef COLOR_262K
                             8884 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8885 ; 221  |#elif defined(COLOR_65K)
                             8886 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8887 ; 223  |#else
                             8888 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8889 ; 225  |#endif
                             8890 ; 226  |    
                             8891 ; 227  |#endif // #ifndef _TYPES_H
                             8892 
                             8894 
                             8895 ; 29   |
                             8896 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8897 ; 31   |
                             8898 ; 32   |//   RTC STMP Registers 
                             8899 ; 33   |//   Edited 2/26/2002 J. Ferrara
                             8900 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8901 ; 35   |
                             8902 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                             8903 ; 37   |
                             8904 ; 38   |
                             8905 ; 39   |
                             8906 ; 40   |
                             8907 ; 41   |
                             8908 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                             8909 ; 43   |
                             8910 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                             8911 ; 45   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8912 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                             8913 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                             8914 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                             8915 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                             8916 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                             8917 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                             8918 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                             8919 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                             8920 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                             8921 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                             8922 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                             8923 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                             8924 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                             8925 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                             8926 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                             8927 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                             8928 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                             8929 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                             8930 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                             8931 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                             8932 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                             8933 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                             8934 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                             8935 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                             8936 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                             8937 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                             8938 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                             8939 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                             8940 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                             8941 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                             8942 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                             8943 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                             8944 ; 78   |
                             8945 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                             8946 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                             8947 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                             8948 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                             8949 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                             8950 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                             8951 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                             8952 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                             8953 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                             8954 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                             8955 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                             8956 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                             8957 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                             8958 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8959 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                             8960 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                             8961 ; 95   |
                             8962 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                             8963 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                             8964 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                             8965 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                             8966 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                             8967 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                             8968 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                             8969 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                             8970 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                             8971 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                             8972 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                             8973 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                             8974 ; 108  |
                             8975 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                             8976 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                             8977 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                             8978 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                             8979 ; 113  |
                             8980 ; 114  |
                             8981 ; 115  |typedef union               
                             8982 ; 116  |{
                             8983 ; 117  |    struct {
                             8984 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                             8985 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                             8986 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                             8987 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                             8988 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                             8989 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                             8990 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                             8991 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                             8992 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                             8993 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                             8994 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                             8995 ; 129  |    } B;
                             8996 ; 130  |    int I;
                             8997 ; 131  |    unsigned int U;
                             8998 ; 132  |} rtc_csr_type;
                             8999 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                             9000 ; 134  |
                             9001 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                             9002 ; 136  |
                             9003 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                             9004 ; 138  |
                             9005 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                             9006 ; 140  |
                             9007 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                             9008 ; 142  |
                             9009 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                             9010 ; 144  |
                             9011 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                             9012 ; 146  |
                             9013 ; 147  |typedef union               
                             9014 ; 148  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9015 ; 149  |    struct {
                             9016 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                             9017 ; 151  |    } B;
                             9018 ; 152  |    int I;
                             9019 ; 153  |    unsigned int U;
                             9020 ; 154  |} rtc_mseconds0_type;
                             9021 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                             9022 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                             9023 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                             9024 ; 158  |
                             9025 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                             9026 ; 160  |
                             9027 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                             9028 ; 162  |
                             9029 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                             9030 ; 164  |
                             9031 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                             9032 ; 166  |
                             9033 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                             9034 ; 168  |
                             9035 ; 169  |typedef union               
                             9036 ; 170  |{
                             9037 ; 171  |    struct {
                             9038 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                             9039 ; 173  |    } B;
                             9040 ; 174  |    int I;
                             9041 ; 175  |    unsigned int U;
                             9042 ; 176  |} rtc_mseconds1_type;
                             9043 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                             9044 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                             9045 ; 179  |
                             9046 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                             9047 ; 181  |#define HW_RTC_UP_OFFSET 2
                             9048 ; 182  |
                             9049 ; 183  |
                             9050 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                             9051 ; 185  |
                             9052 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                             9053 ; 187  |
                             9054 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                             9055 ; 189  |
                             9056 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                             9057 ; 191  |
                             9058 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                             9059 ; 193  |
                             9060 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                             9061 ; 195  |
                             9062 ; 196  |typedef union               
                             9063 ; 197  |{
                             9064 ; 198  |    struct {
                             9065 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                             9066 ; 200  |    } B;
                             9067 ; 201  |    int I;
                             9068 ; 202  |    unsigned int U;
                             9069 ; 203  |} rtc_watchdog_type;
                             9070 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9071 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                             9072 ; 206  |
                             9073 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                             9074 ; 208  |
                             9075 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                             9076 ; 210  |
                             9077 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                             9078 ; 212  |
                             9079 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                             9080 ; 214  |
                             9081 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                             9082 ; 216  |
                             9083 ; 217  |typedef union               
                             9084 ; 218  |{
                             9085 ; 219  |    struct {
                             9086 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                             9087 ; 221  |    } B;
                             9088 ; 222  |    int I;
                             9089 ; 223  |    unsigned int U;
                             9090 ; 224  |} rtc_alarm0_type;
                             9091 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                             9092 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                             9093 ; 227  |
                             9094 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                             9095 ; 229  |
                             9096 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                             9097 ; 231  |
                             9098 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                             9099 ; 233  |
                             9100 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                             9101 ; 235  |
                             9102 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                             9103 ; 237  |
                             9104 ; 238  |typedef union               
                             9105 ; 239  |{
                             9106 ; 240  |    struct {
                             9107 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                             9108 ; 242  |    } B;
                             9109 ; 243  |    int I;
                             9110 ; 244  |    unsigned int U;
                             9111 ; 245  |} rtc_alarm1_type;
                             9112 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                             9113 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             9114 ; 248  |
                             9115 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                             9116 ; 250  |
                             9117 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                             9118 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                             9119 ; 253  |
                             9120 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                             9121 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                             9122 ; 256  |
                             9123 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                             9124 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                             9125 ; 259  |
                             9126 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9127 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                             9128 ; 262  |
                             9129 ; 263  |typedef union               
                             9130 ; 264  |{
                             9131 ; 265  |    struct {
                             9132 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                             9133 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                             9134 ; 268  |    } B;
                             9135 ; 269  |    int I;
                             9136 ; 270  |    unsigned int U;
                             9137 ; 271  |} rtc_xtaldivide_type;
                             9138 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                             9139 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                             9140 ; 274  |
                             9141 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                             9142 ; 276  |
                             9143 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                             9144 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                             9145 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                             9146 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                             9147 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                             9148 ; 282  |
                             9149 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                             9150 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                             9151 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                             9152 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                             9153 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                             9154 ; 288  |
                             9155 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
                             9156 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                             9157 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                             9158 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                             9159 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                             9160 ; 294  |
                             9161 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                             9162 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                             9163 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                             9164 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                             9165 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                             9166 ; 300  |
                             9167 ; 301  |typedef union               
                             9168 ; 302  |{
                             9169 ; 303  |   struct {
                             9170 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                             9171 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                             9172 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                             9173 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                             9174 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                             9175 ; 309  |   } B;
                             9176 ; 310  |    int I;
                             9177 ; 311  |    unsigned int U;
                             9178 ; 312  |} rtc_PERSISTENT0_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9179 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                             9180 ; 314  |
                             9181 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                             9182 ; 316  |
                             9183 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                             9184 ; 318  |
                             9185 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                             9186 ; 320  |
                             9187 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                             9188 ; 322  |
                             9189 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                             9190 ; 324  |
                             9191 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                             9192 ; 326  |
                             9193 ; 327  |
                             9194 ; 328  |typedef union               
                             9195 ; 329  |{
                             9196 ; 330  |    struct {
                             9197 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                             9198 ; 332  |    } B;
                             9199 ; 333  |    int I;
                             9200 ; 334  |    unsigned int U;
                             9201 ; 335  |} rtc_PERSISTENT1_type;
                             9202 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                             9203 ; 337  |
                             9204 ; 338  |
                             9205 ; 339  |#endif
                             9206 ; 340  |
                             9207 ; 341  |
                             9208 ; 342  |
                             9209 ; 343  |
                             9210 ; 344  |
                             9211 ; 345  |
                             9212 ; 346  |
                             9213 ; 347  |
                             9214 ; 348  |
                             9215 ; 349  |
                             9216 ; 350  |
                             9217 ; 351  |
                             9218 ; 352  |
                             9219 ; 353  |
                             9220 
                             9222 
                             9223 ; 30   |#include "regsspare.h"
                             9224 
                             9226 
                             9227 ; 1    |#if !(defined(RESGSSPARE_INC))
                             9228 ; 2    |#define RESGSSPARE_INC 1
                             9229 ; 3    |
                             9230 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                             9231 ; 5    |
                             9232 ; 6    |
                             9233 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                             9234 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                             9235 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                             9236 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                             9237 ; 11   |
                             9238 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                             9239 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9240 ; 14   |
                             9241 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                             9242 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                             9243 ; 17   |
                             9244 ; 18   |
                             9245 ; 19   |
                             9246 ; 20   |typedef union               
                             9247 ; 21   |{
                             9248 ; 22   |    struct {
                             9249 ; 23   |        int      I2SS       :1;     
                             9250 ; 24   |        int      USBSELECT  :1;     
                             9251 ; 25   |        unsigned            :6;
                             9252 ; 26   |        int      USBPLUGIN  :1;     
                             9253 ; 27   |        int      PSWITCH    :1;     
                             9254 ; 28   |    } B;
                             9255 ; 29   |
                             9256 ; 30   |    int I;
                             9257 ; 31   |
                             9258 ; 32   |} spare_type;
                             9259 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                             9260 ; 34   |
                             9261 ; 35   |
                             9262 ; 36   |
                             9263 ; 37   |#endif
                             9264 
                             9266 
                             9267 ; 31   |#include "regsspi.h"
                             9268 
                             9270 
                             9271 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9272 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             9273 ; 3    |//;; Filename    : regsspi.inc
                             9274 ; 4    |//;; Description : Register definitions for SPI interface
                             9275 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9276 ; 6    |
                             9277 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             9278 ; 8    |// The following naming conventions are followed in this file.
                             9279 ; 9    |// All registers are named using the format...
                             9280 ; 10   |//     HW_<module>_<regname>
                             9281 ; 11   |// where <module> is the module name which can be any of the following...
                             9282 ; 12   |//     USB20
                             9283 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             9284 ; 14   |// module name includes a number starting from 0 for the first instance of
                             9285 ; 15   |// that module)
                             9286 ; 16   |// <regname> is the specific register within that module
                             9287 ; 17   |// We also define the following...
                             9288 ; 18   |//     HW_<module>_<regname>_BITPOS
                             9289 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9290 ; 20   |//     HW_<module>_<regname>_SETMASK
                             9291 ; 21   |// which does something else, and
                             9292 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             9293 ; 23   |// which does something else.
                             9294 ; 24   |// Other rules
                             9295 ; 25   |//     All caps
                             9296 ; 26   |//     Numeric identifiers start at 0
                             9297 ; 27   |#if !(defined(regsspiinc))
                             9298 ; 28   |#define regsspiinc 1
                             9299 ; 29   |
                             9300 ; 30   |#include "types.h"
                             9301 
                             9303 
                             9304 ; 1    |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9305 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9306 ; 3    |//
                             9307 ; 4    |// Filename: types.h
                             9308 ; 5    |// Description: Standard data types
                             9309 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9310 ; 7    |
                             9311 ; 8    |#ifndef _TYPES_H
                             9312 ; 9    |#define _TYPES_H
                             9313 ; 10   |
                             9314 ; 11   |// TODO:  move this outta here!
                             9315 ; 12   |#if !defined(NOERROR)
                             9316 ; 13   |#define NOERROR 0
                             9317 ; 14   |#define SUCCESS 0
                             9318 ; 15   |#endif 
                             9319 ; 16   |#if !defined(SUCCESS)
                             9320 ; 17   |#define SUCCESS  0
                             9321 ; 18   |#endif
                             9322 ; 19   |#if !defined(ERROR)
                             9323 ; 20   |#define ERROR   -1
                             9324 ; 21   |#endif
                             9325 ; 22   |#if !defined(FALSE)
                             9326 ; 23   |#define FALSE 0
                             9327 ; 24   |#endif
                             9328 ; 25   |#if !defined(TRUE)
                             9329 ; 26   |#define TRUE  1
                             9330 ; 27   |#endif
                             9331 ; 28   |
                             9332 ; 29   |#if !defined(NULL)
                             9333 ; 30   |#define NULL 0
                             9334 ; 31   |#endif
                             9335 ; 32   |
                             9336 ; 33   |#define MAX_INT     0x7FFFFF
                             9337 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9338 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9339 ; 36   |#define MAX_ULONG   (-1) 
                             9340 ; 37   |
                             9341 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9342 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9343 ; 40   |
                             9344 ; 41   |
                             9345 ; 42   |#define BYTE    unsigned char       // btVarName
                             9346 ; 43   |#define CHAR    signed char         // cVarName
                             9347 ; 44   |#define USHORT  unsigned short      // usVarName
                             9348 ; 45   |#define SHORT   unsigned short      // sVarName
                             9349 ; 46   |#define WORD    unsigned int        // wVarName
                             9350 ; 47   |#define INT     signed int          // iVarName
                             9351 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9352 ; 49   |#define LONG    signed long         // lVarName
                             9353 ; 50   |#define BOOL    unsigned int        // bVarName
                             9354 ; 51   |#define FRACT   _fract              // frVarName
                             9355 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9356 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9357 ; 54   |#define FLOAT   float               // fVarName
                             9358 ; 55   |#define DBL     double              // dVarName
                             9359 ; 56   |#define ENUM    enum                // eVarName
                             9360 ; 57   |#define CMX     _complex            // cmxVarName
                             9361 ; 58   |typedef WORD UCS3;                   // 
                             9362 ; 59   |
                             9363 ; 60   |#define UINT16  unsigned short
                             9364 ; 61   |#define UINT8   unsigned char   
                             9365 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9366 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9367 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9368 ; 65   |#define WCHAR   UINT16
                             9369 ; 66   |
                             9370 ; 67   |//UINT128 is 16 bytes or 6 words
                             9371 ; 68   |typedef struct UINT128_3500 {   
                             9372 ; 69   |    int val[6];     
                             9373 ; 70   |} UINT128_3500;
                             9374 ; 71   |
                             9375 ; 72   |#define UINT128   UINT128_3500
                             9376 ; 73   |
                             9377 ; 74   |// Little endian word packed byte strings:   
                             9378 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9379 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9380 ; 77   |// Little endian word packed byte strings:   
                             9381 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9382 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9383 ; 80   |
                             9384 ; 81   |// Declare Memory Spaces To Use When Coding
                             9385 ; 82   |// A. Sector Buffers
                             9386 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9387 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9388 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9389 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9390 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9391 ; 88   |// B. Media DDI Memory
                             9392 ; 89   |#define MEDIA_DDI_MEM _Y
                             9393 ; 90   |
                             9394 ; 91   |
                             9395 ; 92   |
                             9396 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9397 ; 94   |// Examples of circular pointers:
                             9398 ; 95   |//    INT CIRC cpiVarName
                             9399 ; 96   |//    DWORD CIRC cpdwVarName
                             9400 ; 97   |
                             9401 ; 98   |#define RETCODE INT                 // rcVarName
                             9402 ; 99   |
                             9403 ; 100  |// generic bitfield structure
                             9404 ; 101  |struct Bitfield {
                             9405 ; 102  |    unsigned int B0  :1;
                             9406 ; 103  |    unsigned int B1  :1;
                             9407 ; 104  |    unsigned int B2  :1;
                             9408 ; 105  |    unsigned int B3  :1;
                             9409 ; 106  |    unsigned int B4  :1;
                             9410 ; 107  |    unsigned int B5  :1;
                             9411 ; 108  |    unsigned int B6  :1;
                             9412 ; 109  |    unsigned int B7  :1;
                             9413 ; 110  |    unsigned int B8  :1;
                             9414 ; 111  |    unsigned int B9  :1;
                             9415 ; 112  |    unsigned int B10 :1;
                             9416 ; 113  |    unsigned int B11 :1;
                             9417 ; 114  |    unsigned int B12 :1;
                             9418 ; 115  |    unsigned int B13 :1;
                             9419 ; 116  |    unsigned int B14 :1;
                             9420 ; 117  |    unsigned int B15 :1;
                             9421 ; 118  |    unsigned int B16 :1;
                             9422 ; 119  |    unsigned int B17 :1;
                             9423 ; 120  |    unsigned int B18 :1;
                             9424 ; 121  |    unsigned int B19 :1;
                             9425 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9426 ; 123  |    unsigned int B21 :1;
                             9427 ; 124  |    unsigned int B22 :1;
                             9428 ; 125  |    unsigned int B23 :1;
                             9429 ; 126  |};
                             9430 ; 127  |
                             9431 ; 128  |union BitInt {
                             9432 ; 129  |        struct Bitfield B;
                             9433 ; 130  |        int        I;
                             9434 ; 131  |};
                             9435 ; 132  |
                             9436 ; 133  |#define MAX_MSG_LENGTH 10
                             9437 ; 134  |struct CMessage
                             9438 ; 135  |{
                             9439 ; 136  |        unsigned int m_uLength;
                             9440 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9441 ; 138  |};
                             9442 ; 139  |
                             9443 ; 140  |typedef struct {
                             9444 ; 141  |    WORD m_wLength;
                             9445 ; 142  |    WORD m_wMessage;
                             9446 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9447 ; 144  |} Message;
                             9448 ; 145  |
                             9449 ; 146  |struct MessageQueueDescriptor
                             9450 ; 147  |{
                             9451 ; 148  |        int *m_pBase;
                             9452 ; 149  |        int m_iModulo;
                             9453 ; 150  |        int m_iSize;
                             9454 ; 151  |        int *m_pHead;
                             9455 ; 152  |        int *m_pTail;
                             9456 ; 153  |};
                             9457 ; 154  |
                             9458 ; 155  |struct ModuleEntry
                             9459 ; 156  |{
                             9460 ; 157  |    int m_iSignaledEventMask;
                             9461 ; 158  |    int m_iWaitEventMask;
                             9462 ; 159  |    int m_iResourceOfCode;
                             9463 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9464 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9465 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9466 ; 163  |    int m_uTimeOutHigh;
                             9467 ; 164  |    int m_uTimeOutLow;
                             9468 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9469 ; 166  |};
                             9470 ; 167  |
                             9471 ; 168  |union WaitMask{
                             9472 ; 169  |    struct B{
                             9473 ; 170  |        unsigned int m_bNone     :1;
                             9474 ; 171  |        unsigned int m_bMessage  :1;
                             9475 ; 172  |        unsigned int m_bTimer    :1;
                             9476 ; 173  |        unsigned int m_bButton   :1;
                             9477 ; 174  |    } B;
                             9478 ; 175  |    int I;
                             9479 ; 176  |} ;
                             9480 ; 177  |
                             9481 ; 178  |
                             9482 ; 179  |struct Button {
                             9483 ; 180  |        WORD wButtonEvent;
                             9484 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9485 ; 182  |};
                             9486 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9487 ; 184  |struct Message {
                             9488 ; 185  |        WORD wMsgLength;
                             9489 ; 186  |        WORD wMsgCommand;
                             9490 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9491 ; 188  |};
                             9492 ; 189  |
                             9493 ; 190  |union EventTypes {
                             9494 ; 191  |        struct CMessage msg;
                             9495 ; 192  |        struct Button Button ;
                             9496 ; 193  |        struct Message Message;
                             9497 ; 194  |};
                             9498 ; 195  |
                             9499 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9500 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9501 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9502 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9503 ; 200  |
                             9504 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9505 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9506 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9507 ; 204  |
                             9508 ; 205  |#if DEBUG
                             9509 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9510 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9511 ; 208  |#else 
                             9512 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9513 ; 210  |#define DebugBuildAssert(x)    
                             9514 ; 211  |#endif
                             9515 ; 212  |
                             9516 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9517 ; 214  |//  #pragma asm
                             9518 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9519 ; 216  |//  #pragma endasm
                             9520 ; 217  |
                             9521 ; 218  |
                             9522 ; 219  |#ifdef COLOR_262K
                             9523 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9524 ; 221  |#elif defined(COLOR_65K)
                             9525 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9526 ; 223  |#else
                             9527 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9528 ; 225  |#endif
                             9529 ; 226  |    
                             9530 ; 227  |#endif // #ifndef _TYPES_H
                             9531 
                             9533 
                             9534 ; 31   |
                             9535 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9536 ; 33   |
                             9537 ; 34   |//   SPI STMP3500 Registers 
                             9538 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                             9539 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9540 ; 37   |
                             9541 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                             9542 ; 39   |
                             9543 ; 40   |
                             9544 ; 41   |
                             9545 ; 42   |// /////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9546 ; 43   |// //  SPI Control/Status Register Bit Definitions
                             9547 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                             9548 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                             9549 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                             9550 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                             9551 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                             9552 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                             9553 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                             9554 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                             9555 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                             9556 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                             9557 ; 54   |
                             9558 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                             9559 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                             9560 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                             9561 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                             9562 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                             9563 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                             9564 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                             9565 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                             9566 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                             9567 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                             9568 ; 65   |
                             9569 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                             9570 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                             9571 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                             9572 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                             9573 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                             9574 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                             9575 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                             9576 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                             9577 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                             9578 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                             9579 ; 76   |
                             9580 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                             9581 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                             9582 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                             9583 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                             9584 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                             9585 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                             9586 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                             9587 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                             9588 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                             9589 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                             9590 ; 87   |
                             9591 ; 88   |typedef union               
                             9592 ; 89   |{
                             9593 ; 90   |    struct {
                             9594 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                             9595 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                             9596 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                             9597 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                             9598 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                             9599 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                             9600 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                             9601 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                             9602 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                             9603 ; 100  |    } B;
                             9604 ; 101  |
                             9605 ; 102  |    int I;
                             9606 ; 103  |    unsigned int U;
                             9607 ; 104  |} spcsr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9608 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                             9609 ; 106  |
                             9610 ; 107  |// /////////////////////////////////////////////
                             9611 ; 108  |// //  SPI Data Register Bit Definitions
                             9612 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                             9613 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                             9614 ; 111  |
                             9615 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                             9616 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                             9617 ; 114  |
                             9618 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                             9619 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                             9620 ; 117  |
                             9621 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                             9622 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                             9623 ; 120  |
                             9624 ; 121  |typedef union               
                             9625 ; 122  |{
                             9626 ; 123  |    struct {
                             9627 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                             9628 ; 125  |    } B;
                             9629 ; 126  |
                             9630 ; 127  |    int I;
                             9631 ; 128  |    unsigned int U;
                             9632 ; 129  |} spdr_type;
                             9633 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                             9634 ; 131  |
                             9635 ; 132  |
                             9636 ; 133  |#endif
                             9637 ; 134  |
                             9638 ; 135  |
                             9639 
                             9641 
                             9642 ; 32   |#include "regsswizzle.h"
                             9643 
                             9645 
                             9646 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9647 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             9648 ; 3    |//;; Filename    : regsswizzle.inc
                             9649 ; 4    |//;; Description : Register definitions for Swizzle interface
                             9650 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9651 ; 6    |
                             9652 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             9653 ; 8    |// The following naming conventions are followed in this file.
                             9654 ; 9    |// All registers are named using the format...
                             9655 ; 10   |//     HW_<module>_<regname>
                             9656 ; 11   |// where <module> is the module name which can be any of the following...
                             9657 ; 12   |//     USB20
                             9658 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             9659 ; 14   |// module name includes a number starting from 0 for the first instance of
                             9660 ; 15   |// that module)
                             9661 ; 16   |// <regname> is the specific register within that module
                             9662 ; 17   |// We also define the following...
                             9663 ; 18   |//     HW_<module>_<regname>_BITPOS
                             9664 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9665 ; 20   |//     HW_<module>_<regname>_SETMASK
                             9666 ; 21   |// which does something else, and
                             9667 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             9668 ; 23   |// which does something else.
                             9669 ; 24   |// Other rules
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9670 ; 25   |//     All caps
                             9671 ; 26   |//     Numeric identifiers start at 0
                             9672 ; 27   |#if !(defined(regsswizzleinc))
                             9673 ; 28   |#define regsswizzleinc 1
                             9674 ; 29   |
                             9675 ; 30   |#include "types.h"
                             9676 
                             9678 
                             9679 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9680 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9681 ; 3    |//
                             9682 ; 4    |// Filename: types.h
                             9683 ; 5    |// Description: Standard data types
                             9684 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9685 ; 7    |
                             9686 ; 8    |#ifndef _TYPES_H
                             9687 ; 9    |#define _TYPES_H
                             9688 ; 10   |
                             9689 ; 11   |// TODO:  move this outta here!
                             9690 ; 12   |#if !defined(NOERROR)
                             9691 ; 13   |#define NOERROR 0
                             9692 ; 14   |#define SUCCESS 0
                             9693 ; 15   |#endif 
                             9694 ; 16   |#if !defined(SUCCESS)
                             9695 ; 17   |#define SUCCESS  0
                             9696 ; 18   |#endif
                             9697 ; 19   |#if !defined(ERROR)
                             9698 ; 20   |#define ERROR   -1
                             9699 ; 21   |#endif
                             9700 ; 22   |#if !defined(FALSE)
                             9701 ; 23   |#define FALSE 0
                             9702 ; 24   |#endif
                             9703 ; 25   |#if !defined(TRUE)
                             9704 ; 26   |#define TRUE  1
                             9705 ; 27   |#endif
                             9706 ; 28   |
                             9707 ; 29   |#if !defined(NULL)
                             9708 ; 30   |#define NULL 0
                             9709 ; 31   |#endif
                             9710 ; 32   |
                             9711 ; 33   |#define MAX_INT     0x7FFFFF
                             9712 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9713 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9714 ; 36   |#define MAX_ULONG   (-1) 
                             9715 ; 37   |
                             9716 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9717 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9718 ; 40   |
                             9719 ; 41   |
                             9720 ; 42   |#define BYTE    unsigned char       // btVarName
                             9721 ; 43   |#define CHAR    signed char         // cVarName
                             9722 ; 44   |#define USHORT  unsigned short      // usVarName
                             9723 ; 45   |#define SHORT   unsigned short      // sVarName
                             9724 ; 46   |#define WORD    unsigned int        // wVarName
                             9725 ; 47   |#define INT     signed int          // iVarName
                             9726 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9727 ; 49   |#define LONG    signed long         // lVarName
                             9728 ; 50   |#define BOOL    unsigned int        // bVarName
                             9729 ; 51   |#define FRACT   _fract              // frVarName
                             9730 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9731 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9732 ; 54   |#define FLOAT   float               // fVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9733 ; 55   |#define DBL     double              // dVarName
                             9734 ; 56   |#define ENUM    enum                // eVarName
                             9735 ; 57   |#define CMX     _complex            // cmxVarName
                             9736 ; 58   |typedef WORD UCS3;                   // 
                             9737 ; 59   |
                             9738 ; 60   |#define UINT16  unsigned short
                             9739 ; 61   |#define UINT8   unsigned char   
                             9740 ; 62   |#define UINT32  unsigned long
                             9741 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9742 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9743 ; 65   |#define WCHAR   UINT16
                             9744 ; 66   |
                             9745 ; 67   |//UINT128 is 16 bytes or 6 words
                             9746 ; 68   |typedef struct UINT128_3500 {   
                             9747 ; 69   |    int val[6];     
                             9748 ; 70   |} UINT128_3500;
                             9749 ; 71   |
                             9750 ; 72   |#define UINT128   UINT128_3500
                             9751 ; 73   |
                             9752 ; 74   |// Little endian word packed byte strings:   
                             9753 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9754 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9755 ; 77   |// Little endian word packed byte strings:   
                             9756 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9757 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9758 ; 80   |
                             9759 ; 81   |// Declare Memory Spaces To Use When Coding
                             9760 ; 82   |// A. Sector Buffers
                             9761 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9762 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9763 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9764 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9765 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9766 ; 88   |// B. Media DDI Memory
                             9767 ; 89   |#define MEDIA_DDI_MEM _Y
                             9768 ; 90   |
                             9769 ; 91   |
                             9770 ; 92   |
                             9771 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9772 ; 94   |// Examples of circular pointers:
                             9773 ; 95   |//    INT CIRC cpiVarName
                             9774 ; 96   |//    DWORD CIRC cpdwVarName
                             9775 ; 97   |
                             9776 ; 98   |#define RETCODE INT                 // rcVarName
                             9777 ; 99   |
                             9778 ; 100  |// generic bitfield structure
                             9779 ; 101  |struct Bitfield {
                             9780 ; 102  |    unsigned int B0  :1;
                             9781 ; 103  |    unsigned int B1  :1;
                             9782 ; 104  |    unsigned int B2  :1;
                             9783 ; 105  |    unsigned int B3  :1;
                             9784 ; 106  |    unsigned int B4  :1;
                             9785 ; 107  |    unsigned int B5  :1;
                             9786 ; 108  |    unsigned int B6  :1;
                             9787 ; 109  |    unsigned int B7  :1;
                             9788 ; 110  |    unsigned int B8  :1;
                             9789 ; 111  |    unsigned int B9  :1;
                             9790 ; 112  |    unsigned int B10 :1;
                             9791 ; 113  |    unsigned int B11 :1;
                             9792 ; 114  |    unsigned int B12 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9793 ; 115  |    unsigned int B13 :1;
                             9794 ; 116  |    unsigned int B14 :1;
                             9795 ; 117  |    unsigned int B15 :1;
                             9796 ; 118  |    unsigned int B16 :1;
                             9797 ; 119  |    unsigned int B17 :1;
                             9798 ; 120  |    unsigned int B18 :1;
                             9799 ; 121  |    unsigned int B19 :1;
                             9800 ; 122  |    unsigned int B20 :1;
                             9801 ; 123  |    unsigned int B21 :1;
                             9802 ; 124  |    unsigned int B22 :1;
                             9803 ; 125  |    unsigned int B23 :1;
                             9804 ; 126  |};
                             9805 ; 127  |
                             9806 ; 128  |union BitInt {
                             9807 ; 129  |        struct Bitfield B;
                             9808 ; 130  |        int        I;
                             9809 ; 131  |};
                             9810 ; 132  |
                             9811 ; 133  |#define MAX_MSG_LENGTH 10
                             9812 ; 134  |struct CMessage
                             9813 ; 135  |{
                             9814 ; 136  |        unsigned int m_uLength;
                             9815 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9816 ; 138  |};
                             9817 ; 139  |
                             9818 ; 140  |typedef struct {
                             9819 ; 141  |    WORD m_wLength;
                             9820 ; 142  |    WORD m_wMessage;
                             9821 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9822 ; 144  |} Message;
                             9823 ; 145  |
                             9824 ; 146  |struct MessageQueueDescriptor
                             9825 ; 147  |{
                             9826 ; 148  |        int *m_pBase;
                             9827 ; 149  |        int m_iModulo;
                             9828 ; 150  |        int m_iSize;
                             9829 ; 151  |        int *m_pHead;
                             9830 ; 152  |        int *m_pTail;
                             9831 ; 153  |};
                             9832 ; 154  |
                             9833 ; 155  |struct ModuleEntry
                             9834 ; 156  |{
                             9835 ; 157  |    int m_iSignaledEventMask;
                             9836 ; 158  |    int m_iWaitEventMask;
                             9837 ; 159  |    int m_iResourceOfCode;
                             9838 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9839 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9840 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9841 ; 163  |    int m_uTimeOutHigh;
                             9842 ; 164  |    int m_uTimeOutLow;
                             9843 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9844 ; 166  |};
                             9845 ; 167  |
                             9846 ; 168  |union WaitMask{
                             9847 ; 169  |    struct B{
                             9848 ; 170  |        unsigned int m_bNone     :1;
                             9849 ; 171  |        unsigned int m_bMessage  :1;
                             9850 ; 172  |        unsigned int m_bTimer    :1;
                             9851 ; 173  |        unsigned int m_bButton   :1;
                             9852 ; 174  |    } B;
                             9853 ; 175  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9854 ; 176  |} ;
                             9855 ; 177  |
                             9856 ; 178  |
                             9857 ; 179  |struct Button {
                             9858 ; 180  |        WORD wButtonEvent;
                             9859 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9860 ; 182  |};
                             9861 ; 183  |
                             9862 ; 184  |struct Message {
                             9863 ; 185  |        WORD wMsgLength;
                             9864 ; 186  |        WORD wMsgCommand;
                             9865 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9866 ; 188  |};
                             9867 ; 189  |
                             9868 ; 190  |union EventTypes {
                             9869 ; 191  |        struct CMessage msg;
                             9870 ; 192  |        struct Button Button ;
                             9871 ; 193  |        struct Message Message;
                             9872 ; 194  |};
                             9873 ; 195  |
                             9874 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9875 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9876 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9877 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9878 ; 200  |
                             9879 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9880 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9881 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9882 ; 204  |
                             9883 ; 205  |#if DEBUG
                             9884 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9885 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9886 ; 208  |#else 
                             9887 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9888 ; 210  |#define DebugBuildAssert(x)    
                             9889 ; 211  |#endif
                             9890 ; 212  |
                             9891 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9892 ; 214  |//  #pragma asm
                             9893 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9894 ; 216  |//  #pragma endasm
                             9895 ; 217  |
                             9896 ; 218  |
                             9897 ; 219  |#ifdef COLOR_262K
                             9898 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9899 ; 221  |#elif defined(COLOR_65K)
                             9900 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9901 ; 223  |#else
                             9902 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9903 ; 225  |#endif
                             9904 ; 226  |    
                             9905 ; 227  |#endif // #ifndef _TYPES_H
                             9906 
                             9908 
                             9909 ; 31   |
                             9910 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9911 ; 33   |
                             9912 ; 34   |//   SWIZZLE STMP3500 Registers 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9913 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                             9914 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9915 ; 37   |
                             9916 ; 38   |
                             9917 ; 39   |
                             9918 ; 40   |
                             9919 ; 41   |
                             9920 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                             9921 ; 43   |
                             9922 ; 44   |
                             9923 ; 45   |
                             9924 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                             9925 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                             9926 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                             9927 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                             9928 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                             9929 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                             9930 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                             9931 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                             9932 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                             9933 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                             9934 ; 56   |
                             9935 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                             9936 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                             9937 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                             9938 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                             9939 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                             9940 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                             9941 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                             9942 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                             9943 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                             9944 ; 66   |
                             9945 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                             9946 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                             9947 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                             9948 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                             9949 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                             9950 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                             9951 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                             9952 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                             9953 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                             9954 ; 76   |
                             9955 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                             9956 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                             9957 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                             9958 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                             9959 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                             9960 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                             9961 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                             9962 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                             9963 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                             9964 ; 86   |
                             9965 ; 87   |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9966 ; 88   |//  Bit Manipulation Unit Registers
                             9967 ; 89   |////////////////////////////////////////////////////////////////////////////////
                             9968 ; 90   |typedef union
                             9969 ; 91   |{
                             9970 ; 92   |    struct
                             9971 ; 93   |    {
                             9972 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                             9973 ; 95   |    int LA      :1;     /* Left Align Data                          */
                             9974 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                             9975 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                             9976 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                             9977 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                             9978 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                             9979 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                             9980 ; 102  |    } B;
                             9981 ; 103  |    int I;
                             9982 ; 104  |    unsigned U;
                             9983 ; 105  |} swizzlecsr1_type;
                             9984 ; 106  |////////////////////////////////////////////////////////////////////////////////
                             9985 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                             9986 ; 108  |
                             9987 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                             9988 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                             9989 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                             9990 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                             9991 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                             9992 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                             9993 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                             9994 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                             9995 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                             9996 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                             9997 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                             9998 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                             9999 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            10000 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            10001 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            10002 ; 124  |
                            10003 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            10004 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            10005 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            10006 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            10007 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            10008 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            10009 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            10010 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            10011 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            10012 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            10013 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            10014 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            10015 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            10016 ; 138  |
                            10017 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            10018 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            10019 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            10020 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            10021 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10022 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            10023 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            10024 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            10025 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            10026 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            10027 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                            10028 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            10029 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            10030 ; 152  |
                            10031 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            10032 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            10033 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            10034 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            10035 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            10036 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            10037 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            10038 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            10039 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            10040 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            10041 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            10042 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            10043 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            10044 ; 166  |
                            10045 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            10046 ; 168  |typedef union
                            10047 ; 169  |{
                            10048 ; 170  |    struct
                            10049 ; 171  |    {
                            10050 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            10051 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            10052 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            10053 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            10054 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            10055 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            10056 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            10057 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            10058 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            10059 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            10060 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            10061 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            10062 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            10063 ; 185  |    } B;
                            10064 ; 186  |    unsigned int I;
                            10065 ; 187  |    unsigned int U;
                            10066 ; 188  |} swizzlecsr2_type;
                            10067 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            10068 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            10069 ; 191  |
                            10070 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            10071 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            10072 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            10073 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            10074 ; 196  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10075 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            10076 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            10077 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            10078 ; 200  |
                            10079 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            10080 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            10081 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            10082 ; 204  |
                            10083 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            10084 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            10085 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            10086 ; 208  |
                            10087 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            10088 ; 210  |typedef union
                            10089 ; 211  |{
                            10090 ; 212  |    struct
                            10091 ; 213  |    {
                            10092 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            10093 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            10094 ; 216  |    } B;
                            10095 ; 217  |    int I;
                            10096 ; 218  |    unsigned U;
                            10097 ; 219  |} swizzlesizer_type;
                            10098 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            10099 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            10100 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
                            10101 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            10102 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            10103 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            10104 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            10105 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            10106 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            10107 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            10108 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            10109 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            10110 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            10111 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            10112 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            10113 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            10114 ; 236  |
                            10115 ; 237  |
                            10116 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            10117 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            10118 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10119 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            10120 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            10121 ; 243  |
                            10122 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            10123 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            10124 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            10125 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            10126 ; 248  |
                            10127 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            10128 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            10129 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            10130 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            10131 ; 253  |
                            10132 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            10133 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            10134 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            10135 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            10136 ; 258  |
                            10137 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            10138 ; 260  |typedef union
                            10139 ; 261  |{
                            10140 ; 262  |    struct
                            10141 ; 263  |    {
                            10142 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            10143 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            10144 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            10145 ; 267  |    } B;
                            10146 ; 268  |    int I;
                            10147 ; 269  |    unsigned U;
                            10148 ; 270  |} swizzlediv3ur_type;
                            10149 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            10150 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            10151 ; 273  |
                            10152 ; 274  |#endif
                            10153 ; 275  |
                            10154 
                            10156 
                            10157 ; 33   |#include "regssdram.h"
                            10158 
                            10160 
                            10161 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10162 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            10163 ; 3    |//;  File        : regssdram.inc
                            10164 ; 4    |//;  Description : Mixed Signal IP Register definition
                            10165 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10166 ; 6    |
                            10167 ; 7    |// The following naming conventions are followed in this file.
                            10168 ; 8    |// All registers are named using the format...
                            10169 ; 9    |//     HW_<module>_<regname>
                            10170 ; 10   |// where <module> is the module name which can be any of the following...
                            10171 ; 11   |//     SYSTEM
                            10172 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            10173 ; 13   |// module name includes a number starting from 0 for the first instance of
                            10174 ; 14   |// that module)
                            10175 ; 15   |// <regname> is the specific register within that module
                            10176 ; 16   |// We also define the following...
                            10177 ; 17   |//     HW_<module>_<regname>_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10178 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10179 ; 19   |//     HW_<module>_<regname>_SETMASK
                            10180 ; 20   |// which does something else, and
                            10181 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            10182 ; 22   |// which does something else.
                            10183 ; 23   |// Other rules
                            10184 ; 24   |//     All caps
                            10185 ; 25   |//     Numeric identifiers start at 0
                            10186 ; 26   |
                            10187 ; 27   |#if !(defined(regssdraminc))
                            10188 ; 28   |#define regssdraminc 1
                            10189 ; 29   |
                            10190 ; 30   |#include "types.h"
                            10191 
                            10193 
                            10194 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10195 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10196 ; 3    |//
                            10197 ; 4    |// Filename: types.h
                            10198 ; 5    |// Description: Standard data types
                            10199 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10200 ; 7    |
                            10201 ; 8    |#ifndef _TYPES_H
                            10202 ; 9    |#define _TYPES_H
                            10203 ; 10   |
                            10204 ; 11   |// TODO:  move this outta here!
                            10205 ; 12   |#if !defined(NOERROR)
                            10206 ; 13   |#define NOERROR 0
                            10207 ; 14   |#define SUCCESS 0
                            10208 ; 15   |#endif 
                            10209 ; 16   |#if !defined(SUCCESS)
                            10210 ; 17   |#define SUCCESS  0
                            10211 ; 18   |#endif
                            10212 ; 19   |#if !defined(ERROR)
                            10213 ; 20   |#define ERROR   -1
                            10214 ; 21   |#endif
                            10215 ; 22   |#if !defined(FALSE)
                            10216 ; 23   |#define FALSE 0
                            10217 ; 24   |#endif
                            10218 ; 25   |#if !defined(TRUE)
                            10219 ; 26   |#define TRUE  1
                            10220 ; 27   |#endif
                            10221 ; 28   |
                            10222 ; 29   |#if !defined(NULL)
                            10223 ; 30   |#define NULL 0
                            10224 ; 31   |#endif
                            10225 ; 32   |
                            10226 ; 33   |#define MAX_INT     0x7FFFFF
                            10227 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10228 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10229 ; 36   |#define MAX_ULONG   (-1) 
                            10230 ; 37   |
                            10231 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10232 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10233 ; 40   |
                            10234 ; 41   |
                            10235 ; 42   |#define BYTE    unsigned char       // btVarName
                            10236 ; 43   |#define CHAR    signed char         // cVarName
                            10237 ; 44   |#define USHORT  unsigned short      // usVarName
                            10238 ; 45   |#define SHORT   unsigned short      // sVarName
                            10239 ; 46   |#define WORD    unsigned int        // wVarName
                            10240 ; 47   |#define INT     signed int          // iVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10241 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10242 ; 49   |#define LONG    signed long         // lVarName
                            10243 ; 50   |#define BOOL    unsigned int        // bVarName
                            10244 ; 51   |#define FRACT   _fract              // frVarName
                            10245 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10246 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10247 ; 54   |#define FLOAT   float               // fVarName
                            10248 ; 55   |#define DBL     double              // dVarName
                            10249 ; 56   |#define ENUM    enum                // eVarName
                            10250 ; 57   |#define CMX     _complex            // cmxVarName
                            10251 ; 58   |typedef WORD UCS3;                   // 
                            10252 ; 59   |
                            10253 ; 60   |#define UINT16  unsigned short
                            10254 ; 61   |#define UINT8   unsigned char   
                            10255 ; 62   |#define UINT32  unsigned long
                            10256 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10257 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10258 ; 65   |#define WCHAR   UINT16
                            10259 ; 66   |
                            10260 ; 67   |//UINT128 is 16 bytes or 6 words
                            10261 ; 68   |typedef struct UINT128_3500 {   
                            10262 ; 69   |    int val[6];     
                            10263 ; 70   |} UINT128_3500;
                            10264 ; 71   |
                            10265 ; 72   |#define UINT128   UINT128_3500
                            10266 ; 73   |
                            10267 ; 74   |// Little endian word packed byte strings:   
                            10268 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10269 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10270 ; 77   |// Little endian word packed byte strings:   
                            10271 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10272 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10273 ; 80   |
                            10274 ; 81   |// Declare Memory Spaces To Use When Coding
                            10275 ; 82   |// A. Sector Buffers
                            10276 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10277 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10278 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10279 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10280 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10281 ; 88   |// B. Media DDI Memory
                            10282 ; 89   |#define MEDIA_DDI_MEM _Y
                            10283 ; 90   |
                            10284 ; 91   |
                            10285 ; 92   |
                            10286 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10287 ; 94   |// Examples of circular pointers:
                            10288 ; 95   |//    INT CIRC cpiVarName
                            10289 ; 96   |//    DWORD CIRC cpdwVarName
                            10290 ; 97   |
                            10291 ; 98   |#define RETCODE INT                 // rcVarName
                            10292 ; 99   |
                            10293 ; 100  |// generic bitfield structure
                            10294 ; 101  |struct Bitfield {
                            10295 ; 102  |    unsigned int B0  :1;
                            10296 ; 103  |    unsigned int B1  :1;
                            10297 ; 104  |    unsigned int B2  :1;
                            10298 ; 105  |    unsigned int B3  :1;
                            10299 ; 106  |    unsigned int B4  :1;
                            10300 ; 107  |    unsigned int B5  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10301 ; 108  |    unsigned int B6  :1;
                            10302 ; 109  |    unsigned int B7  :1;
                            10303 ; 110  |    unsigned int B8  :1;
                            10304 ; 111  |    unsigned int B9  :1;
                            10305 ; 112  |    unsigned int B10 :1;
                            10306 ; 113  |    unsigned int B11 :1;
                            10307 ; 114  |    unsigned int B12 :1;
                            10308 ; 115  |    unsigned int B13 :1;
                            10309 ; 116  |    unsigned int B14 :1;
                            10310 ; 117  |    unsigned int B15 :1;
                            10311 ; 118  |    unsigned int B16 :1;
                            10312 ; 119  |    unsigned int B17 :1;
                            10313 ; 120  |    unsigned int B18 :1;
                            10314 ; 121  |    unsigned int B19 :1;
                            10315 ; 122  |    unsigned int B20 :1;
                            10316 ; 123  |    unsigned int B21 :1;
                            10317 ; 124  |    unsigned int B22 :1;
                            10318 ; 125  |    unsigned int B23 :1;
                            10319 ; 126  |};
                            10320 ; 127  |
                            10321 ; 128  |union BitInt {
                            10322 ; 129  |        struct Bitfield B;
                            10323 ; 130  |        int        I;
                            10324 ; 131  |};
                            10325 ; 132  |
                            10326 ; 133  |#define MAX_MSG_LENGTH 10
                            10327 ; 134  |struct CMessage
                            10328 ; 135  |{
                            10329 ; 136  |        unsigned int m_uLength;
                            10330 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10331 ; 138  |};
                            10332 ; 139  |
                            10333 ; 140  |typedef struct {
                            10334 ; 141  |    WORD m_wLength;
                            10335 ; 142  |    WORD m_wMessage;
                            10336 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10337 ; 144  |} Message;
                            10338 ; 145  |
                            10339 ; 146  |struct MessageQueueDescriptor
                            10340 ; 147  |{
                            10341 ; 148  |        int *m_pBase;
                            10342 ; 149  |        int m_iModulo;
                            10343 ; 150  |        int m_iSize;
                            10344 ; 151  |        int *m_pHead;
                            10345 ; 152  |        int *m_pTail;
                            10346 ; 153  |};
                            10347 ; 154  |
                            10348 ; 155  |struct ModuleEntry
                            10349 ; 156  |{
                            10350 ; 157  |    int m_iSignaledEventMask;
                            10351 ; 158  |    int m_iWaitEventMask;
                            10352 ; 159  |    int m_iResourceOfCode;
                            10353 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10354 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10355 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10356 ; 163  |    int m_uTimeOutHigh;
                            10357 ; 164  |    int m_uTimeOutLow;
                            10358 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10359 ; 166  |};
                            10360 ; 167  |
                            10361 ; 168  |union WaitMask{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10362 ; 169  |    struct B{
                            10363 ; 170  |        unsigned int m_bNone     :1;
                            10364 ; 171  |        unsigned int m_bMessage  :1;
                            10365 ; 172  |        unsigned int m_bTimer    :1;
                            10366 ; 173  |        unsigned int m_bButton   :1;
                            10367 ; 174  |    } B;
                            10368 ; 175  |    int I;
                            10369 ; 176  |} ;
                            10370 ; 177  |
                            10371 ; 178  |
                            10372 ; 179  |struct Button {
                            10373 ; 180  |        WORD wButtonEvent;
                            10374 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10375 ; 182  |};
                            10376 ; 183  |
                            10377 ; 184  |struct Message {
                            10378 ; 185  |        WORD wMsgLength;
                            10379 ; 186  |        WORD wMsgCommand;
                            10380 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10381 ; 188  |};
                            10382 ; 189  |
                            10383 ; 190  |union EventTypes {
                            10384 ; 191  |        struct CMessage msg;
                            10385 ; 192  |        struct Button Button ;
                            10386 ; 193  |        struct Message Message;
                            10387 ; 194  |};
                            10388 ; 195  |
                            10389 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10390 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10391 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10392 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10393 ; 200  |
                            10394 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10395 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10396 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10397 ; 204  |
                            10398 ; 205  |#if DEBUG
                            10399 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10400 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10401 ; 208  |#else 
                            10402 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10403 ; 210  |#define DebugBuildAssert(x)    
                            10404 ; 211  |#endif
                            10405 ; 212  |
                            10406 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10407 ; 214  |//  #pragma asm
                            10408 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10409 ; 216  |//  #pragma endasm
                            10410 ; 217  |
                            10411 ; 218  |
                            10412 ; 219  |#ifdef COLOR_262K
                            10413 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10414 ; 221  |#elif defined(COLOR_65K)
                            10415 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10416 ; 223  |#else
                            10417 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10418 ; 225  |#endif
                            10419 ; 226  |    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10420 ; 227  |#endif // #ifndef _TYPES_H
                            10421 
                            10423 
                            10424 ; 31   |
                            10425 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            10426 ; 33   |
                            10427 ; 34   |
                            10428 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            10429 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            10430 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            10431 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            10432 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            10433 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            10434 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            10435 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            10436 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            10437 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            10438 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            10439 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            10440 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            10441 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            10442 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            10443 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            10444 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            10445 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            10446 ; 53   |
                            10447 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            10448 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            10449 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            10450 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            10451 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            10452 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            10453 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            10454 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            10455 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            10456 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            10457 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            10458 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            10459 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            10460 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            10461 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            10462 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            10463 ; 70   |
                            10464 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            10465 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            10466 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            10467 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            10468 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            10469 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            10470 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            10471 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            10472 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            10473 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10474 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            10475 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            10476 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            10477 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            10478 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            10479 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            10480 ; 87   |
                            10481 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            10482 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            10483 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            10484 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            10485 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            10486 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            10487 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            10488 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            10489 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            10490 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            10491 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            10492 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            10493 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            10494 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            10495 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            10496 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            10497 ; 104  |
                            10498 ; 105  |typedef union               
                            10499 ; 106  |{
                            10500 ; 107  |    struct {
                            10501 ; 108  |        int SDRAMEN                     :1;
                            10502 ; 109  |        int IE                          :1;
                            10503 ; 110  |        int RNW                         :1;
                            10504 ; 111  |        int KICK                        :1;
                            10505 ; 112  |        int LM                          :1;
                            10506 ; 113  |        int ISTAT                       :1;
                            10507 ; 114  |        int PWDN                        :1;
                            10508 ; 115  |        int RSVD                        :1;
                            10509 ; 116  |        int SBYTE                       :2;
                            10510 ; 117  |        int MEM                         :2;
                            10511 ; 118  |        int BIGE                        :1;
                            10512 ; 119  |        int ASIZE                       :3;
                            10513 ; 120  |        int UKICK                       :1;
                            10514 ; 121  |        int DIV                         :4;
                            10515 ; 122  |        int MULTI                       :1;
                            10516 ; 123  |        int SDRAM                       :1;
                            10517 ; 124  |        int SIGN                        :1;
                            10518 ; 125  |    } B;
                            10519 ; 126  |    int I;
                            10520 ; 127  |} sdramcsr_type;
                            10521 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            10522 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            10523 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            10524 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            10525 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            10526 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            10527 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            10528 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            10529 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10530 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            10531 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            10532 ; 139  |
                            10533 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            10534 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            10535 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            10536 ; 143  |
                            10537 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            10538 ; 145  |
                            10539 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            10540 ; 147  |
                            10541 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            10542 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            10543 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            10544 ; 151  |
                            10545 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            10546 ; 153  |
                            10547 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            10548 ; 155  |
                            10549 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            10550 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            10551 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            10552 ; 159  |
                            10553 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            10554 ; 161  |
                            10555 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            10556 ; 163  |
                            10557 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            10558 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            10559 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            10560 ; 167  |
                            10561 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            10562 ; 169  |
                            10563 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            10564 ; 171  |
                            10565 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            10566 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            10567 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            10568 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            10569 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            10570 ; 177  |
                            10571 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            10572 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            10573 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            10574 ; 181  |
                            10575 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            10576 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            10577 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            10578 ; 185  |
                            10579 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            10580 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            10581 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            10582 ; 189  |
                            10583 ; 190  |typedef union               
                            10584 ; 191  |{
                            10585 ; 192  |    struct {
                            10586 ; 193  |        int INIT                :16;
                            10587 ; 194  |        int TRP                 :4;
                            10588 ; 195  |        int TRFC                :4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10589 ; 196  |    } B;
                            10590 ; 197  |    int I;
                            10591 ; 198  |} sdramtimer1_type;
                            10592 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            10593 ; 200  |
                            10594 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            10595 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            10596 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            10597 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            10598 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            10599 ; 206  |
                            10600 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            10601 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            10602 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            10603 ; 210  |
                            10604 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            10605 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            10606 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            10607 ; 214  |
                            10608 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            10609 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            10610 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            10611 ; 218  |
                            10612 ; 219  |typedef union               
                            10613 ; 220  |{
                            10614 ; 221  |    struct {
                            10615 ; 222  |        int TXSR                :4;
                            10616 ; 223  |        int TREF                :12;
                            10617 ; 224  |        int TRCD                :4;
                            10618 ; 225  |        int RSVD                :4; 
                            10619 ; 226  |    } B;
                            10620 ; 227  |    int I;
                            10621 ; 228  |} sdramtimer2_type;
                            10622 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            10623 ; 230  |
                            10624 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            10625 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            10626 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            10627 ; 234  |
                            10628 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            10629 ; 236  |
                            10630 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            10631 ; 238  |
                            10632 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            10633 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            10634 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            10635 ; 242  |
                            10636 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            10637 ; 244  |
                            10638 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            10639 ; 246  |
                            10640 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            10641 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            10642 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            10643 ; 250  |
                            10644 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            10645 ; 252  |
                            10646 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10647 ; 254  |
                            10648 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            10649 ; 256  |
                            10650 ; 257  |typedef union               
                            10651 ; 258  |{
                            10652 ; 259  |    struct {
                            10653 ; 260  |        int VALUE               :14;
                            10654 ; 261  |        int RSVD                :10; 
                            10655 ; 262  |    } B;
                            10656 ; 263  |    int I;
                            10657 ; 264  |} sdrammode_type;
                            10658 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            10659 ; 266  |
                            10660 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            10661 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            10662 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            10663 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            10664 ; 271  |
                            10665 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            10666 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            10667 ; 274  |
                            10668 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            10669 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            10670 ; 277  |
                            10671 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            10672 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            10673 ; 280  |
                            10674 ; 281  |typedef union               
                            10675 ; 282  |{
                            10676 ; 283  |    struct {
                            10677 ; 284  |        int COLWIDTH               :4;
                            10678 ; 285  |        int ROWWIDTH               :4; 
                            10679 ; 286  |    } B;
                            10680 ; 287  |    int I;
                            10681 ; 288  |} sdramtype_type;
                            10682 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            10683 ; 290  |
                            10684 ; 291  |#endif
                            10685 ; 292  |
                            10686 ; 293  |
                            10687 ; 294  |
                            10688 ; 295  |
                            10689 ; 296  |
                            10690 ; 297  |
                            10691 
                            10693 
                            10694 ; 34   |#include "regstb.h"
                            10695 
                            10697 
                            10698 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10699 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            10700 ; 3    |// Filename: regstb.inc
                            10701 ; 4    |// Description: Register definitions for Trace Buffer
                            10702 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10703 ; 6    |// The following naming conventions are followed in this file.
                            10704 ; 7    |// All registers are named using the format...
                            10705 ; 8    |//     HW_<module>_<regname>
                            10706 ; 9    |// where <module> is the module name which can be any of the following...
                            10707 ; 10   |//     USB20
                            10708 ; 11   |// (Note that when there is more than one copy of a particular module, the
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10709 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10710 ; 13   |// that module)
                            10711 ; 14   |// <regname> is the specific register within that module
                            10712 ; 15   |// We also define the following...
                            10713 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10714 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10715 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10716 ; 19   |// which does something else, and
                            10717 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10718 ; 21   |// which does something else.
                            10719 ; 22   |// Other rules
                            10720 ; 23   |//     All caps
                            10721 ; 24   |//     Numeric identifiers start at 0
                            10722 ; 25   |#if !(defined(regstbinc))
                            10723 ; 26   |#define regstbinc 1
                            10724 ; 27   |
                            10725 ; 28   |#include "types.h"
                            10726 
                            10728 
                            10729 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10730 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10731 ; 3    |//
                            10732 ; 4    |// Filename: types.h
                            10733 ; 5    |// Description: Standard data types
                            10734 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10735 ; 7    |
                            10736 ; 8    |#ifndef _TYPES_H
                            10737 ; 9    |#define _TYPES_H
                            10738 ; 10   |
                            10739 ; 11   |// TODO:  move this outta here!
                            10740 ; 12   |#if !defined(NOERROR)
                            10741 ; 13   |#define NOERROR 0
                            10742 ; 14   |#define SUCCESS 0
                            10743 ; 15   |#endif 
                            10744 ; 16   |#if !defined(SUCCESS)
                            10745 ; 17   |#define SUCCESS  0
                            10746 ; 18   |#endif
                            10747 ; 19   |#if !defined(ERROR)
                            10748 ; 20   |#define ERROR   -1
                            10749 ; 21   |#endif
                            10750 ; 22   |#if !defined(FALSE)
                            10751 ; 23   |#define FALSE 0
                            10752 ; 24   |#endif
                            10753 ; 25   |#if !defined(TRUE)
                            10754 ; 26   |#define TRUE  1
                            10755 ; 27   |#endif
                            10756 ; 28   |
                            10757 ; 29   |#if !defined(NULL)
                            10758 ; 30   |#define NULL 0
                            10759 ; 31   |#endif
                            10760 ; 32   |
                            10761 ; 33   |#define MAX_INT     0x7FFFFF
                            10762 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10763 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10764 ; 36   |#define MAX_ULONG   (-1) 
                            10765 ; 37   |
                            10766 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10767 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10768 ; 40   |
                            10769 ; 41   |
                            10770 ; 42   |#define BYTE    unsigned char       // btVarName
                            10771 ; 43   |#define CHAR    signed char         // cVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10772 ; 44   |#define USHORT  unsigned short      // usVarName
                            10773 ; 45   |#define SHORT   unsigned short      // sVarName
                            10774 ; 46   |#define WORD    unsigned int        // wVarName
                            10775 ; 47   |#define INT     signed int          // iVarName
                            10776 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10777 ; 49   |#define LONG    signed long         // lVarName
                            10778 ; 50   |#define BOOL    unsigned int        // bVarName
                            10779 ; 51   |#define FRACT   _fract              // frVarName
                            10780 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10781 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10782 ; 54   |#define FLOAT   float               // fVarName
                            10783 ; 55   |#define DBL     double              // dVarName
                            10784 ; 56   |#define ENUM    enum                // eVarName
                            10785 ; 57   |#define CMX     _complex            // cmxVarName
                            10786 ; 58   |typedef WORD UCS3;                   // 
                            10787 ; 59   |
                            10788 ; 60   |#define UINT16  unsigned short
                            10789 ; 61   |#define UINT8   unsigned char   
                            10790 ; 62   |#define UINT32  unsigned long
                            10791 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10792 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10793 ; 65   |#define WCHAR   UINT16
                            10794 ; 66   |
                            10795 ; 67   |//UINT128 is 16 bytes or 6 words
                            10796 ; 68   |typedef struct UINT128_3500 {   
                            10797 ; 69   |    int val[6];     
                            10798 ; 70   |} UINT128_3500;
                            10799 ; 71   |
                            10800 ; 72   |#define UINT128   UINT128_3500
                            10801 ; 73   |
                            10802 ; 74   |// Little endian word packed byte strings:   
                            10803 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10804 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10805 ; 77   |// Little endian word packed byte strings:   
                            10806 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10807 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10808 ; 80   |
                            10809 ; 81   |// Declare Memory Spaces To Use When Coding
                            10810 ; 82   |// A. Sector Buffers
                            10811 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10812 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10813 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10814 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10815 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10816 ; 88   |// B. Media DDI Memory
                            10817 ; 89   |#define MEDIA_DDI_MEM _Y
                            10818 ; 90   |
                            10819 ; 91   |
                            10820 ; 92   |
                            10821 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10822 ; 94   |// Examples of circular pointers:
                            10823 ; 95   |//    INT CIRC cpiVarName
                            10824 ; 96   |//    DWORD CIRC cpdwVarName
                            10825 ; 97   |
                            10826 ; 98   |#define RETCODE INT                 // rcVarName
                            10827 ; 99   |
                            10828 ; 100  |// generic bitfield structure
                            10829 ; 101  |struct Bitfield {
                            10830 ; 102  |    unsigned int B0  :1;
                            10831 ; 103  |    unsigned int B1  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10832 ; 104  |    unsigned int B2  :1;
                            10833 ; 105  |    unsigned int B3  :1;
                            10834 ; 106  |    unsigned int B4  :1;
                            10835 ; 107  |    unsigned int B5  :1;
                            10836 ; 108  |    unsigned int B6  :1;
                            10837 ; 109  |    unsigned int B7  :1;
                            10838 ; 110  |    unsigned int B8  :1;
                            10839 ; 111  |    unsigned int B9  :1;
                            10840 ; 112  |    unsigned int B10 :1;
                            10841 ; 113  |    unsigned int B11 :1;
                            10842 ; 114  |    unsigned int B12 :1;
                            10843 ; 115  |    unsigned int B13 :1;
                            10844 ; 116  |    unsigned int B14 :1;
                            10845 ; 117  |    unsigned int B15 :1;
                            10846 ; 118  |    unsigned int B16 :1;
                            10847 ; 119  |    unsigned int B17 :1;
                            10848 ; 120  |    unsigned int B18 :1;
                            10849 ; 121  |    unsigned int B19 :1;
                            10850 ; 122  |    unsigned int B20 :1;
                            10851 ; 123  |    unsigned int B21 :1;
                            10852 ; 124  |    unsigned int B22 :1;
                            10853 ; 125  |    unsigned int B23 :1;
                            10854 ; 126  |};
                            10855 ; 127  |
                            10856 ; 128  |union BitInt {
                            10857 ; 129  |        struct Bitfield B;
                            10858 ; 130  |        int        I;
                            10859 ; 131  |};
                            10860 ; 132  |
                            10861 ; 133  |#define MAX_MSG_LENGTH 10
                            10862 ; 134  |struct CMessage
                            10863 ; 135  |{
                            10864 ; 136  |        unsigned int m_uLength;
                            10865 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10866 ; 138  |};
                            10867 ; 139  |
                            10868 ; 140  |typedef struct {
                            10869 ; 141  |    WORD m_wLength;
                            10870 ; 142  |    WORD m_wMessage;
                            10871 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10872 ; 144  |} Message;
                            10873 ; 145  |
                            10874 ; 146  |struct MessageQueueDescriptor
                            10875 ; 147  |{
                            10876 ; 148  |        int *m_pBase;
                            10877 ; 149  |        int m_iModulo;
                            10878 ; 150  |        int m_iSize;
                            10879 ; 151  |        int *m_pHead;
                            10880 ; 152  |        int *m_pTail;
                            10881 ; 153  |};
                            10882 ; 154  |
                            10883 ; 155  |struct ModuleEntry
                            10884 ; 156  |{
                            10885 ; 157  |    int m_iSignaledEventMask;
                            10886 ; 158  |    int m_iWaitEventMask;
                            10887 ; 159  |    int m_iResourceOfCode;
                            10888 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10889 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10890 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10891 ; 163  |    int m_uTimeOutHigh;
                            10892 ; 164  |    int m_uTimeOutLow;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10893 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10894 ; 166  |};
                            10895 ; 167  |
                            10896 ; 168  |union WaitMask{
                            10897 ; 169  |    struct B{
                            10898 ; 170  |        unsigned int m_bNone     :1;
                            10899 ; 171  |        unsigned int m_bMessage  :1;
                            10900 ; 172  |        unsigned int m_bTimer    :1;
                            10901 ; 173  |        unsigned int m_bButton   :1;
                            10902 ; 174  |    } B;
                            10903 ; 175  |    int I;
                            10904 ; 176  |} ;
                            10905 ; 177  |
                            10906 ; 178  |
                            10907 ; 179  |struct Button {
                            10908 ; 180  |        WORD wButtonEvent;
                            10909 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10910 ; 182  |};
                            10911 ; 183  |
                            10912 ; 184  |struct Message {
                            10913 ; 185  |        WORD wMsgLength;
                            10914 ; 186  |        WORD wMsgCommand;
                            10915 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10916 ; 188  |};
                            10917 ; 189  |
                            10918 ; 190  |union EventTypes {
                            10919 ; 191  |        struct CMessage msg;
                            10920 ; 192  |        struct Button Button ;
                            10921 ; 193  |        struct Message Message;
                            10922 ; 194  |};
                            10923 ; 195  |
                            10924 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10925 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10926 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10927 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10928 ; 200  |
                            10929 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10930 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10931 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10932 ; 204  |
                            10933 ; 205  |#if DEBUG
                            10934 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10935 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10936 ; 208  |#else 
                            10937 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10938 ; 210  |#define DebugBuildAssert(x)    
                            10939 ; 211  |#endif
                            10940 ; 212  |
                            10941 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10942 ; 214  |//  #pragma asm
                            10943 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10944 ; 216  |//  #pragma endasm
                            10945 ; 217  |
                            10946 ; 218  |
                            10947 ; 219  |#ifdef COLOR_262K
                            10948 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10949 ; 221  |#elif defined(COLOR_65K)
                            10950 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10951 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10952 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10953 ; 225  |#endif
                            10954 ; 226  |    
                            10955 ; 227  |#endif // #ifndef _TYPES_H
                            10956 
                            10958 
                            10959 ; 29   |
                            10960 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10961 ; 31   |
                            10962 ; 32   |//   Trace Buffer STMP Registers 
                            10963 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            10964 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10965 ; 35   |
                            10966 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            10967 ; 37   |
                            10968 ; 38   |
                            10969 ; 39   |
                            10970 ; 40   |
                            10971 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            10972 ; 42   |
                            10973 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            10974 ; 44   |
                            10975 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            10976 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            10977 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            10978 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            10979 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            10980 ; 50   |
                            10981 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            10982 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            10983 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            10984 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            10985 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            10986 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            10987 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            10988 ; 58   |
                            10989 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            10990 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            10991 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            10992 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            10993 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            10994 ; 64   |
                            10995 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            10996 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            10997 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            10998 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            10999 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            11000 ; 70   |
                            11001 ; 71   |typedef union               
                            11002 ; 72   |{
                            11003 ; 73   |    struct {
                            11004 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            11005 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            11006 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            11007 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            11008 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            11009 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11010 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            11011 ; 81   |    } B;
                            11012 ; 82   |    int I;
                            11013 ; 83   |    unsigned int U;
                            11014 ; 84   |} tb_cfg_type;
                            11015 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            11016 ; 86   |
                            11017 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            11018 ; 88   |
                            11019 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            11020 ; 90   |
                            11021 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            11022 ; 92   |
                            11023 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            11024 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            11025 ; 95   |
                            11026 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            11027 ; 97   |
                            11028 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            11029 ; 99   |
                            11030 ; 100  |typedef union               
                            11031 ; 101  |{
                            11032 ; 102  |    struct {
                            11033 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            11034 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            11035 ; 105  |    } B;
                            11036 ; 106  |    int I;
                            11037 ; 107  |    unsigned int U;
                            11038 ; 108  |} tb_bar_type;
                            11039 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            11040 ; 110  |
                            11041 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            11042 ; 112  |
                            11043 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            11044 ; 114  |
                            11045 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            11046 ; 116  |
                            11047 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            11048 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            11049 ; 119  |
                            11050 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            11051 ; 121  |
                            11052 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            11053 ; 123  |
                            11054 ; 124  |typedef union               
                            11055 ; 125  |{
                            11056 ; 126  |    struct {
                            11057 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            11058 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            11059 ; 129  |    } B;
                            11060 ; 130  |    int I;
                            11061 ; 131  |    unsigned int U;
                            11062 ; 132  |} tb_mod_type;
                            11063 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            11064 ; 134  |
                            11065 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            11066 ; 136  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11067 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            11068 ; 138  |
                            11069 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            11070 ; 140  |
                            11071 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            11072 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            11073 ; 143  |
                            11074 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            11075 ; 145  |
                            11076 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            11077 ; 147  |
                            11078 ; 148  |typedef union               
                            11079 ; 149  |{
                            11080 ; 150  |    struct {
                            11081 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            11082 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            11083 ; 153  |    } B;
                            11084 ; 154  |    int I;
                            11085 ; 155  |    unsigned int U;
                            11086 ; 156  |} tb_cir_type;
                            11087 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            11088 ; 158  |
                            11089 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            11090 ; 160  |
                            11091 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            11092 ; 162  |
                            11093 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            11094 ; 164  |
                            11095 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            11096 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            11097 ; 167  |
                            11098 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            11099 ; 169  |
                            11100 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            11101 ; 171  |
                            11102 ; 172  |typedef union               
                            11103 ; 173  |{
                            11104 ; 174  |    struct {
                            11105 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            11106 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            11107 ; 177  |    } B;
                            11108 ; 178  |    int I;
                            11109 ; 179  |    unsigned int U;
                            11110 ; 180  |} tb_obc_type;
                            11111 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            11112 ; 182  |
                            11113 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            11114 ; 184  |
                            11115 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            11116 ; 186  |
                            11117 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            11118 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            11119 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            11120 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            11121 ; 191  |
                            11122 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            11123 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            11124 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            11125 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            11126 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11127 ; 197  |
                            11128 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            11129 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            11130 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            11131 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            11132 ; 202  |
                            11133 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            11134 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            11135 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            11136 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            11137 ; 207  |
                            11138 ; 208  |typedef union               
                            11139 ; 209  |{
                            11140 ; 210  |    struct {
                            11141 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            11142 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            11143 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            11144 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            11145 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            11146 ; 216  |    } B;
                            11147 ; 217  |    int I;
                            11148 ; 218  |    unsigned int U;
                            11149 ; 219  |} tb_tcs_type;
                            11150 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            11151 ; 221  |
                            11152 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            11153 ; 223  |
                            11154 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            11155 ; 225  |
                            11156 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            11157 ; 227  |
                            11158 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            11159 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            11160 ; 230  |
                            11161 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            11162 ; 232  |
                            11163 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            11164 ; 234  |
                            11165 ; 235  |typedef union               
                            11166 ; 236  |{
                            11167 ; 237  |    struct {
                            11168 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            11169 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            11170 ; 240  |    } B;
                            11171 ; 241  |    int I;
                            11172 ; 242  |    unsigned int U;
                            11173 ; 243  |} tb_tvr_type;
                            11174 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            11175 ; 245  |
                            11176 ; 246  |
                            11177 ; 247  |
                            11178 ; 248  |#endif
                            11179 ; 249  |
                            11180 ; 250  |
                            11181 ; 251  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11182 ; 252  |
                            11183 ; 253  |
                            11184 ; 254  |
                            11185 ; 255  |
                            11186 ; 256  |
                            11187 ; 257  |
                            11188 ; 258  |
                            11189 ; 259  |
                            11190 ; 260  |
                            11191 ; 261  |
                            11192 ; 262  |
                            11193 ; 263  |
                            11194 ; 264  |
                            11195 ; 265  |
                            11196 
                            11198 
                            11199 ; 35   |#include "regstimer.h"
                            11200 
                            11202 
                            11203 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11204 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            11205 ; 3    |// Filename: regstimer.inc
                            11206 ; 4    |// Description: Register definitions for  Timers interface
                            11207 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11208 ; 6    |// The following naming conventions are followed in this file.
                            11209 ; 7    |// All registers are named using the format...
                            11210 ; 8    |//     HW_<module>_<regname>
                            11211 ; 9    |// where <module> is the module name which can be any of the following...
                            11212 ; 10   |//     USB20
                            11213 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11214 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11215 ; 13   |// that module)
                            11216 ; 14   |// <regname> is the specific register within that module
                            11217 ; 15   |// We also define the following...
                            11218 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11219 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11220 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11221 ; 19   |// which does something else, and
                            11222 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11223 ; 21   |// which does something else.
                            11224 ; 22   |// Other rules
                            11225 ; 23   |//     All caps
                            11226 ; 24   |//     Numeric identifiers start at 0
                            11227 ; 25   |#if !(defined(regstimerinc))
                            11228 ; 26   |#define regstimerinc 1
                            11229 ; 27   |
                            11230 ; 28   |#include "types.h"
                            11231 
                            11233 
                            11234 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11235 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11236 ; 3    |//
                            11237 ; 4    |// Filename: types.h
                            11238 ; 5    |// Description: Standard data types
                            11239 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11240 ; 7    |
                            11241 ; 8    |#ifndef _TYPES_H
                            11242 ; 9    |#define _TYPES_H
                            11243 ; 10   |
                            11244 ; 11   |// TODO:  move this outta here!
                            11245 ; 12   |#if !defined(NOERROR)
                            11246 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11247 ; 14   |#define SUCCESS 0
                            11248 ; 15   |#endif 
                            11249 ; 16   |#if !defined(SUCCESS)
                            11250 ; 17   |#define SUCCESS  0
                            11251 ; 18   |#endif
                            11252 ; 19   |#if !defined(ERROR)
                            11253 ; 20   |#define ERROR   -1
                            11254 ; 21   |#endif
                            11255 ; 22   |#if !defined(FALSE)
                            11256 ; 23   |#define FALSE 0
                            11257 ; 24   |#endif
                            11258 ; 25   |#if !defined(TRUE)
                            11259 ; 26   |#define TRUE  1
                            11260 ; 27   |#endif
                            11261 ; 28   |
                            11262 ; 29   |#if !defined(NULL)
                            11263 ; 30   |#define NULL 0
                            11264 ; 31   |#endif
                            11265 ; 32   |
                            11266 ; 33   |#define MAX_INT     0x7FFFFF
                            11267 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11268 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11269 ; 36   |#define MAX_ULONG   (-1) 
                            11270 ; 37   |
                            11271 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11272 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11273 ; 40   |
                            11274 ; 41   |
                            11275 ; 42   |#define BYTE    unsigned char       // btVarName
                            11276 ; 43   |#define CHAR    signed char         // cVarName
                            11277 ; 44   |#define USHORT  unsigned short      // usVarName
                            11278 ; 45   |#define SHORT   unsigned short      // sVarName
                            11279 ; 46   |#define WORD    unsigned int        // wVarName
                            11280 ; 47   |#define INT     signed int          // iVarName
                            11281 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11282 ; 49   |#define LONG    signed long         // lVarName
                            11283 ; 50   |#define BOOL    unsigned int        // bVarName
                            11284 ; 51   |#define FRACT   _fract              // frVarName
                            11285 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11286 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11287 ; 54   |#define FLOAT   float               // fVarName
                            11288 ; 55   |#define DBL     double              // dVarName
                            11289 ; 56   |#define ENUM    enum                // eVarName
                            11290 ; 57   |#define CMX     _complex            // cmxVarName
                            11291 ; 58   |typedef WORD UCS3;                   // 
                            11292 ; 59   |
                            11293 ; 60   |#define UINT16  unsigned short
                            11294 ; 61   |#define UINT8   unsigned char   
                            11295 ; 62   |#define UINT32  unsigned long
                            11296 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11297 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11298 ; 65   |#define WCHAR   UINT16
                            11299 ; 66   |
                            11300 ; 67   |//UINT128 is 16 bytes or 6 words
                            11301 ; 68   |typedef struct UINT128_3500 {   
                            11302 ; 69   |    int val[6];     
                            11303 ; 70   |} UINT128_3500;
                            11304 ; 71   |
                            11305 ; 72   |#define UINT128   UINT128_3500
                            11306 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11307 ; 74   |// Little endian word packed byte strings:   
                            11308 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11309 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11310 ; 77   |// Little endian word packed byte strings:   
                            11311 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11312 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11313 ; 80   |
                            11314 ; 81   |// Declare Memory Spaces To Use When Coding
                            11315 ; 82   |// A. Sector Buffers
                            11316 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11317 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11318 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11319 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11320 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11321 ; 88   |// B. Media DDI Memory
                            11322 ; 89   |#define MEDIA_DDI_MEM _Y
                            11323 ; 90   |
                            11324 ; 91   |
                            11325 ; 92   |
                            11326 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11327 ; 94   |// Examples of circular pointers:
                            11328 ; 95   |//    INT CIRC cpiVarName
                            11329 ; 96   |//    DWORD CIRC cpdwVarName
                            11330 ; 97   |
                            11331 ; 98   |#define RETCODE INT                 // rcVarName
                            11332 ; 99   |
                            11333 ; 100  |// generic bitfield structure
                            11334 ; 101  |struct Bitfield {
                            11335 ; 102  |    unsigned int B0  :1;
                            11336 ; 103  |    unsigned int B1  :1;
                            11337 ; 104  |    unsigned int B2  :1;
                            11338 ; 105  |    unsigned int B3  :1;
                            11339 ; 106  |    unsigned int B4  :1;
                            11340 ; 107  |    unsigned int B5  :1;
                            11341 ; 108  |    unsigned int B6  :1;
                            11342 ; 109  |    unsigned int B7  :1;
                            11343 ; 110  |    unsigned int B8  :1;
                            11344 ; 111  |    unsigned int B9  :1;
                            11345 ; 112  |    unsigned int B10 :1;
                            11346 ; 113  |    unsigned int B11 :1;
                            11347 ; 114  |    unsigned int B12 :1;
                            11348 ; 115  |    unsigned int B13 :1;
                            11349 ; 116  |    unsigned int B14 :1;
                            11350 ; 117  |    unsigned int B15 :1;
                            11351 ; 118  |    unsigned int B16 :1;
                            11352 ; 119  |    unsigned int B17 :1;
                            11353 ; 120  |    unsigned int B18 :1;
                            11354 ; 121  |    unsigned int B19 :1;
                            11355 ; 122  |    unsigned int B20 :1;
                            11356 ; 123  |    unsigned int B21 :1;
                            11357 ; 124  |    unsigned int B22 :1;
                            11358 ; 125  |    unsigned int B23 :1;
                            11359 ; 126  |};
                            11360 ; 127  |
                            11361 ; 128  |union BitInt {
                            11362 ; 129  |        struct Bitfield B;
                            11363 ; 130  |        int        I;
                            11364 ; 131  |};
                            11365 ; 132  |
                            11366 ; 133  |#define MAX_MSG_LENGTH 10
                            11367 ; 134  |struct CMessage
                            11368 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11369 ; 136  |        unsigned int m_uLength;
                            11370 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11371 ; 138  |};
                            11372 ; 139  |
                            11373 ; 140  |typedef struct {
                            11374 ; 141  |    WORD m_wLength;
                            11375 ; 142  |    WORD m_wMessage;
                            11376 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11377 ; 144  |} Message;
                            11378 ; 145  |
                            11379 ; 146  |struct MessageQueueDescriptor
                            11380 ; 147  |{
                            11381 ; 148  |        int *m_pBase;
                            11382 ; 149  |        int m_iModulo;
                            11383 ; 150  |        int m_iSize;
                            11384 ; 151  |        int *m_pHead;
                            11385 ; 152  |        int *m_pTail;
                            11386 ; 153  |};
                            11387 ; 154  |
                            11388 ; 155  |struct ModuleEntry
                            11389 ; 156  |{
                            11390 ; 157  |    int m_iSignaledEventMask;
                            11391 ; 158  |    int m_iWaitEventMask;
                            11392 ; 159  |    int m_iResourceOfCode;
                            11393 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11394 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11395 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11396 ; 163  |    int m_uTimeOutHigh;
                            11397 ; 164  |    int m_uTimeOutLow;
                            11398 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11399 ; 166  |};
                            11400 ; 167  |
                            11401 ; 168  |union WaitMask{
                            11402 ; 169  |    struct B{
                            11403 ; 170  |        unsigned int m_bNone     :1;
                            11404 ; 171  |        unsigned int m_bMessage  :1;
                            11405 ; 172  |        unsigned int m_bTimer    :1;
                            11406 ; 173  |        unsigned int m_bButton   :1;
                            11407 ; 174  |    } B;
                            11408 ; 175  |    int I;
                            11409 ; 176  |} ;
                            11410 ; 177  |
                            11411 ; 178  |
                            11412 ; 179  |struct Button {
                            11413 ; 180  |        WORD wButtonEvent;
                            11414 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11415 ; 182  |};
                            11416 ; 183  |
                            11417 ; 184  |struct Message {
                            11418 ; 185  |        WORD wMsgLength;
                            11419 ; 186  |        WORD wMsgCommand;
                            11420 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11421 ; 188  |};
                            11422 ; 189  |
                            11423 ; 190  |union EventTypes {
                            11424 ; 191  |        struct CMessage msg;
                            11425 ; 192  |        struct Button Button ;
                            11426 ; 193  |        struct Message Message;
                            11427 ; 194  |};
                            11428 ; 195  |
                            11429 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11430 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11431 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11432 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11433 ; 200  |
                            11434 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11435 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11436 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11437 ; 204  |
                            11438 ; 205  |#if DEBUG
                            11439 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11440 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11441 ; 208  |#else 
                            11442 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11443 ; 210  |#define DebugBuildAssert(x)    
                            11444 ; 211  |#endif
                            11445 ; 212  |
                            11446 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11447 ; 214  |//  #pragma asm
                            11448 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11449 ; 216  |//  #pragma endasm
                            11450 ; 217  |
                            11451 ; 218  |
                            11452 ; 219  |#ifdef COLOR_262K
                            11453 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11454 ; 221  |#elif defined(COLOR_65K)
                            11455 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11456 ; 223  |#else
                            11457 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11458 ; 225  |#endif
                            11459 ; 226  |    
                            11460 ; 227  |#endif // #ifndef _TYPES_H
                            11461 
                            11463 
                            11464 ; 29   |
                            11465 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11466 ; 31   |//   TIMER STMP Registers 
                            11467 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11468 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            11469 ; 34   |
                            11470 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            11471 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            11472 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            11473 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            11474 ; 39   |
                            11475 ; 40   |#define HW_TIMER_NUMBER_0 0
                            11476 ; 41   |#define HW_TIMER_NUMBER_1 1
                            11477 ; 42   |#define HW_TIMER_NUMBER_2 2
                            11478 ; 43   |#define HW_TIMER_NUMBER_3 3
                            11479 ; 44   |
                            11480 ; 45   |#define HW_TMRCSR 0
                            11481 ; 46   |#define HW_TMRCNTR 1
                            11482 ; 47   |
                            11483 ; 48   |
                            11484 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            11485 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            11486 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            11487 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            11488 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11489 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            11490 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            11491 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            11492 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            11493 ; 58   |
                            11494 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            11495 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            11496 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            11497 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            11498 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            11499 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            11500 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            11501 ; 66   |
                            11502 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            11503 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            11504 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            11505 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            11506 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            11507 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            11508 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            11509 ; 74   |
                            11510 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            11511 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            11512 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            11513 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            11514 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            11515 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            11516 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            11517 ; 82   |
                            11518 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            11519 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            11520 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            11521 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            11522 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            11523 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            11524 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            11525 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            11526 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            11527 ; 92   |
                            11528 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            11529 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            11530 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            11531 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            11532 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            11533 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            11534 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            11535 ; 100  |
                            11536 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            11537 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            11538 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            11539 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11540 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            11541 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            11542 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            11543 ; 108  |
                            11544 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            11545 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            11546 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            11547 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            11548 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            11549 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            11550 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            11551 ; 116  |
                            11552 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            11553 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            11554 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            11555 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            11556 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            11557 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            11558 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            11559 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            11560 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            11561 ; 126  |
                            11562 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            11563 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            11564 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            11565 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            11566 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            11567 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            11568 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            11569 ; 134  |
                            11570 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            11571 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            11572 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            11573 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            11574 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            11575 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            11576 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            11577 ; 142  |
                            11578 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            11579 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            11580 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            11581 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            11582 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            11583 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            11584 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            11585 ; 150  |
                            11586 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            11587 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            11588 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            11589 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            11590 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            11591 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11592 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            11593 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            11594 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            11595 ; 160  |
                            11596 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            11597 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            11598 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            11599 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            11600 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            11601 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            11602 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            11603 ; 168  |
                            11604 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            11605 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            11606 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            11607 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            11608 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            11609 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            11610 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            11611 ; 176  |
                            11612 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            11613 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            11614 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            11615 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            11616 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            11617 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            11618 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            11619 ; 184  |
                            11620 ; 185  |typedef union               
                            11621 ; 186  |{
                            11622 ; 187  |    struct {
                            11623 ; 188  |       int TIMER_ENABLE              :1;
                            11624 ; 189  |       int TIMER_INT_EN              :1;
                            11625 ; 190  |       int INVERT                    :1;
                            11626 ; 191  |       int TIMER_CONTROL             :3;
                            11627 ; 192  |       int RSVD0                     :1;
                            11628 ; 193  |       int TIMER_STATUS              :1;
                            11629 ; 194  |       int TIMER_MODE                :2;
                            11630 ; 195  |       int RSVD1                     :13;
                            11631 ; 196  |       int CLKGT                     :1;
                            11632 ; 197  |    } B;
                            11633 ; 198  |    int I;
                            11634 ; 199  |} timercsr_type;
                            11635 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            11636 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            11637 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            11638 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            11639 ; 204  |
                            11640 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            11641 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            11642 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11643 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            11644 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            11645 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            11646 ; 211  |
                            11647 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            11648 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            11649 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            11650 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            11651 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            11652 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            11653 ; 218  |
                            11654 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            11655 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            11656 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            11657 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            11658 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            11659 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            11660 ; 225  |
                            11661 ; 226  |typedef union               
                            11662 ; 227  |{
                            11663 ; 228  |    struct {
                            11664 ; 229  |       int COUNT                    :24;
                            11665 ; 230  |    } B;
                            11666 ; 231  |    int I;
                            11667 ; 232  |} tmrcntr_type;
                            11668 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
                            11669 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            11670 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            11671 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            11672 ; 237  |
                            11673 ; 238  |
                            11674 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            11675 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            11676 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            11677 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            11678 ; 243  |
                            11679 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            11680 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            11681 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            11682 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            11683 ; 248  |
                            11684 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            11685 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            11686 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            11687 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            11688 ; 253  |
                            11689 ; 254  |// Timer enable
                            11690 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            11691 ; 256  |// Timer clock gating control
                            11692 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            11693 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            11694 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            11695 ; 260  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11696 ; 261  |
                            11697 ; 262  |
                            11698 ; 263  |
                            11699 ; 264  |
                            11700 
                            11702 
                            11703 ; 36   |#include "regsusb20.h"
                            11704 
                            11706 
                            11707 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11708 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            11709 ; 3    |//;  File        : regsusb20ip.inc
                            11710 ; 4    |//;  Description : USB20 IP Register definition
                            11711 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11712 ; 6    |
                            11713 ; 7    |// The following naming conventions are followed in this file.
                            11714 ; 8    |// All registers are named using the format...
                            11715 ; 9    |//     HW_<module>_<regname>
                            11716 ; 10   |// where <module> is the module name which can be any of the following...
                            11717 ; 11   |//     USB20
                            11718 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            11719 ; 13   |// module name includes a number starting from 0 for the first instance of
                            11720 ; 14   |// that module)
                            11721 ; 15   |// <regname> is the specific register within that module
                            11722 ; 16   |// We also define the following...
                            11723 ; 17   |//     HW_<module>_<regname>_BITPOS
                            11724 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11725 ; 19   |//     HW_<module>_<regname>_SETMASK
                            11726 ; 20   |// which does something else, and
                            11727 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            11728 ; 22   |// which does something else.
                            11729 ; 23   |// Other rules
                            11730 ; 24   |//     All caps
                            11731 ; 25   |//     Numeric identifiers start at 0
                            11732 ; 26   |
                            11733 ; 27   |#if !(defined(regsusb20inc))
                            11734 ; 28   |#define regsusb20inc 1
                            11735 ; 29   |
                            11736 ; 30   |#include "types.h"
                            11737 
                            11739 
                            11740 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11741 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11742 ; 3    |//
                            11743 ; 4    |// Filename: types.h
                            11744 ; 5    |// Description: Standard data types
                            11745 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11746 ; 7    |
                            11747 ; 8    |#ifndef _TYPES_H
                            11748 ; 9    |#define _TYPES_H
                            11749 ; 10   |
                            11750 ; 11   |// TODO:  move this outta here!
                            11751 ; 12   |#if !defined(NOERROR)
                            11752 ; 13   |#define NOERROR 0
                            11753 ; 14   |#define SUCCESS 0
                            11754 ; 15   |#endif 
                            11755 ; 16   |#if !defined(SUCCESS)
                            11756 ; 17   |#define SUCCESS  0
                            11757 ; 18   |#endif
                            11758 ; 19   |#if !defined(ERROR)
                            11759 ; 20   |#define ERROR   -1
                            11760 ; 21   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11761 ; 22   |#if !defined(FALSE)
                            11762 ; 23   |#define FALSE 0
                            11763 ; 24   |#endif
                            11764 ; 25   |#if !defined(TRUE)
                            11765 ; 26   |#define TRUE  1
                            11766 ; 27   |#endif
                            11767 ; 28   |
                            11768 ; 29   |#if !defined(NULL)
                            11769 ; 30   |#define NULL 0
                            11770 ; 31   |#endif
                            11771 ; 32   |
                            11772 ; 33   |#define MAX_INT     0x7FFFFF
                            11773 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11774 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11775 ; 36   |#define MAX_ULONG   (-1) 
                            11776 ; 37   |
                            11777 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11778 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11779 ; 40   |
                            11780 ; 41   |
                            11781 ; 42   |#define BYTE    unsigned char       // btVarName
                            11782 ; 43   |#define CHAR    signed char         // cVarName
                            11783 ; 44   |#define USHORT  unsigned short      // usVarName
                            11784 ; 45   |#define SHORT   unsigned short      // sVarName
                            11785 ; 46   |#define WORD    unsigned int        // wVarName
                            11786 ; 47   |#define INT     signed int          // iVarName
                            11787 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11788 ; 49   |#define LONG    signed long         // lVarName
                            11789 ; 50   |#define BOOL    unsigned int        // bVarName
                            11790 ; 51   |#define FRACT   _fract              // frVarName
                            11791 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11792 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11793 ; 54   |#define FLOAT   float               // fVarName
                            11794 ; 55   |#define DBL     double              // dVarName
                            11795 ; 56   |#define ENUM    enum                // eVarName
                            11796 ; 57   |#define CMX     _complex            // cmxVarName
                            11797 ; 58   |typedef WORD UCS3;                   // 
                            11798 ; 59   |
                            11799 ; 60   |#define UINT16  unsigned short
                            11800 ; 61   |#define UINT8   unsigned char   
                            11801 ; 62   |#define UINT32  unsigned long
                            11802 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11803 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11804 ; 65   |#define WCHAR   UINT16
                            11805 ; 66   |
                            11806 ; 67   |//UINT128 is 16 bytes or 6 words
                            11807 ; 68   |typedef struct UINT128_3500 {   
                            11808 ; 69   |    int val[6];     
                            11809 ; 70   |} UINT128_3500;
                            11810 ; 71   |
                            11811 ; 72   |#define UINT128   UINT128_3500
                            11812 ; 73   |
                            11813 ; 74   |// Little endian word packed byte strings:   
                            11814 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11815 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11816 ; 77   |// Little endian word packed byte strings:   
                            11817 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11818 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11819 ; 80   |
                            11820 ; 81   |// Declare Memory Spaces To Use When Coding
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11821 ; 82   |// A. Sector Buffers
                            11822 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11823 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11824 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11825 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11826 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11827 ; 88   |// B. Media DDI Memory
                            11828 ; 89   |#define MEDIA_DDI_MEM _Y
                            11829 ; 90   |
                            11830 ; 91   |
                            11831 ; 92   |
                            11832 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11833 ; 94   |// Examples of circular pointers:
                            11834 ; 95   |//    INT CIRC cpiVarName
                            11835 ; 96   |//    DWORD CIRC cpdwVarName
                            11836 ; 97   |
                            11837 ; 98   |#define RETCODE INT                 // rcVarName
                            11838 ; 99   |
                            11839 ; 100  |// generic bitfield structure
                            11840 ; 101  |struct Bitfield {
                            11841 ; 102  |    unsigned int B0  :1;
                            11842 ; 103  |    unsigned int B1  :1;
                            11843 ; 104  |    unsigned int B2  :1;
                            11844 ; 105  |    unsigned int B3  :1;
                            11845 ; 106  |    unsigned int B4  :1;
                            11846 ; 107  |    unsigned int B5  :1;
                            11847 ; 108  |    unsigned int B6  :1;
                            11848 ; 109  |    unsigned int B7  :1;
                            11849 ; 110  |    unsigned int B8  :1;
                            11850 ; 111  |    unsigned int B9  :1;
                            11851 ; 112  |    unsigned int B10 :1;
                            11852 ; 113  |    unsigned int B11 :1;
                            11853 ; 114  |    unsigned int B12 :1;
                            11854 ; 115  |    unsigned int B13 :1;
                            11855 ; 116  |    unsigned int B14 :1;
                            11856 ; 117  |    unsigned int B15 :1;
                            11857 ; 118  |    unsigned int B16 :1;
                            11858 ; 119  |    unsigned int B17 :1;
                            11859 ; 120  |    unsigned int B18 :1;
                            11860 ; 121  |    unsigned int B19 :1;
                            11861 ; 122  |    unsigned int B20 :1;
                            11862 ; 123  |    unsigned int B21 :1;
                            11863 ; 124  |    unsigned int B22 :1;
                            11864 ; 125  |    unsigned int B23 :1;
                            11865 ; 126  |};
                            11866 ; 127  |
                            11867 ; 128  |union BitInt {
                            11868 ; 129  |        struct Bitfield B;
                            11869 ; 130  |        int        I;
                            11870 ; 131  |};
                            11871 ; 132  |
                            11872 ; 133  |#define MAX_MSG_LENGTH 10
                            11873 ; 134  |struct CMessage
                            11874 ; 135  |{
                            11875 ; 136  |        unsigned int m_uLength;
                            11876 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11877 ; 138  |};
                            11878 ; 139  |
                            11879 ; 140  |typedef struct {
                            11880 ; 141  |    WORD m_wLength;
                            11881 ; 142  |    WORD m_wMessage;
                            11882 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11883 ; 144  |} Message;
                            11884 ; 145  |
                            11885 ; 146  |struct MessageQueueDescriptor
                            11886 ; 147  |{
                            11887 ; 148  |        int *m_pBase;
                            11888 ; 149  |        int m_iModulo;
                            11889 ; 150  |        int m_iSize;
                            11890 ; 151  |        int *m_pHead;
                            11891 ; 152  |        int *m_pTail;
                            11892 ; 153  |};
                            11893 ; 154  |
                            11894 ; 155  |struct ModuleEntry
                            11895 ; 156  |{
                            11896 ; 157  |    int m_iSignaledEventMask;
                            11897 ; 158  |    int m_iWaitEventMask;
                            11898 ; 159  |    int m_iResourceOfCode;
                            11899 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11900 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11901 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11902 ; 163  |    int m_uTimeOutHigh;
                            11903 ; 164  |    int m_uTimeOutLow;
                            11904 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11905 ; 166  |};
                            11906 ; 167  |
                            11907 ; 168  |union WaitMask{
                            11908 ; 169  |    struct B{
                            11909 ; 170  |        unsigned int m_bNone     :1;
                            11910 ; 171  |        unsigned int m_bMessage  :1;
                            11911 ; 172  |        unsigned int m_bTimer    :1;
                            11912 ; 173  |        unsigned int m_bButton   :1;
                            11913 ; 174  |    } B;
                            11914 ; 175  |    int I;
                            11915 ; 176  |} ;
                            11916 ; 177  |
                            11917 ; 178  |
                            11918 ; 179  |struct Button {
                            11919 ; 180  |        WORD wButtonEvent;
                            11920 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11921 ; 182  |};
                            11922 ; 183  |
                            11923 ; 184  |struct Message {
                            11924 ; 185  |        WORD wMsgLength;
                            11925 ; 186  |        WORD wMsgCommand;
                            11926 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11927 ; 188  |};
                            11928 ; 189  |
                            11929 ; 190  |union EventTypes {
                            11930 ; 191  |        struct CMessage msg;
                            11931 ; 192  |        struct Button Button ;
                            11932 ; 193  |        struct Message Message;
                            11933 ; 194  |};
                            11934 ; 195  |
                            11935 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11936 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11937 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11938 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11939 ; 200  |
                            11940 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11941 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11942 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11943 ; 204  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11944 ; 205  |#if DEBUG
                            11945 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11946 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11947 ; 208  |#else 
                            11948 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11949 ; 210  |#define DebugBuildAssert(x)    
                            11950 ; 211  |#endif
                            11951 ; 212  |
                            11952 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11953 ; 214  |//  #pragma asm
                            11954 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11955 ; 216  |//  #pragma endasm
                            11956 ; 217  |
                            11957 ; 218  |
                            11958 ; 219  |#ifdef COLOR_262K
                            11959 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11960 ; 221  |#elif defined(COLOR_65K)
                            11961 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11962 ; 223  |#else
                            11963 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11964 ; 225  |#endif
                            11965 ; 226  |    
                            11966 ; 227  |#endif // #ifndef _TYPES_H
                            11967 
                            11969 
                            11970 ; 31   |
                            11971 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11972 ; 33   |//   USB2.0 STMP Registers 
                            11973 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11974 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            11975 ; 36   |
                            11976 ; 37   |
                            11977 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            11978 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            11979 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            11980 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            11981 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            11982 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            11983 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            11984 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            11985 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            11986 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            11987 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            11988 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            11989 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            11990 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            11991 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            11992 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            11993 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            11994 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            11995 ; 56   |
                            11996 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            11997 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            11998 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            11999 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            12000 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            12001 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            12002 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12003 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            12004 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            12005 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            12006 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            12007 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            12008 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            12009 ; 70   |
                            12010 ; 71   |
                            12011 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            12012 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            12013 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            12014 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            12015 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            12016 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            12017 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            12018 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            12019 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            12020 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            12021 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            12022 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            12023 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            12024 ; 85   |
                            12025 ; 86   |typedef union               
                            12026 ; 87   |{
                            12027 ; 88   |    struct {
                            12028 ; 89   |        int USBEN          :1;
                            12029 ; 90   |        int WAKEUPIRQ      :1;
                            12030 ; 91   |        int WAKEUPIE       :1;
                            12031 ; 92   |        int VBUSCXIRQ      :1;
                            12032 ; 93   |        int VBUSCXIE       :1;
                            12033 ; 94   |        int VBUSDISCXIRQ   :1;
                            12034 ; 95   |        int VBUSDISCXIE    :1;
                            12035 ; 96   |        int CLKOFF         :1;
                            12036 ; 97   |        int SUSP           :1;
                            12037 ; 98   |        int SUSPF          :1;
                            12038 ; 99   |        int UTMITST        :1;
                            12039 ; 100  |        int ARCCONNECT     :1;
                            12040 ; 101  |        int PLUGGEDIN_EN   :1;
                            12041 ; 102  |        int PLUGGEDIN      :1;
                            12042 ; 103  |        int                :8;
                            12043 ; 104  |        int HOSTDISCONNECT :1;
                            12044 ; 105  |        int VBUSSENSE      :1;
                            12045 ; 106  |    } B;
                            12046 ; 107  |    int I;
                            12047 ; 108  |} usbcsr_type;
                            12048 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            12049 ; 110  |
                            12050 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            12051 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            12052 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            12053 ; 114  |
                            12054 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            12055 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            12056 ; 117  |
                            12057 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            12058 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            12059 ; 120  |
                            12060 ; 121  |typedef union               
                            12061 ; 122  |{
                            12062 ; 123  |    struct {
                            12063 ; 124  |        int ADD            :16;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12064 ; 125  |        int MEM            :2;
                            12065 ; 126  |        int                :6;
                            12066 ; 127  |    } B;
                            12067 ; 128  |    int I;
                            12068 ; 129  |} usbdmaoff_type;
                            12069 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            12070 ; 131  |
                            12071 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            12072 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            12073 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            12074 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            12075 ; 136  |
                            12076 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            12077 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            12078 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            12079 ; 140  |
                            12080 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            12081 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            12082 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            12083 ; 144  |
                            12084 ; 145  |typedef union               
                            12085 ; 146  |{
                            12086 ; 147  |    struct {
                            12087 ; 148  |        int ADD            :9;
                            12088 ; 149  |        int                :7;
                            12089 ; 150  |        int RWB            :1;
                            12090 ; 151  |        int                :14;
                            12091 ; 152  |        int KICK           :1;
                            12092 ; 153  |    } B;
                            12093 ; 154  |    int I;
                            12094 ; 155  |} usbarcaccess_type;
                            12095 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            12096 ; 157  |
                            12097 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            12098 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            12099 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            12100 ; 161  |
                            12101 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            12102 ; 163  |
                            12103 ; 164  |typedef union               
                            12104 ; 165  |{
                            12105 ; 166  |    struct {
                            12106 ; 167  |        int DATA           :16;
                            12107 ; 168  |        int                :8;
                            12108 ; 169  |    } B;
                            12109 ; 170  |    int I;
                            12110 ; 171  |} usbarcdatalow_type;
                            12111 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            12112 ; 173  |
                            12113 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            12114 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            12115 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            12116 ; 177  |
                            12117 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            12118 ; 179  |
                            12119 ; 180  |typedef union               
                            12120 ; 181  |{
                            12121 ; 182  |    struct {
                            12122 ; 183  |        int DATA           :16;
                            12123 ; 184  |        int                :8;
                            12124 ; 185  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12125 ; 186  |    int I;
                            12126 ; 187  |} usbarcdatahigh_type;
                            12127 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            12128 ; 189  |
                            12129 ; 190  |
                            12130 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12131 ; 192  |//   USB2.0 ARC Registers 
                            12132 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12133 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            12134 ; 195  |
                            12135 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            12136 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            12137 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            12138 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            12139 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            12140 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            12141 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            12142 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            12143 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            12144 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            12145 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            12146 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            12147 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            12148 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            12149 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            12150 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            12151 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            12152 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            12153 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            12154 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            12155 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            12156 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            12157 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            12158 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            12159 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            12160 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            12161 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            12162 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            12163 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            12164 ; 225  |
                            12165 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            12166 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            12167 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            12168 ; 229  |
                            12169 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            12170 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            12171 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            12172 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            12173 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            12174 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            12175 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            12176 ; 237  |
                            12177 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            12178 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            12179 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            12180 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            12181 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            12182 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            12183 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            12184 ; 245  |
                            12185 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12186 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            12187 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            12188 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            12189 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            12190 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            12191 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            12192 ; 253  |
                            12193 ; 254  |typedef union               
                            12194 ; 255  |{
                            12195 ; 256  |    struct {
                            12196 ; 257  |        int N_PORTS         :4;
                            12197 ; 258  |        int PPC             :1;
                            12198 ; 259  |        int                 :3;
                            12199 ; 260  |        int N_PCC           :4;
                            12200 ; 261  |        int N_CC            :4;
                            12201 ; 262  |        int PI              :1;
                            12202 ; 263  |        int                 :3;
                            12203 ; 264  |        int N_PTT           :4;
                            12204 ; 265  |        int N_TT            :4;
                            12205 ; 266  |        int                 :20;
                            12206 ; 267  |    } B;
                            12207 ; 268  |    DWORD I;
                            12208 ; 269  |} hcsparams_type;
                            12209 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            12210 ; 271  |
                            12211 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            12212 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            12213 ; 274  |
                            12214 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            12215 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            12216 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            12217 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            12218 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            12219 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            12220 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            12221 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            12222 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            12223 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            12224 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            12225 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            12226 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            12227 ; 288  |
                            12228 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            12229 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            12230 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            12231 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            12232 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            12233 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            12234 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            12235 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            12236 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            12237 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            12238 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            12239 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            12240 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            12241 ; 302  |
                            12242 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            12243 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            12244 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            12245 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            12246 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            12247 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12248 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            12249 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            12250 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            12251 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            12252 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            12253 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            12254 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            12255 ; 316  |
                            12256 ; 317  |typedef union               
                            12257 ; 318  |{
                            12258 ; 319  |    struct {
                            12259 ; 320  |        int RS              :1;
                            12260 ; 321  |        int RST             :1;
                            12261 ; 322  |        int FS0             :1;
                            12262 ; 323  |        int FS1             :1;
                            12263 ; 324  |        int PSE             :1;
                            12264 ; 325  |        int ASE             :1;
                            12265 ; 326  |        int IAA             :1;
                            12266 ; 327  |        int LR              :1;
                            12267 ; 328  |        int ASP0            :1;
                            12268 ; 329  |        int ASP1            :1;
                            12269 ; 330  |        int                 :1;
                            12270 ; 331  |        int ASPE            :1;
                            12271 ; 332  |        int                 :3;
                            12272 ; 333  |        int FS2             :1;
                            12273 ; 334  |        int ITC             :8;
                            12274 ; 335  |        int                 :24;
                            12275 ; 336  |    } B;
                            12276 ; 337  |    DWORD I;
                            12277 ; 338  |} usbcmd_type;
                            12278 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            12279 ; 340  |
                            12280 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            12281 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            12282 ; 343  |
                            12283 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            12284 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            12285 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            12286 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            12287 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            12288 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            12289 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            12290 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            12291 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            12292 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            12293 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            12294 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            12295 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            12296 ; 357  |
                            12297 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            12298 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            12299 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            12300 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            12301 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            12302 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            12303 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            12304 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            12305 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            12306 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            12307 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            12308 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            12309 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12310 ; 371  |
                            12311 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            12312 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            12313 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            12314 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            12315 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            12316 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            12317 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            12318 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            12319 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            12320 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            12321 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            12322 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            12323 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            12324 ; 385  |
                            12325 ; 386  |
                            12326 ; 387  |typedef union               
                            12327 ; 388  |{
                            12328 ; 389  |    struct {
                            12329 ; 390  |        int UI              :1;
                            12330 ; 391  |        int UEI             :1;
                            12331 ; 392  |        int PCI             :1;
                            12332 ; 393  |        int FRI             :1;
                            12333 ; 394  |        int SEI             :1;
                            12334 ; 395  |        int AAI             :1;
                            12335 ; 396  |        int URI             :1;
                            12336 ; 397  |        int STI             :1;
                            12337 ; 398  |        int SLI             :1;
                            12338 ; 399  |        int                 :3;
                            12339 ; 400  |        int HCH             :1;
                            12340 ; 401  |        int RCL             :1;
                            12341 ; 402  |        int PS              :1;
                            12342 ; 403  |        int AS              :1;
                            12343 ; 404  |        int                 :24;
                            12344 ; 405  |    } B;
                            12345 ; 406  |    DWORD I;
                            12346 ; 407  |} usbsts_type;
                            12347 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            12348 ; 409  |
                            12349 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            12350 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            12351 ; 412  |
                            12352 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            12353 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            12354 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            12355 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            12356 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            12357 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            12358 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            12359 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            12360 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            12361 ; 422  |
                            12362 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            12363 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            12364 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            12365 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            12366 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            12367 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            12368 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            12369 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            12370 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            12371 ; 432  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12372 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            12373 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            12374 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            12375 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            12376 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            12377 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            12378 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            12379 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            12380 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            12381 ; 442  |
                            12382 ; 443  |
                            12383 ; 444  |typedef union               
                            12384 ; 445  |{
                            12385 ; 446  |    struct {
                            12386 ; 447  |        int UE              :1;
                            12387 ; 448  |        int UEE             :1;
                            12388 ; 449  |        int PCE             :1;
                            12389 ; 450  |        int FRE             :1;
                            12390 ; 451  |        int SEE             :1;
                            12391 ; 452  |        int AAE             :1;
                            12392 ; 453  |        int URE             :1;
                            12393 ; 454  |        int STE             :1;
                            12394 ; 455  |        int SLE             :1;
                            12395 ; 456  |        int                 :39;
                            12396 ; 457  |    } B;
                            12397 ; 458  |    DWORD I;
                            12398 ; 459  |} usbintr_type;
                            12399 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            12400 ; 461  |
                            12401 ; 462  |
                            12402 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            12403 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            12404 ; 465  |
                            12405 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            12406 ; 467  |
                            12407 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            12408 ; 469  |
                            12409 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            12410 ; 471  |
                            12411 ; 472  |typedef union               
                            12412 ; 473  |{
                            12413 ; 474  |    struct {
                            12414 ; 475  |        int                 :25;
                            12415 ; 476  |        int ADD             :7;
                            12416 ; 477  |        int                 :16;
                            12417 ; 478  |    } B;
                            12418 ; 479  |    DWORD I;
                            12419 ; 480  |} devaddr_type;
                            12420 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            12421 ; 482  |
                            12422 ; 483  |
                            12423 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            12424 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            12425 ; 486  |
                            12426 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            12427 ; 488  |
                            12428 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            12429 ; 490  |
                            12430 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            12431 ; 492  |
                            12432 ; 493  |typedef union               
                            12433 ; 494  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12434 ; 495  |    struct {
                            12435 ; 496  |        int                 :10;
                            12436 ; 497  |        int ADD             :22;
                            12437 ; 498  |        int                 :16;
                            12438 ; 499  |    } B;
                            12439 ; 500  |    DWORD I;
                            12440 ; 501  |} endptlistaddr_type;
                            12441 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            12442 ; 503  |
                            12443 ; 504  |
                            12444 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            12445 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            12446 ; 507  |
                            12447 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            12448 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            12449 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            12450 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            12451 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            12452 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            12453 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            12454 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            12455 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            12456 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            12457 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            12458 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            12459 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            12460 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            12461 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            12462 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            12463 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            12464 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            12465 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            12466 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            12467 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            12468 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            12469 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            12470 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            12471 ; 532  |
                            12472 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            12473 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            12474 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            12475 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            12476 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            12477 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            12478 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            12479 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            12480 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            12481 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            12482 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            12483 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            12484 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            12485 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            12486 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            12487 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            12488 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            12489 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            12490 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            12491 ; 552  |
                            12492 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            12493 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            12494 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12495 ; 556  |
                            12496 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            12497 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            12498 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            12499 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            12500 ; 561  |
                            12501 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            12502 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            12503 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            12504 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            12505 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            12506 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            12507 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            12508 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            12509 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            12510 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            12511 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            12512 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            12513 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            12514 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            12515 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            12516 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            12517 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            12518 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            12519 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            12520 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            12521 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            12522 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            12523 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            12524 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            12525 ; 586  |
                            12526 ; 587  |typedef union               
                            12527 ; 588  |{
                            12528 ; 589  |    struct {
                            12529 ; 590  |        int CCS             :1;
                            12530 ; 591  |        int CSC             :1;
                            12531 ; 592  |        int PE              :1;
                            12532 ; 593  |        int PEC             :1;
                            12533 ; 594  |        int OCA             :1;
                            12534 ; 595  |        int OCC             :1;
                            12535 ; 596  |        int FPR             :1;
                            12536 ; 597  |        int SUSP            :1;
                            12537 ; 598  |        int PR              :1;
                            12538 ; 599  |        int HSP             :1;
                            12539 ; 600  |        int LS              :2;
                            12540 ; 601  |        int PP              :1;
                            12541 ; 602  |        int PO              :1;
                            12542 ; 603  |        int PIC             :2;
                            12543 ; 604  |        int PTC             :4;
                            12544 ; 605  |        int WKCN            :1;
                            12545 ; 606  |        int WKDS            :1;
                            12546 ; 607  |        int WKOC            :1;
                            12547 ; 608  |        int PHCD            :1;
                            12548 ; 609  |        int PFSC            :1;
                            12549 ; 610  |        int                 :1;
                            12550 ; 611  |        int PSPD            :2;
                            12551 ; 612  |        int                 :1;
                            12552 ; 613  |        int PTW             :1;
                            12553 ; 614  |        int STS             :1;
                            12554 ; 615  |        int PTS             :1;
                            12555 ; 616  |        int                 :16;
                            12556 ; 617  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12557 ; 618  |    DWORD I;
                            12558 ; 619  |} portsc1_type;
                            12559 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            12560 ; 621  |
                            12561 ; 622  |
                            12562 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            12563 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            12564 ; 625  |
                            12565 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            12566 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            12567 ; 628  |
                            12568 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            12569 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            12570 ; 631  |
                            12571 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            12572 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            12573 ; 634  |
                            12574 ; 635  |typedef union               
                            12575 ; 636  |{
                            12576 ; 637  |    struct {
                            12577 ; 638  |        int CM              :2;
                            12578 ; 639  |        int ES              :1;
                            12579 ; 640  |        int                 :46;
                            12580 ; 641  |    } B;
                            12581 ; 642  |    DWORD I;
                            12582 ; 643  |} usbmode_type;
                            12583 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            12584 ; 645  |
                            12585 ; 646  |
                            12586 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            12587 ; 648  |//  The following endpoint equates are common for the following registers
                            12588 ; 649  |
                            12589 ; 650  |#define ENDPOINT0_BITPOS (0)
                            12590 ; 651  |#define ENDPOINT1_BITPOS (1)
                            12591 ; 652  |#define ENDPOINT2_BITPOS (2)
                            12592 ; 653  |#define ENDPOINT3_BITPOS (3)
                            12593 ; 654  |#define ENDPOINT4_BITPOS (4)
                            12594 ; 655  |#define ENDPOINT5_BITPOS (5)
                            12595 ; 656  |#define ENDPOINT6_BITPOS (6)
                            12596 ; 657  |#define ENDPOINT7_BITPOS (7)
                            12597 ; 658  |#define ENDPOINT8_BITPOS (8)
                            12598 ; 659  |#define ENDPOINT9_BITPOS (9)
                            12599 ; 660  |#define ENDPOINT10_BITPOS (10)
                            12600 ; 661  |#define ENDPOINT11_BITPOS (11)
                            12601 ; 662  |#define ENDPOINT12_BITPOS (12)
                            12602 ; 663  |#define ENDPOINT13_BITPOS (13)
                            12603 ; 664  |#define ENDPOINT14_BITPOS (14)
                            12604 ; 665  |#define ENDPOINT15_BITPOS (15)
                            12605 ; 666  |
                            12606 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            12607 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            12608 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            12609 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            12610 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            12611 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            12612 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            12613 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            12614 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            12615 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            12616 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            12617 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            12618 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12619 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            12620 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            12621 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            12622 ; 683  |
                            12623 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            12624 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            12625 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            12626 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            12627 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            12628 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            12629 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            12630 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            12631 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            12632 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            12633 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            12634 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            12635 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            12636 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            12637 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            12638 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            12639 ; 700  |
                            12640 ; 701  |typedef union               
                            12641 ; 702  |{
                            12642 ; 703  |    struct {
                            12643 ; 704  |        int EP0              :1;
                            12644 ; 705  |        int EP1              :1;
                            12645 ; 706  |        int EP2              :1;
                            12646 ; 707  |        int EP3              :1;
                            12647 ; 708  |        int EP4              :1;
                            12648 ; 709  |        int EP5              :1;
                            12649 ; 710  |        int EP6              :1;
                            12650 ; 711  |        int EP7              :1;
                            12651 ; 712  |        int EP8              :1;
                            12652 ; 713  |        int EP9              :1;
                            12653 ; 714  |        int EP10             :1;
                            12654 ; 715  |        int EP11             :1;
                            12655 ; 716  |        int EP12             :1;
                            12656 ; 717  |        int EP13             :1;
                            12657 ; 718  |        int EP14             :1;
                            12658 ; 719  |        int EP15             :1;
                            12659 ; 720  |        int                  :32;
                            12660 ; 721  |    } B;
                            12661 ; 722  |    DWORD I;
                            12662 ; 723  |} endpsetupstat_type;
                            12663 ; 724  |
                            12664 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            12665 ; 726  |
                            12666 ; 727  |typedef union               
                            12667 ; 728  |{
                            12668 ; 729  |    struct {
                            12669 ; 730  |        int EP0              :1;
                            12670 ; 731  |        int EP1              :1;
                            12671 ; 732  |        int EP2              :1;
                            12672 ; 733  |        int EP3              :1;
                            12673 ; 734  |        int EP4              :1;
                            12674 ; 735  |        int EP5              :1;
                            12675 ; 736  |        int EP6              :1;
                            12676 ; 737  |        int EP7              :1;
                            12677 ; 738  |        int EP8              :1;
                            12678 ; 739  |        int EP9              :1;
                            12679 ; 740  |        int EP10             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12680 ; 741  |        int EP11             :1;
                            12681 ; 742  |        int EP12             :1;
                            12682 ; 743  |        int EP13             :1;
                            12683 ; 744  |        int EP14             :1;
                            12684 ; 745  |        int EP15             :1;
                            12685 ; 746  |        int                  :8;
                            12686 ; 747  |    } B;
                            12687 ; 748  |    WORD I;
                            12688 ; 749  |} endpt_type;
                            12689 
                            12727 
                            12728 ; 750  |
                            12729 ; 751  |typedef union
                            12730 ; 752  |{
                            12731 ; 753  |   struct {
                            12732 ; 754  |       endpt_type  RX;
                            12733 ; 755  |       endpt_type  TX;
                            12734 ; 756  |   } W;
                            12735 ; 757  |   DWORD DW;
                            12736 ; 758  |} endptrxtx_type;
                            12737 ; 759  |
                            12738 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            12739 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            12740 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            12741 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            12742 ; 764  |
                            12743 ; 765  |
                            12744 ; 766  |
                            12745 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            12746 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            12747 ; 769  |
                            12748 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            12749 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            12750 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            12751 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            12752 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            12753 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            12754 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            12755 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            12756 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            12757 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            12758 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            12759 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            12760 ; 782  |
                            12761 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            12762 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            12763 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            12764 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            12765 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            12766 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            12767 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            12768 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            12769 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            12770 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            12771 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            12772 ; 794  |
                            12773 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            12774 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12775 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            12776 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            12777 ; 799  |
                            12778 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            12779 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            12780 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            12781 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            12782 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            12783 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            12784 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            12785 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            12786 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            12787 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            12788 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            12789 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            12790 ; 812  |
                            12791 ; 813  |
                            12792 ; 814  |typedef union               
                            12793 ; 815  |{
                            12794 ; 816  |    struct {
                            12795 ; 817  |        int RXS             :1;
                            12796 ; 818  |        int RXD             :1;
                            12797 ; 819  |        int RXT             :2;
                            12798 ; 820  |        int                 :1;
                            12799 ; 821  |        int RXI             :1;
                            12800 ; 822  |        int RXR             :1;
                            12801 ; 823  |        int RXE             :1;
                            12802 ; 824  |        int                 :8;
                            12803 ; 825  |        int TXS             :1;
                            12804 ; 826  |        int TXD             :1;
                            12805 ; 827  |        int TXT             :2;
                            12806 ; 828  |        int                 :1;
                            12807 ; 829  |        int TXI             :1;
                            12808 ; 830  |        int TXR             :1;
                            12809 ; 831  |        int TXE             :1;
                            12810 ; 832  |        int                 :24;
                            12811 ; 833  |    } B;
                            12812 ; 834  |    DWORD I;
                            12813 ; 835  |} endptctrl_type;
                            12814 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            12815 ; 837  |
                            12816 ; 838  |#endif
                            12817 ; 839  |
                            12818 ; 840  |
                            12819 
                            12821 
                            12822 ; 37   |#include "regsusb20phy.h"
                            12823 
                            12825 
                            12826 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12827 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            12828 ; 3    |//;  File        : regsusbphy.inc
                            12829 ; 4    |//;  Description : USB20 PHY Register definition
                            12830 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            12831 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12832 ; 7    |
                            12833 ; 8    |// The following naming conventions are followed in this file.
                            12834 ; 9    |// All registers are named using the format...
                            12835 ; 10   |//     HW_<module>_<regname>
                            12836 ; 11   |// where <module> is the module name which can be any of the following...
                            12837 ; 12   |//     USB20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12838 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            12839 ; 14   |// module name includes a number starting from 0 for the first instance of
                            12840 ; 15   |// that module)
                            12841 ; 16   |// <regname> is the specific register within that module
                            12842 ; 17   |// We also define the following...
                            12843 ; 18   |//     HW_<module>_<regname>_BITPOS
                            12844 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12845 ; 20   |//     HW_<module>_<regname>_SETMASK
                            12846 ; 21   |// which does something else, and
                            12847 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            12848 ; 23   |// which does something else.
                            12849 ; 24   |// Other rules
                            12850 ; 25   |//     All caps
                            12851 ; 26   |//     Numeric identifiers start at 0
                            12852 ; 27   |
                            12853 ; 28   |#if !(defined(regsusbphyinc))
                            12854 ; 29   |#define regsusbphyinc 1
                            12855 ; 30   |
                            12856 ; 31   |#include "types.h"
                            12857 
                            12859 
                            12860 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12861 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12862 ; 3    |//
                            12863 ; 4    |// Filename: types.h
                            12864 ; 5    |// Description: Standard data types
                            12865 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12866 ; 7    |
                            12867 ; 8    |#ifndef _TYPES_H
                            12868 ; 9    |#define _TYPES_H
                            12869 ; 10   |
                            12870 ; 11   |// TODO:  move this outta here!
                            12871 ; 12   |#if !defined(NOERROR)
                            12872 ; 13   |#define NOERROR 0
                            12873 ; 14   |#define SUCCESS 0
                            12874 ; 15   |#endif 
                            12875 ; 16   |#if !defined(SUCCESS)
                            12876 ; 17   |#define SUCCESS  0
                            12877 ; 18   |#endif
                            12878 ; 19   |#if !defined(ERROR)
                            12879 ; 20   |#define ERROR   -1
                            12880 ; 21   |#endif
                            12881 ; 22   |#if !defined(FALSE)
                            12882 ; 23   |#define FALSE 0
                            12883 ; 24   |#endif
                            12884 ; 25   |#if !defined(TRUE)
                            12885 ; 26   |#define TRUE  1
                            12886 ; 27   |#endif
                            12887 ; 28   |
                            12888 ; 29   |#if !defined(NULL)
                            12889 ; 30   |#define NULL 0
                            12890 ; 31   |#endif
                            12891 ; 32   |
                            12892 ; 33   |#define MAX_INT     0x7FFFFF
                            12893 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12894 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12895 ; 36   |#define MAX_ULONG   (-1) 
                            12896 ; 37   |
                            12897 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12898 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12899 ; 40   |
                            12900 ; 41   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12901 ; 42   |#define BYTE    unsigned char       // btVarName
                            12902 ; 43   |#define CHAR    signed char         // cVarName
                            12903 ; 44   |#define USHORT  unsigned short      // usVarName
                            12904 ; 45   |#define SHORT   unsigned short      // sVarName
                            12905 ; 46   |#define WORD    unsigned int        // wVarName
                            12906 ; 47   |#define INT     signed int          // iVarName
                            12907 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12908 ; 49   |#define LONG    signed long         // lVarName
                            12909 ; 50   |#define BOOL    unsigned int        // bVarName
                            12910 ; 51   |#define FRACT   _fract              // frVarName
                            12911 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12912 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12913 ; 54   |#define FLOAT   float               // fVarName
                            12914 ; 55   |#define DBL     double              // dVarName
                            12915 ; 56   |#define ENUM    enum                // eVarName
                            12916 ; 57   |#define CMX     _complex            // cmxVarName
                            12917 ; 58   |typedef WORD UCS3;                   // 
                            12918 ; 59   |
                            12919 ; 60   |#define UINT16  unsigned short
                            12920 ; 61   |#define UINT8   unsigned char   
                            12921 ; 62   |#define UINT32  unsigned long
                            12922 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12923 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12924 ; 65   |#define WCHAR   UINT16
                            12925 ; 66   |
                            12926 ; 67   |//UINT128 is 16 bytes or 6 words
                            12927 ; 68   |typedef struct UINT128_3500 {   
                            12928 ; 69   |    int val[6];     
                            12929 ; 70   |} UINT128_3500;
                            12930 ; 71   |
                            12931 ; 72   |#define UINT128   UINT128_3500
                            12932 ; 73   |
                            12933 ; 74   |// Little endian word packed byte strings:   
                            12934 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12935 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12936 ; 77   |// Little endian word packed byte strings:   
                            12937 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12938 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12939 ; 80   |
                            12940 ; 81   |// Declare Memory Spaces To Use When Coding
                            12941 ; 82   |// A. Sector Buffers
                            12942 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12943 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12944 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12945 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12946 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12947 ; 88   |// B. Media DDI Memory
                            12948 ; 89   |#define MEDIA_DDI_MEM _Y
                            12949 ; 90   |
                            12950 ; 91   |
                            12951 ; 92   |
                            12952 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12953 ; 94   |// Examples of circular pointers:
                            12954 ; 95   |//    INT CIRC cpiVarName
                            12955 ; 96   |//    DWORD CIRC cpdwVarName
                            12956 ; 97   |
                            12957 ; 98   |#define RETCODE INT                 // rcVarName
                            12958 ; 99   |
                            12959 ; 100  |// generic bitfield structure
                            12960 ; 101  |struct Bitfield {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12961 ; 102  |    unsigned int B0  :1;
                            12962 ; 103  |    unsigned int B1  :1;
                            12963 ; 104  |    unsigned int B2  :1;
                            12964 ; 105  |    unsigned int B3  :1;
                            12965 ; 106  |    unsigned int B4  :1;
                            12966 ; 107  |    unsigned int B5  :1;
                            12967 ; 108  |    unsigned int B6  :1;
                            12968 ; 109  |    unsigned int B7  :1;
                            12969 ; 110  |    unsigned int B8  :1;
                            12970 ; 111  |    unsigned int B9  :1;
                            12971 ; 112  |    unsigned int B10 :1;
                            12972 ; 113  |    unsigned int B11 :1;
                            12973 ; 114  |    unsigned int B12 :1;
                            12974 ; 115  |    unsigned int B13 :1;
                            12975 ; 116  |    unsigned int B14 :1;
                            12976 ; 117  |    unsigned int B15 :1;
                            12977 ; 118  |    unsigned int B16 :1;
                            12978 ; 119  |    unsigned int B17 :1;
                            12979 ; 120  |    unsigned int B18 :1;
                            12980 ; 121  |    unsigned int B19 :1;
                            12981 ; 122  |    unsigned int B20 :1;
                            12982 ; 123  |    unsigned int B21 :1;
                            12983 ; 124  |    unsigned int B22 :1;
                            12984 ; 125  |    unsigned int B23 :1;
                            12985 ; 126  |};
                            12986 ; 127  |
                            12987 ; 128  |union BitInt {
                            12988 ; 129  |        struct Bitfield B;
                            12989 ; 130  |        int        I;
                            12990 ; 131  |};
                            12991 ; 132  |
                            12992 ; 133  |#define MAX_MSG_LENGTH 10
                            12993 ; 134  |struct CMessage
                            12994 ; 135  |{
                            12995 ; 136  |        unsigned int m_uLength;
                            12996 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12997 ; 138  |};
                            12998 ; 139  |
                            12999 ; 140  |typedef struct {
                            13000 ; 141  |    WORD m_wLength;
                            13001 ; 142  |    WORD m_wMessage;
                            13002 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13003 ; 144  |} Message;
                            13004 ; 145  |
                            13005 ; 146  |struct MessageQueueDescriptor
                            13006 ; 147  |{
                            13007 ; 148  |        int *m_pBase;
                            13008 ; 149  |        int m_iModulo;
                            13009 ; 150  |        int m_iSize;
                            13010 ; 151  |        int *m_pHead;
                            13011 ; 152  |        int *m_pTail;
                            13012 ; 153  |};
                            13013 ; 154  |
                            13014 ; 155  |struct ModuleEntry
                            13015 ; 156  |{
                            13016 ; 157  |    int m_iSignaledEventMask;
                            13017 ; 158  |    int m_iWaitEventMask;
                            13018 ; 159  |    int m_iResourceOfCode;
                            13019 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13020 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13021 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13022 ; 163  |    int m_uTimeOutHigh;
                            13023 ; 164  |    int m_uTimeOutLow;
                            13024 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13025 ; 166  |};
                            13026 ; 167  |
                            13027 ; 168  |union WaitMask{
                            13028 ; 169  |    struct B{
                            13029 ; 170  |        unsigned int m_bNone     :1;
                            13030 ; 171  |        unsigned int m_bMessage  :1;
                            13031 ; 172  |        unsigned int m_bTimer    :1;
                            13032 ; 173  |        unsigned int m_bButton   :1;
                            13033 ; 174  |    } B;
                            13034 ; 175  |    int I;
                            13035 ; 176  |} ;
                            13036 ; 177  |
                            13037 ; 178  |
                            13038 ; 179  |struct Button {
                            13039 ; 180  |        WORD wButtonEvent;
                            13040 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13041 ; 182  |};
                            13042 ; 183  |
                            13043 ; 184  |struct Message {
                            13044 ; 185  |        WORD wMsgLength;
                            13045 ; 186  |        WORD wMsgCommand;
                            13046 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13047 ; 188  |};
                            13048 ; 189  |
                            13049 ; 190  |union EventTypes {
                            13050 ; 191  |        struct CMessage msg;
                            13051 ; 192  |        struct Button Button ;
                            13052 ; 193  |        struct Message Message;
                            13053 ; 194  |};
                            13054 ; 195  |
                            13055 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13056 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13057 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13058 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13059 ; 200  |
                            13060 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13061 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13062 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13063 ; 204  |
                            13064 ; 205  |#if DEBUG
                            13065 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13066 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13067 ; 208  |#else 
                            13068 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13069 ; 210  |#define DebugBuildAssert(x)    
                            13070 ; 211  |#endif
                            13071 ; 212  |
                            13072 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13073 ; 214  |//  #pragma asm
                            13074 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13075 ; 216  |//  #pragma endasm
                            13076 ; 217  |
                            13077 ; 218  |
                            13078 ; 219  |#ifdef COLOR_262K
                            13079 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13080 ; 221  |#elif defined(COLOR_65K)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13081 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13082 ; 223  |#else
                            13083 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13084 ; 225  |#endif
                            13085 ; 226  |    
                            13086 ; 227  |#endif // #ifndef _TYPES_H
                            13087 
                            13089 
                            13090 ; 32   |
                            13091 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13092 ; 34   |//   USB2.0 PHY STMP Registers 
                            13093 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13094 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            13095 ; 37   |
                            13096 ; 38   |
                            13097 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            13098 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            13099 ; 41   |
                            13100 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            13101 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            13102 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            13103 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            13104 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            13105 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            13106 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            13107 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            13108 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            13109 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            13110 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            13111 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            13112 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            13113 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            13114 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            13115 ; 57   |
                            13116 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            13117 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            13118 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            13119 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            13120 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            13121 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            13122 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            13123 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            13124 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            13125 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            13126 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            13127 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            13128 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            13129 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            13130 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            13131 ; 73   |
                            13132 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            13133 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            13134 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            13135 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            13136 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            13137 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            13138 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            13139 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            13140 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            13141 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13142 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            13143 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            13144 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            13145 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            13146 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            13147 ; 89   |
                            13148 ; 90   |typedef union               
                            13149 ; 91   |{
                            13150 ; 92   |    struct {
                            13151 ; 93   |        int RSVD0          :5;
                            13152 ; 94   |        int TXDISCON1500   :1;
                            13153 ; 95   |        int PLLVCOPWD      :1;
                            13154 ; 96   |        int PLLVCPPWD      :1;
                            13155 ; 97   |        int RSVD1          :2;
                            13156 ; 98   |        int TXPWDFS        :1;
                            13157 ; 99   |        int TXPWDIBIAS     :1;
                            13158 ; 100  |        int TXPWDV2I       :1;
                            13159 ; 101  |        int TXPWDVBG       :1;
                            13160 ; 102  |        int TXPWDCOMP      :1;
                            13161 ; 103  |        int RSVD2          :1;
                            13162 ; 104  |        int RXPWDDISCONDET :1;
                            13163 ; 105  |        int RXPWDENV       :1;
                            13164 ; 106  |        int RXPWD1PT1      :1;
                            13165 ; 107  |        int RXPWDDIFF      :1;
                            13166 ; 108  |        int RXPWDRX        :1;
                            13167 ; 109  |        int RSVD3          :1;
                            13168 ; 110  |        int PWDIBIAS       :1;
                            13169 ; 111  |        int REGRESET       :1;
                            13170 ; 112  |    } B;
                            13171 ; 113  |    int I;
                            13172 ; 114  |} usbphypwd_type;
                            13173 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            13174 ; 116  |
                            13175 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            13176 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            13177 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            13178 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            13179 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            13180 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            13181 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            13182 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            13183 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            13184 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            13185 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            13186 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            13187 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            13188 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            13189 ; 131  |
                            13190 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            13191 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            13192 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            13193 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            13194 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            13195 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            13196 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            13197 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            13198 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            13199 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            13200 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            13201 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            13202 ; 144  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13203 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            13204 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            13205 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            13206 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            13207 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            13208 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            13209 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            13210 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            13211 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            13212 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            13213 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            13214 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            13215 ; 157  |
                            13216 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            13217 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            13218 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            13219 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            13220 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            13221 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            13222 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            13223 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            13224 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            13225 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            13226 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            13227 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            13228 ; 170  |
                            13229 ; 171  |typedef union               
                            13230 ; 172  |{
                            13231 ; 173  |    struct {
                            13232 ; 174  |        int TXCAL1500          :4;
                            13233 ; 175  |        int RSVD0              :1;
                            13234 ; 176  |        int TXENCAL1500        :1;
                            13235 ; 177  |        int TXHSXCVR           :1;
                            13236 ; 178  |        int TXCALIBRATE        :1;
                            13237 ; 179  |        int TXCAL45DN          :4;
                            13238 ; 180  |        int RSVD1              :1;
                            13239 ; 181  |        int TXENCAL45DN        :1;
                            13240 ; 182  |        int TXHSTERM           :1;
                            13241 ; 183  |        int TXSKEW             :1;
                            13242 ; 184  |        int TXCAL45DP          :4;
                            13243 ; 185  |        int RSVD2              :1;
                            13244 ; 186  |        int TXENCAL45DP        :1;
                            13245 ; 187  |        int TXFSHIZ            :1;
                            13246 ; 188  |        int TXCOMPOUT          :1;
                            13247 ; 189  |    } B;
                            13248 ; 190  |    int I;
                            13249 ; 191  |} usbphytx_type;
                            13250 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            13251 ; 193  |
                            13252 ; 194  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13253 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            13254 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            13255 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            13256 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            13257 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            13258 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            13259 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            13260 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            13261 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            13262 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            13263 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            13264 ; 206  |
                            13265 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            13266 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            13267 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            13268 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            13269 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            13270 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            13271 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            13272 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            13273 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            13274 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            13275 ; 217  |
                            13276 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            13277 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            13278 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            13279 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
                            13280 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            13281 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            13282 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            13283 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            13284 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            13285 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            13286 ; 228  |
                            13287 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            13288 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            13289 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            13290 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            13291 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            13292 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            13293 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            13294 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            13295 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            13296 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            13297 ; 239  |
                            13298 ; 240  |typedef union               
                            13299 ; 241  |{
                            13300 ; 242  |    struct {
                            13301 ; 243  |        int PLLV2ISEL        :4;
                            13302 ; 244  |        int RSVD0            :1;
                            13303 ; 245  |        int PLLCPDBLIP       :1;
                            13304 ; 246  |        int PLLVCOCLK2       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13305 ; 247  |        int PLLVCOCLK24      :1;
                            13306 ; 248  |        int PLLCPNSEL        :4;
                            13307 ; 249  |        int PLLCLKDIVSEL     :4;
                            13308 ; 250  |        int RSVD1            :4;
                            13309 ; 251  |        int PLLPFDRST        :1;
                            13310 ; 252  |        int PLLCPSHORTLFR    :1;
                            13311 ; 253  |        int PLLVCOKSTART     :1;
                            13312 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            13313 ; 255  |    } B;
                            13314 ; 256  |    int I;
                            13315 ; 257  |} usbphypll_type;
                            13316 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            13317 ; 259  |
                            13318 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            13319 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            13320 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            13321 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            13322 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            13323 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            13324 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            13325 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            13326 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            13327 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            13328 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            13329 ; 271  |
                            13330 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            13331 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            13332 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            13333 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            13334 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            13335 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            13336 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            13337 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            13338 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            13339 ; 281  |
                            13340 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            13341 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            13342 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            13343 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            13344 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            13345 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            13346 ; 288  |//              480Mhz/7 =68.57Mhz
                            13347 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            13348 ; 290  |
                            13349 ; 291  |//              480Mhz/8 ~60Mhz
                            13350 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            13351 ; 293  |
                            13352 ; 294  |//              480Mhz/9 =53.3Mhz
                            13353 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            13354 ; 296  |
                            13355 ; 297  |//              480Mhz/10 =48Mhz
                            13356 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            13357 ; 299  |
                            13358 ; 300  |
                            13359 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13360 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            13361 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            13362 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            13363 ; 305  |
                            13364 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            13365 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            13366 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            13367 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            13368 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            13369 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            13370 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            13371 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            13372 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            13373 ; 315  |
                            13374 ; 316  |typedef union               
                            13375 ; 317  |{
                            13376 ; 318  |    struct {
                            13377 ; 319  |     int ENVADJ               :4;
                            13378 ; 320  |     int DISCONADJ            :4;
                            13379 ; 321  |     int DEBUGMODE            :4;
                            13380 ; 322  |     int PLLLKTIMECTL         :4;
                            13381 ; 323  |     int PLLCKDIVCTL          :4;
                            13382 ; 324  |     int HOSTMODETEST         :1;
                            13383 ; 325  |     int FSCKSOURCESEL        :1;
                            13384 ; 326  |     int REGRXDBYPASS         :1;
                            13385 ; 327  |     int PLLLOCKED            :1;
                            13386 ; 328  |    } B;
                            13387 ; 329  |    int I;
                            13388 ; 330  |} usbphyrx_type;
                            13389 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            13390 ; 332  |
                            13391 ; 333  |#endif
                            13392 ; 334  |
                            13393 
                            13395 
                            13396 ; 38   |
                            13397 ; 39   |
                            13398 ; 40   |#endif // if (!@def(hwequ))
                            13399 ; 41   |
                            13400 
                            13402 
                            13403 ; 19   |#include "project.h"
                            13404 
                            13406 
                            13407 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            13408 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            13409 ; 3    |//  Filename: project.inc
                            13410 ; 4    |//  Description: 
                            13411 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            13412 ; 6    |
                            13413 ; 7    |#if (!defined(_PROJECT_INC))
                            13414 ; 8    |#define _PROJECT_INC 1
                            13415 ; 9    |
                            13416 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            13417 ; 11   |#include "hwequ.h"
                            13418 
                            13420 
                            13421 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            13422 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13423 ; 3    |//  File        : hwequ.inc
                            13424 ; 4    |//  Description : STMP Hardware Constants
                            13425 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            13426 ; 6    |
                            13427 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            13428 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            13429 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            13430 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            13431 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            13432 ; 12   |
                            13433 ; 13   |#if (!defined(HWEQU_INC))
                            13434 ; 14   |#define HWEQU_INC 1
                            13435 ; 15   |
                            13436 ; 16   |#include "types.h"
                            13437 ; 17   |#include "regsclkctrl.h"
                            13438 ; 18   |#include "regscore.h"
                            13439 ; 19   |#include "regscodec.h"
                            13440 ; 20   |#include "regsdcdc.h"
                            13441 ; 21   |#include "regsemc.h"
                            13442 ; 22   |#include "regsgpio.h"
                            13443 ; 23   |#include "regsi2c.h"
                            13444 ; 24   |#include "regsi2s.h"
                            13445 ; 25   |#include "regsicoll.h"
                            13446 ; 26   |#include "regslradc.h"
                            13447 ; 27   |#include "regspwm.h"
                            13448 ; 28   |#include "regsrevision.h"
                            13449 ; 29   |#include "regsrtc.h"
                            13450 ; 30   |#include "regsspare.h"
                            13451 ; 31   |#include "regsspi.h"
                            13452 ; 32   |#include "regsswizzle.h"
                            13453 ; 33   |#include "regssdram.h"
                            13454 ; 34   |#include "regstb.h"
                            13455 ; 35   |#include "regstimer.h"
                            13456 ; 36   |#include "regsusb20.h"
                            13457 ; 37   |#include "regsusb20phy.h"
                            13458 ; 38   |
                            13459 ; 39   |
                            13460 ; 40   |#endif // if (!@def(hwequ))
                            13461 ; 41   |
                            13462 
                            13464 
                            13465 ; 12   |#else 
                            13466 ; 13   |//include "regscodec.inc"
                            13467 ; 14   |#endif
                            13468 ; 15   |
                            13469 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            13470 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            13471 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            13472 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            13473 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            13474 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            13475 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            13476 ; 23   |
                            13477 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            13478 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            13479 ; 26   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13480 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            13481 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            13482 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            13483 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            13484 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            13485 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            13486 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            13487 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            13488 ; 35   |
                            13489 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            13490 ; 37   |// MEDIA DEFINITIONS
                            13491 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            13492 ; 39   |
                            13493 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            13494 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            13495 ; 42   |#if defined(NAND1)
                            13496 ; 43   |#define SM_INTERNAL_CHIPS 1
                            13497 ; 44   |#else 
                            13498 ; 45   |#if defined(NAND2)
                            13499 ; 46   |#define SM_INTERNAL_CHIPS 2
                            13500 ; 47   |#else 
                            13501 ; 48   |#if defined(NAND3)
                            13502 ; 49   |#define SM_INTERNAL_CHIPS 3
                            13503 ; 50   |#else 
                            13504 ; 51   |#if defined(NAND4)
                            13505 ; 52   |#define SM_INTERNAL_CHIPS 4
                            13506 ; 53   |#else 
                            13507 ; 54   |#define SM_INTERNAL_CHIPS 1
                            13508 ; 55   |#endif
                            13509 ; 56   |#endif
                            13510 ; 57   |#endif
                            13511 ; 58   |#endif
                            13512 ; 59   |
                            13513 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            13514 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            13515 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            13516 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            13517 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            13518 ; 65   |//*** comment out if active high ****
                            13519 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            13520 ; 67   |
                            13521 ; 68   |#if defined(SMEDIA)
                            13522 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            13523 ; 70   |#define NUM_SM_EXTERNAL 1
                            13524 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            13525 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            13526 ; 73   |#else 
                            13527 ; 74   |#if defined(MMC)
                            13528 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            13529 ; 76   |#define NUM_SM_EXTERNAL 0
                            13530 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            13531 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            13532 ; 79   |#else 
                            13533 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            13534 ; 81   |#define NUM_SM_EXTERNAL 0
                            13535 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13536 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            13537 ; 84   |#endif
                            13538 ; 85   |#endif
                            13539 ; 86   |
                            13540 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            13541 ; 88   |// Mass Storage Class definitions
                            13542 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            13543 ; 90   |// Set to 0 if Composite Device build is desired.    
                            13544 ; 91   |#define MULTI_LUN_BUILD 1   
                            13545 ; 92   |
                            13546 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            13547 ; 94   |//  SCSI
                            13548 ; 95   |#if (MULTI_LUN_BUILD==0)
                            13549 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            13550 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            13551 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            13552 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            13553 ; 100  |  #else
                            13554 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            13555 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            13556 ; 103  |  #endif
                            13557 ; 104  |#else
                            13558 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            13559 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            13560 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            13561 ; 108  |  #else
                            13562 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            13563 ; 110  |  #endif
                            13564 ; 111  |#endif
                            13565 ; 112  |
                            13566 ; 113  |
                            13567 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            13568 ; 115  |
                            13569 ; 116  |
                            13570 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            13571 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            13572 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            13573 ; 120  |#ifdef MMC
                            13574 ; 121  |#ifdef MTP_BUILD
                            13575 ; 122  |// --------------------
                            13576 ; 123  |// MTP and MMC
                            13577 ; 124  |// --------------------
                            13578 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            13579 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            13580 ; 127  |#else  // ifndef MTP_BUILD
                            13581 ; 128  |#ifdef STMP_BUILD_PLAYER
                            13582 ; 129  |// --------------------
                            13583 ; 130  |// Player and MMC
                            13584 ; 131  |// --------------------
                            13585 ; 132  |#else
                            13586 ; 133  |// --------------------
                            13587 ; 134  |// USBMSC and MMC
                            13588 ; 135  |// --------------------
                            13589 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            13590 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            13591 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            13592 ; 139  |#endif // ifdef MTP_BUILD
                            13593 ; 140  |#else  // ifndef MMC
                            13594 ; 141  |#ifdef MTP_BUILD
                            13595 ; 142  |// --------------------
                            13596 ; 143  |// MTP and NAND only
                            13597 ; 144  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13598 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            13599 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            13600 ; 147  |#else  // ifndef MTP_BUILD
                            13601 ; 148  |#ifdef STMP_BUILD_PLAYER
                            13602 ; 149  |// --------------------
                            13603 ; 150  |// Player and NAND only
                            13604 ; 151  |// --------------------
                            13605 ; 152  |#else
                            13606 ; 153  |// --------------------
                            13607 ; 154  |// USBMSC and NAND only
                            13608 ; 155  |// --------------------
                            13609 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            13610 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            13611 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            13612 ; 159  |#endif // ifdef MTP_BUILD
                            13613 ; 160  |#endif // ifdef MMC 
                            13614 ; 161  |
                            13615 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            13616 ; 163  |#if (defined(MTP_BUILD))
                            13617 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            13618 ; 165  |
                            13619 ; 166  |////!
                            13620 ; 167  |////! This varible holds the watchdog count for the store flush.
                            13621 ; 168  |////!
                            13622 ; 169  |///
                            13623 ; 170  |#include <types.h>
                            13624 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            13625 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            13626 ; 173  |#endif
                            13627 ; 174  |
                            13628 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            13629 ; 176  |// These are needed here for Mass Storage Class
                            13630 ; 177  |// Needs to be cleaned up
                            13631 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            13632 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            13633 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            13634 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            13635 ; 182  |
                            13636 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            13637 ; 184  |
                            13638 ; 185  |#endif
                            13639 ; 186  |
                            13640 ; 187  |
                            13641 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            13642 ; 189  |// SmartMedia/NAND defs
                            13643 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            13644 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            13645 ; 192  |
                            13646 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            13647 ; 194  |// Sysloadresources defs
                            13648 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            13649 ; 196  |
                            13650 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            13651 ; 198  |// MMC defs
                            13652 ; 199  |#define MMC_MAX_PARTITIONS 1
                            13653 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            13654 ; 201  |
                            13655 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            13656 ; 203  |// SPI defs
                            13657 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            13658 ; 205  |
                            13659 ; 206  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13660 ; 207  |// Global media defs
                            13661 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            13662 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            13663 ; 210  |
                            13664 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            13665 ; 212  |// DO NOT CHANGE THESE!!!
                            13666 ; 213  |#define SM_MAX_PARTITIONS 4
                            13667 ; 214  |#define MAX_HANDLES 2
                            13668 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            13669 ; 216  |
                            13670 ; 217  |
                            13671 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            13672 ; 219  |// Battery LRADC Values 
                            13673 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            13674 ; 221  |// brownout trip point in mV (moved by RS)
                            13675 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            13676 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            13677 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            13678 ; 225  |//     audio recording to media.
                            13679 ; 226  |#define BATT_SAFETY_MARGIN 10
                            13680 ; 227  |
                            13681 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            13682 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            13683 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            13684 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            13685 ; 232  |
                            13686 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            13687 ; 234  |
                            13688 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            13689 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            13690 ; 237  |#if (!defined(CLCD))
                            13691 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            13692 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            13693 ; 240  |#else 
                            13694 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            13695 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            13696 ; 243  |#endif
                            13697 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            13698 ; 245  |
                            13699 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            13700 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            13701 ; 248  |// See mp3 encoder overlay.
                            13702 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            13703 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            13704 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            13705 ; 252  |
                            13706 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            13707 ; 254  |// Voice recording filenames
                            13708 ; 255  |// number of digits in filename Vxxx.wav
                            13709 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            13710 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            13711 ; 258  |
                            13712 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            13713 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            13714 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            13715 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            13716 ; 263  |#if defined(DEVICE_3500)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13717 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            13718 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            13719 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            13720 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            13721 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            13722 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            13723 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            13724 ; 271  |
                            13725 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            13726 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            13727 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            13728 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            13729 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            13730 ; 277  |
                            13731 ; 278  |#else 
                            13732 ; 279  |// STMP3410
                            13733 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            13734 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            13735 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            13736 ; 283  |#endif
                            13737 ; 284  |
                            13738 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            13739 ; 286  |// Number of available soft timers
                            13740 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            13741 ; 288  |#if defined(SYNC_LYRICS)
                            13742 ; 289  |#define SOFT_TIMERS 10
                            13743 ; 290  |#else 
                            13744 ; 291  |#if defined(JPEG_DECODER)
                            13745 ; 292  |#define SOFT_TIMERS 10
                            13746 ; 293  |#else 
                            13747 ; 294  |#define SOFT_TIMERS 9
                            13748 ; 295  |#endif
                            13749 ; 296  |#endif
                            13750 ; 297  |
                            13751 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            13752 ; 299  |//  sizes
                            13753 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            13754 ; 301  |#if defined(MMC)
                            13755 ; 302  |#if defined(USE_PLAYLIST5)
                            13756 ; 303  |#define MENU_STACK_SIZE 1500
                            13757 ; 304  |#else 
                            13758 ; 305  |#define MENU_STACK_SIZE 1250
                            13759 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            13760 ; 307  |#else 
                            13761 ; 308  |#if defined(USE_PLAYLIST5)
                            13762 ; 309  |#define MENU_STACK_SIZE 1500
                            13763 ; 310  |#else 
                            13764 ; 311  |#define MENU_STACK_SIZE 1250
                            13765 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            13766 ; 313  |#endif //if @def('MMC')
                            13767 ; 314  |
                            13768 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            13769 ; 316  |// 
                            13770 ; 317  |#define STACK_L1_SIZE 750
                            13771 ; 318  |#define STACK_L2_SIZE 100
                            13772 ; 319  |#define STACK_L3_SIZE 160
                            13773 ; 320  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13774 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            13775 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            13776 ; 323  |// is ok with switching code.
                            13777 ; 324  |#if defined(MTP_BUILD)
                            13778 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            13779 ; 326  |#endif
                            13780 ; 327  |
                            13781 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            13782 ; 329  |// maximum number of nested funclets 
                            13783 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            13784 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            13785 ; 332  |
                            13786 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            13787 ; 334  |//    LCD DEFINITIONS
                            13788 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            13789 ; 336  |
                            13790 ; 337  |#define SPACE_CHAR 0x000020          
                            13791 ; 338  |#define ZERO_CHAR 0x000030
                            13792 ; 339  |#define COLON_CHAR 0x00003A
                            13793 ; 340  |#define PERIOD_CHAR 0x00002E
                            13794 ; 341  |
                            13795 ; 342  |#if (defined(S6B33B0A_LCD))
                            13796 ; 343  |#define LCD_X_SIZE 128
                            13797 ; 344  |#define LCD_Y_SIZE 159
                            13798 ; 345  |#endif
                            13799 ; 346  |
                            13800 ; 347  |#if (defined(SED15XX_LCD))
                            13801 ; 348  |#define LCD_X_SIZE 128
                            13802 ; 349  |#define LCD_Y_SIZE 64
                            13803 ; 350  |#endif
                            13804 ; 351  |
                            13805 ; 352  |
                            13806 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            13807 ; 354  |//   Details on Customizing Contrast
                            13808 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            13809 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            13810 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            13811 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            13812 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            13813 ; 360  |//   unless the ezact sequence is remembered.
                            13814 ; 361  |//   To find out what range your player supports: 
                            13815 ; 362  |//   change these equs to full range or comment out (full range is default)
                            13816 ; 363  |//;;;;;;
                            13817 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            13818 ; 365  |// recommended calibration using player -- uncomment 
                            13819 ; 366  |//;;;;;;
                            13820 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            13821 ; 368  |////////////////////////////
                            13822 ; 369  |#if (defined(DEMO_HW))
                            13823 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            13824 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            13825 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            13826 ; 373  |#else 
                            13827 ; 374  |
                            13828 ; 375  |#if (defined(S6B33B0A_LCD))
                            13829 ; 376  |#define LCD_MAX_CONTRAST 210
                            13830 ; 377  |#define LCD_MIN_CONTRAST 160    
                            13831 ; 378  |#endif
                            13832 ; 379  |
                            13833 ; 380  |#if (defined(SED15XX_LCD))
                            13834 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13835 ; 382  |// Engineering board regs support range [17-37].
                            13836 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            13837 ; 384  |//   One default contrast range [24-42] works for both.
                            13838 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            13839 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            13840 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            13841 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            13842 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            13843 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            13844 ; 391  |
                            13845 ; 392  |#if (defined(NEWSHINGYIH))
                            13846 ; 393  |#define LCD_MAX_CONTRAST 250
                            13847 ; 394  |#define LCD_MIN_CONTRAST 0
                            13848 ; 395  |#else 
                            13849 ; 396  |//-----
                            13850 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            13851 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            13852 ; 399  |#define LCD_MAX_CONTRAST 250
                            13853 ; 400  |#define LCD_MIN_CONTRAST 0
                            13854 ; 401  |
                            13855 ; 402  |//=====
                            13856 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            13857 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            13858 ; 405  |//LCD_MAX_CONTRAST equ 42
                            13859 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            13860 ; 407  |
                            13861 ; 408  |#endif
                            13862 ; 409  |#endif
                            13863 ; 410  |
                            13864 ; 411  |#endif
                            13865 ; 412  |
                            13866 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            13867 ; 414  |// The default value of the lcd contrast in % of range
                            13868 ; 415  |//   the default value is used when no settings.dat is available
                            13869 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            13870 ; 417  |
                            13871 ; 418  |#if (defined(S6B33B0A_LCD))
                            13872 ; 419  |// 60% of range is default value
                            13873 ; 420  |#define DEFAULT_CONTRAST 50 
                            13874 ; 421  |#endif
                            13875 ; 422  |
                            13876 ; 423  |#if (defined(SED15XX_LCD))
                            13877 ; 424  |// % of range is default value (was 60%)
                            13878 ; 425  |#define DEFAULT_CONTRAST 50 
                            13879 ; 426  |#endif
                            13880 ; 427  |
                            13881 ; 428  |
                            13882 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            13883 ; 430  |// make lower when doing calibration
                            13884 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            13885 ; 432  |
                            13886 ; 433  |
                            13887 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            13888 ; 435  |// For FFWD and RWND
                            13889 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            13890 ; 437  |#define SECONDS_TO_SKIP 1
                            13891 ; 438  |#define SECONDS_TO_SKIP1 3
                            13892 ; 439  |#define SECONDS_TO_SKIP2 6
                            13893 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            13894 ; 441  |#define PREV_SONG_THRESHOLD 5  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13895 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13896 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            13897 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13898 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            13899 ; 446  |
                            13900 ; 447  |// For audible FFW/RWD
                            13901 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            13902 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            13903 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            13904 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            13905 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13906 ; 453  |#define LEVEL1_BOUNDARY 17 
                            13907 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13908 ; 455  |#define LEVEL2_BOUNDARY 33 
                            13909 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13910 ; 457  |#define LEVEL3_BOUNDARY 50 
                            13911 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            13912 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            13913 ; 460  |// Short Song Time, songs too short to play.
                            13914 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            13915 ; 462  |
                            13916 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            13917 ; 464  |// MP3 Sync Values
                            13918 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            13919 ; 466  |// # bytes to look for sync before marking it bad
                            13920 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            13921 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            13922 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            13923 ; 470  |// once we have sync'd, the isr should be called this frequently
                            13924 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            13925 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            13926 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            13927 ; 474  |
                            13928 ; 475  |
                            13929 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            13930 ; 477  |//// Multi-Stage Volume Control Definitions
                            13931 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            13932 ; 479  |//// Use Multi-Stage Volume
                            13933 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            13934 ; 481  |
                            13935 ; 482  |//// Master Volume definitions
                            13936 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            13937 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            13938 ; 485  |
                            13939 ; 486  |//// DAC-Mode definitions
                            13940 ; 487  |//// Adjusts 0dB point
                            13941 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            13942 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            13943 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            13944 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            13945 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            13946 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            13947 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            13948 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            13949 ; 496  |
                            13950 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            13951 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            13952 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13953 ; 500  |
                            13954 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            13955 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            13956 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            13957 ; 504  |
                            13958 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            13959 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            13960 ; 507  |
                            13961 ; 508  |
                            13962 ; 509  |//// Line In definitions (used for Line-In 1)
                            13963 ; 510  |//// 0dB point of the Line In
                            13964 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            13965 ; 512  |//// Minimum volume of Line In
                            13966 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            13967 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            13968 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            13969 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            13970 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            13971 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            13972 ; 519  |
                            13973 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            13974 ; 521  |//// 0dB point of the Line In
                            13975 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            13976 ; 523  |//// Minimum volume of Line In
                            13977 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            13978 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            13979 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            13980 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            13981 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            13982 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            13983 ; 530  |
                            13984 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            13985 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            13986 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            13987 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            13988 ; 535  |
                            13989 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            13990 ; 537  |////
                            13991 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            13992 ; 539  |////
                            13993 ; 540  |///
                            13994 ; 541  |#include <types.h>
                            13995 ; 542  |extern volatile WORD g_wActivityState;
                            13996 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            13997 ; 544  |
                            13998 ; 545  |void _reentrant Init5VSense(void);
                            13999 ; 546  |void _reentrant ServiceDCDC(void);
                            14000 ; 547  |
                            14001 ; 548  |////////////////////////////////////////////////////////////////////////////
                            14002 ; 549  |//// JPEG Thumbnail Mode Setting
                            14003 ; 550  |//// number of column in thumbnail mode
                            14004 ; 551  |#define THUMBNAIL_X 2           
                            14005 ; 552  |//// number of row in  thumbnail mode
                            14006 ; 553  |#define THUMBNAIL_Y 2           
                            14007 ; 554  |//// thumbnail boundary offset x
                            14008 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            14009 ; 556  |//// thumbnail boundary offset y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14010 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            14011 ; 558  |
                            14012 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            14013 ; 560  |
                            14014 
                            14016 
                            14017 ; 20   |#include "metadata.h"
                            14018 
                            14020 
                            14021 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14022 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            14023 ; 3    |//
                            14024 ; 4    |// Filename: metadata.h
                            14025 ; 5    |// Description:
                            14026 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14027 ; 7    |
                            14028 ; 8    |#ifndef _METADATA_H
                            14029 ; 9    |#define _METADATA_H
                            14030 ; 10   |
                            14031 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            14032 ; 12   |// MetaData definitions
                            14033 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            14034 ; 14   |
                            14035 ; 15   |//#define MMC_CMD59       0x40|59
                            14036 ; 16   |
                            14037 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            14038 ; 18   |// Meta Data structure definitions
                            14039 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            14040 ; 20   |
                            14041 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            14042 ; 22   |// MetaData definitions
                            14043 ; 23   |
                            14044 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            14045 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            14046 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            14047 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            14048 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            14049 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            14050 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            14051 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            14052 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            14053 ; 33   |
                            14054 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            14055 ; 35   |
                            14056 ; 36   |// VBR
                            14057 ; 37   |#define VBR_NOT_DETERMINED 0
                            14058 ; 38   |#define VBR_TRUE 1
                            14059 ; 39   |
                            14060 ; 40   |#ifndef TITLE_SIZE
                            14061 ; 41   |//#define TITLE_SIZE 30
                            14062 ; 42   |#ifndef USE_PLAYLIST3
                            14063 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            14064 ; 44   |#else
                            14065 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            14066 ; 46   |#endif
                            14067 ; 47   |#endif
                            14068 ; 48   |
                            14069 ; 49   |#ifndef ARTIST_SIZE
                            14070 ; 50   |#ifndef USE_PLAYLIST3
                            14071 ; 51   |//#define ARTIST_SIZE 30
                            14072 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14073 ; 53   |#else
                            14074 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            14075 ; 55   |#endif
                            14076 ; 56   |#endif
                            14077 ; 57   |
                            14078 ; 58   |#ifndef ALBUM_SIZE
                            14079 ; 59   |#ifndef USE_PLAYLIST3
                            14080 ; 60   |//#define ALBUM_SIZE 30
                            14081 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            14082 ; 62   |#else
                            14083 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            14084 ; 64   |#endif
                            14085 ; 65   |#endif
                            14086 ; 66   |
                            14087 ; 67   |#ifdef USE_PLAYLIST3
                            14088 ; 68   |#ifndef GENRE_SIZE
                            14089 ; 69   |#define GENRE_SIZE 20
                            14090 ; 70   |#endif
                            14091 ; 71   |
                            14092 ; 72   |#ifndef YEAR_SIZE
                            14093 ; 73   |#define YEAR_SIZE 8
                            14094 ; 74   |#endif
                            14095 ; 75   |
                            14096 ; 76   |#ifndef TRACKNUM_SIZE
                            14097 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            14098 ; 78   |#endif
                            14099 ; 79   |
                            14100 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            14101 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            14102 ; 82   |#endif
                            14103 ; 83   |
                            14104 ; 84   |#define XING_TOC_SIZE   100
                            14105 ; 85   |#if MTP_BUILD
                            14106 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            14107 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            14108 ; 88   |#define VBR_TOC_SIZE    2
                            14109 ; 89   |#else
                            14110 ; 90   |#define VBR_TOC_SIZE    200
                            14111 ; 91   |#endif
                            14112 ; 92   |
                            14113 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            14114 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            14115 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            14116 ; 96   |#ifdef USE_PLAYLIST3
                            14117 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            14118 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            14119 ; 99   |extern WORD g_wSongTrackNum;
                            14120 ; 100  |#endif
                            14121 ; 101  |
                            14122 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            14123 ; 103  |
                            14124 ; 104  |typedef struct {
                            14125 ; 105  |    WORD        iTitleBufferLength;
                            14126 ; 106  |        UCS3       *wTitle;        // Title of Song
                            14127 ; 107  |    WORD        iArtistBufferLength;
                            14128 ; 108  |    UCS3       *wArtist;
                            14129 ; 109  |    WORD        iAlbumBufferLength;
                            14130 ; 110  |    UCS3       *wAlbum;
                            14131 ; 111  |#ifdef USE_PLAYLIST3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14132 ; 112  |    WORD        iGenreBufferLength;
                            14133 ; 113  |    UCS3       *wGenre;
                            14134 ; 114  |    WORD        iYearBufferLength;
                            14135 ; 115  |    UCS3       *wYear;
                            14136 ; 116  |    WORD        wTrackNum;
                            14137 ; 117  |#endif
                            14138 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            14139 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            14140 ; 120  |        WORD       wNumChannels;
                            14141 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            14142 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            14143 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            14144 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            14145 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            14146 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            14147 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            14148 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            14149 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            14150 ; 130  |} FILE_META_DATA;
                            14151 ; 131  |
                            14152 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            14153 ; 133  |#define UNKNOWN_TYPE   0
                            14154 ; 134  |#define MP3_TYPE       1
                            14155 ; 135  |#define WMA_TYPE       2
                            14156 ; 136  |#define AAC_TYPE       4
                            14157 ; 137  |#define IMA_ADPCM_TYPE 8
                            14158 ; 138  |#define MS_ADPCM_TYPE  16
                            14159 ; 139  |#define PCM_WAV_TYPE   32
                            14160 ; 140  |#define ASF_TYPE       64
                            14161 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            14162 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            14163 ; 143  |
                            14164 ; 144  |#define SMV_ADPCM_TYPE 512
                            14165 ; 145  |
                            14166 ; 146  |
                            14167 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            14168 ; 148  |// Sample rates
                            14169 ; 149  |#ifdef WOW
                            14170 ; 150  |#define SR_48KHZ        48000
                            14171 ; 151  |#define SR_44KHZ        44100
                            14172 ; 152  |#define SR_32KHZ        32000
                            14173 ; 153  |#define SR_24KHZ        24000
                            14174 ; 154  |#define SR_22KHZ        22050
                            14175 ; 155  |#define SR_16KHZ        16000
                            14176 ; 156  |#define SR_12KHZ        12000
                            14177 ; 157  |#define SR_11KHZ        11025
                            14178 ; 158  |#define SR_8KHZ          8000
                            14179 ; 159  |#endif
                            14180 ; 160  |
                            14181 ; 161  |
                            14182 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            14183 ; 163  |// MetaData prototypes
                            14184 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            14185 ; 165  |
                            14186 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            14187 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14215 
                            14216 ; 167  |#ifdef USE_PLAYLIST3
                            14217 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            14218 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            14219 ; 170  |#endif
                            14220 ; 171  |
                            14221 ; 172  |#endif // #ifndef _METADATA_H
                            14222 
                            14224 
                            14225 ; 21   |#include "FileSystem.h"
                            14226 
                            14228 
                            14229 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14230 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            14231 ; 3    |//
                            14232 ; 4    |//  File        : FileSystem.h
                            14233 ; 5    |//  Description : Header File for File System
                            14234 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14235 ; 7    |
                            14236 ; 8    |#ifndef _FILESYSTEM_H
                            14237 ; 9    |#define _FILESYSTEM_H
                            14238 ; 10   |
                            14239 ; 11   |#include "types.h"
                            14240 
                            14242 
                            14243 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14244 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14245 ; 3    |//
                            14246 ; 4    |// Filename: types.h
                            14247 ; 5    |// Description: Standard data types
                            14248 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14249 ; 7    |
                            14250 ; 8    |#ifndef _TYPES_H
                            14251 ; 9    |#define _TYPES_H
                            14252 ; 10   |
                            14253 ; 11   |// TODO:  move this outta here!
                            14254 ; 12   |#if !defined(NOERROR)
                            14255 ; 13   |#define NOERROR 0
                            14256 ; 14   |#define SUCCESS 0
                            14257 ; 15   |#endif 
                            14258 ; 16   |#if !defined(SUCCESS)
                            14259 ; 17   |#define SUCCESS  0
                            14260 ; 18   |#endif
                            14261 ; 19   |#if !defined(ERROR)
                            14262 ; 20   |#define ERROR   -1
                            14263 ; 21   |#endif
                            14264 ; 22   |#if !defined(FALSE)
                            14265 ; 23   |#define FALSE 0
                            14266 ; 24   |#endif
                            14267 ; 25   |#if !defined(TRUE)
                            14268 ; 26   |#define TRUE  1
                            14269 ; 27   |#endif
                            14270 ; 28   |
                            14271 ; 29   |#if !defined(NULL)
                            14272 ; 30   |#define NULL 0
                            14273 ; 31   |#endif
                            14274 ; 32   |
                            14275 ; 33   |#define MAX_INT     0x7FFFFF
                            14276 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14277 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14278 ; 36   |#define MAX_ULONG   (-1) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14279 ; 37   |
                            14280 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14281 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14282 ; 40   |
                            14283 ; 41   |
                            14284 ; 42   |#define BYTE    unsigned char       // btVarName
                            14285 ; 43   |#define CHAR    signed char         // cVarName
                            14286 ; 44   |#define USHORT  unsigned short      // usVarName
                            14287 ; 45   |#define SHORT   unsigned short      // sVarName
                            14288 ; 46   |#define WORD    unsigned int        // wVarName
                            14289 ; 47   |#define INT     signed int          // iVarName
                            14290 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14291 ; 49   |#define LONG    signed long         // lVarName
                            14292 ; 50   |#define BOOL    unsigned int        // bVarName
                            14293 ; 51   |#define FRACT   _fract              // frVarName
                            14294 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14295 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14296 ; 54   |#define FLOAT   float               // fVarName
                            14297 ; 55   |#define DBL     double              // dVarName
                            14298 ; 56   |#define ENUM    enum                // eVarName
                            14299 ; 57   |#define CMX     _complex            // cmxVarName
                            14300 ; 58   |typedef WORD UCS3;                   // 
                            14301 ; 59   |
                            14302 ; 60   |#define UINT16  unsigned short
                            14303 ; 61   |#define UINT8   unsigned char   
                            14304 ; 62   |#define UINT32  unsigned long
                            14305 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14306 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14307 ; 65   |#define WCHAR   UINT16
                            14308 ; 66   |
                            14309 ; 67   |//UINT128 is 16 bytes or 6 words
                            14310 ; 68   |typedef struct UINT128_3500 {   
                            14311 ; 69   |    int val[6];     
                            14312 ; 70   |} UINT128_3500;
                            14313 ; 71   |
                            14314 ; 72   |#define UINT128   UINT128_3500
                            14315 ; 73   |
                            14316 ; 74   |// Little endian word packed byte strings:   
                            14317 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14318 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14319 ; 77   |// Little endian word packed byte strings:   
                            14320 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14321 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14322 ; 80   |
                            14323 ; 81   |// Declare Memory Spaces To Use When Coding
                            14324 ; 82   |// A. Sector Buffers
                            14325 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14326 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14327 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14328 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14329 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14330 ; 88   |// B. Media DDI Memory
                            14331 ; 89   |#define MEDIA_DDI_MEM _Y
                            14332 ; 90   |
                            14333 ; 91   |
                            14334 ; 92   |
                            14335 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14336 ; 94   |// Examples of circular pointers:
                            14337 ; 95   |//    INT CIRC cpiVarName
                            14338 ; 96   |//    DWORD CIRC cpdwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14339 ; 97   |
                            14340 ; 98   |#define RETCODE INT                 // rcVarName
                            14341 ; 99   |
                            14342 ; 100  |// generic bitfield structure
                            14343 ; 101  |struct Bitfield {
                            14344 ; 102  |    unsigned int B0  :1;
                            14345 ; 103  |    unsigned int B1  :1;
                            14346 ; 104  |    unsigned int B2  :1;
                            14347 ; 105  |    unsigned int B3  :1;
                            14348 ; 106  |    unsigned int B4  :1;
                            14349 ; 107  |    unsigned int B5  :1;
                            14350 ; 108  |    unsigned int B6  :1;
                            14351 ; 109  |    unsigned int B7  :1;
                            14352 ; 110  |    unsigned int B8  :1;
                            14353 ; 111  |    unsigned int B9  :1;
                            14354 ; 112  |    unsigned int B10 :1;
                            14355 ; 113  |    unsigned int B11 :1;
                            14356 ; 114  |    unsigned int B12 :1;
                            14357 ; 115  |    unsigned int B13 :1;
                            14358 ; 116  |    unsigned int B14 :1;
                            14359 ; 117  |    unsigned int B15 :1;
                            14360 ; 118  |    unsigned int B16 :1;
                            14361 ; 119  |    unsigned int B17 :1;
                            14362 ; 120  |    unsigned int B18 :1;
                            14363 ; 121  |    unsigned int B19 :1;
                            14364 ; 122  |    unsigned int B20 :1;
                            14365 ; 123  |    unsigned int B21 :1;
                            14366 ; 124  |    unsigned int B22 :1;
                            14367 ; 125  |    unsigned int B23 :1;
                            14368 ; 126  |};
                            14369 ; 127  |
                            14370 ; 128  |union BitInt {
                            14371 ; 129  |        struct Bitfield B;
                            14372 ; 130  |        int        I;
                            14373 ; 131  |};
                            14374 ; 132  |
                            14375 ; 133  |#define MAX_MSG_LENGTH 10
                            14376 ; 134  |struct CMessage
                            14377 ; 135  |{
                            14378 ; 136  |        unsigned int m_uLength;
                            14379 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14380 ; 138  |};
                            14381 ; 139  |
                            14382 ; 140  |typedef struct {
                            14383 ; 141  |    WORD m_wLength;
                            14384 ; 142  |    WORD m_wMessage;
                            14385 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14386 ; 144  |} Message;
                            14387 ; 145  |
                            14388 ; 146  |struct MessageQueueDescriptor
                            14389 ; 147  |{
                            14390 ; 148  |        int *m_pBase;
                            14391 ; 149  |        int m_iModulo;
                            14392 ; 150  |        int m_iSize;
                            14393 ; 151  |        int *m_pHead;
                            14394 ; 152  |        int *m_pTail;
                            14395 ; 153  |};
                            14396 ; 154  |
                            14397 ; 155  |struct ModuleEntry
                            14398 ; 156  |{
                            14399 ; 157  |    int m_iSignaledEventMask;
                            14400 ; 158  |    int m_iWaitEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14401 ; 159  |    int m_iResourceOfCode;
                            14402 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14403 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14404 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14405 ; 163  |    int m_uTimeOutHigh;
                            14406 ; 164  |    int m_uTimeOutLow;
                            14407 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14408 ; 166  |};
                            14409 ; 167  |
                            14410 ; 168  |union WaitMask{
                            14411 ; 169  |    struct B{
                            14412 ; 170  |        unsigned int m_bNone     :1;
                            14413 ; 171  |        unsigned int m_bMessage  :1;
                            14414 ; 172  |        unsigned int m_bTimer    :1;
                            14415 ; 173  |        unsigned int m_bButton   :1;
                            14416 ; 174  |    } B;
                            14417 ; 175  |    int I;
                            14418 ; 176  |} ;
                            14419 ; 177  |
                            14420 ; 178  |
                            14421 ; 179  |struct Button {
                            14422 ; 180  |        WORD wButtonEvent;
                            14423 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14424 ; 182  |};
                            14425 ; 183  |
                            14426 ; 184  |struct Message {
                            14427 ; 185  |        WORD wMsgLength;
                            14428 ; 186  |        WORD wMsgCommand;
                            14429 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14430 ; 188  |};
                            14431 ; 189  |
                            14432 ; 190  |union EventTypes {
                            14433 ; 191  |        struct CMessage msg;
                            14434 ; 192  |        struct Button Button ;
                            14435 ; 193  |        struct Message Message;
                            14436 ; 194  |};
                            14437 ; 195  |
                            14438 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14439 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14440 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14441 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14442 ; 200  |
                            14443 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14444 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14445 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14446 ; 204  |
                            14447 ; 205  |#if DEBUG
                            14448 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14449 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14450 ; 208  |#else 
                            14451 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14452 ; 210  |#define DebugBuildAssert(x)    
                            14453 ; 211  |#endif
                            14454 ; 212  |
                            14455 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14456 ; 214  |//  #pragma asm
                            14457 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14458 ; 216  |//  #pragma endasm
                            14459 ; 217  |
                            14460 ; 218  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14461 ; 219  |#ifdef COLOR_262K
                            14462 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14463 ; 221  |#elif defined(COLOR_65K)
                            14464 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14465 ; 223  |#else
                            14466 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14467 ; 225  |#endif
                            14468 ; 226  |    
                            14469 ; 227  |#endif // #ifndef _TYPES_H
                            14470 
                            14472 
                            14473 ; 12   |
                            14474 ; 13   |
                            14475 ; 14   |// File attributes
                            14476 ; 15   |#ifndef _FS_ATTRIBUTES
                            14477 ; 16   |#define _FS_ATTRIBUTES
                            14478 ; 17   |#define READ        1
                            14479 ; 18   |#define WRITE       2
                            14480 ; 19   |#define WRITE_PLUS  3
                            14481 ; 20   |#define APPEND      4
                            14482 ; 21   |#define TRUNCATE    8
                            14483 ; 22   |#define CREATE      16
                            14484 ; 23   |#endif
                            14485 ; 24   |
                            14486 ; 25   |//#ifndef FAT12
                            14487 ; 26   |//#define FAT12   1
                            14488 ; 27   |//#endif
                            14489 ; 28   |//
                            14490 ; 29   |#ifndef FAT16
                            14491 ; 30   |#define FAT16   2
                            14492 ; 31   |#endif
                            14493 ; 32   |
                            14494 ; 33   |#define MEM_SPACE_P 0x100000
                            14495 ; 34   |#define MEM_SPACE_Y 0x400000
                            14496 ; 35   |#define MEM_SPACE_X 0x800000
                            14497 ; 36   |
                            14498 ; 37   |#define FILE_SYS_MODE_READ  0
                            14499 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            14500 ; 39   | 
                            14501 ; 40   |#define ATTR_READ_ONLY      0x01
                            14502 ; 41   |#define ATTR_HIDDEN         0x02
                            14503 ; 42   |#define ATTR_SYSTEM         0x04
                            14504 ; 43   |#define ATTR_VOLUME_ID      0x08
                            14505 ; 44   |#define ATTR_DIRECTORY      0x10
                            14506 ; 45   |#define ATTR_ARCHIVE        0x20
                            14507 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            14508 ; 47   |
                            14509 ; 48   |#define SEEK_SET           -1
                            14510 ; 49   |#define SEEK_CUR            0
                            14511 ; 50   |#define SEEK_END            1
                            14512 ; 51   |
                            14513 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            14514 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            14515 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            14516 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            14517 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            14518 ; 57   |
                            14519 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            14520 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14521 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            14522 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            14523 ; 62   |
                            14524 ; 63   |#define READ_TYPE_NORMAL            0
                            14525 ; 64   |#define READ_TYPE_FAT               1
                            14526 ; 65   |#define READ_TYPE_RAW               2
                            14527 ; 66   |
                            14528 ; 67   |
                            14529 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            14530 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            14531 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            14532 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            14533 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            14534 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            14535 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            14536 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            14537 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            14538 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            14539 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            14540 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            14541 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            14542 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            14543 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            14544 ; 83   |    #endif
                            14545 ; 84   |#else
                            14546 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            14547 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            14548 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            14549 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            14550 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            14551 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            14552 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            14553 ; 92   |    #endif
                            14554 ; 93   |#endif
                            14555 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            14556 ; 95   |
                            14557 ; 96   |
                            14558 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            14559 ; 98   |#define MAX_FILENAME_LENGTH 256
                            14560 ; 99   |#endif
                            14561 ; 100  |
                            14562 ; 101  |typedef struct {
                            14563 ; 102  |    WORD wNumberOfZones;
                            14564 ; 103  |    WORD wSizeInMegaBytes;
                            14565 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            14566 ; 105  |
                            14567 ; 106  |typedef struct {
                            14568 ; 107  |    WORD wBootIdentification;
                            14569 ; 108  |    WORD wStartHeadNumber;
                            14570 ; 109  |    WORD wStartSectorNumber;
                            14571 ; 110  |    WORD wStartCylinderNumber;
                            14572 ; 111  |    WORD wSystemIdentification;
                            14573 ; 112  |    WORD wEndHeadNumber;
                            14574 ; 113  |    WORD wEndSectorNumber;
                            14575 ; 114  |    WORD wEndCylinderNumber;
                            14576 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            14577 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            14578 ; 117  |    WORD wPartitionSizeHigh;
                            14579 ; 118  |    WORD wPartitionSizeLow;
                            14580 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            14581 ; 120  |
                            14582 ; 121  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14583 ; 122  |    WORD wWord0;
                            14584 ; 123  |    WORD wWord1;
                            14585 ; 124  |    WORD wWord2;
                            14586 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            14587 ; 126  |
                            14588 ; 127  |typedef struct {
                            14589 ; 128  |    WORD wWord0;
                            14590 ; 129  |    WORD wWord1;
                            14591 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            14592 ; 131  |
                            14593 ; 132  |typedef struct {
                            14594 ; 133  |    WORD wWord0;
                            14595 ; 134  |    WORD wWord1;
                            14596 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            14597 ; 136  |
                            14598 ; 137  |typedef struct {
                            14599 ; 138  |    WORD wWord0;
                            14600 ; 139  |    WORD wWord1;
                            14601 ; 140  |    WORD wWord2;
                            14602 ; 141  |    WORD wWord3;
                            14603 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            14604 ; 143  |
                            14605 ; 144  |typedef struct {
                            14606 ; 145  |    WORD wWord0;
                            14607 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            14608 
                            14631 
                            14632 ; 147  |
                            14633 ; 148  |typedef struct {
                            14634 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            14635 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            14636 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            14637 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            14638 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            14639 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            14640 
                            14662 
                            14663 ; 155  |   
                            14664 ; 156  |typedef struct {
                            14665 ; 157  |    WORD wPageSizeInBytes;
                            14666 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            14667 ; 159  |    WORD wNumberOfPagesPerBlock;
                            14668 ; 160  |    WORD wNumberOfBlocksPerZone;
                            14669 ; 161  |    WORD wNumberOfZonesInMedia;
                            14670 ; 162  |    WORD wMediaSizeInMBytes;
                            14671 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            14672 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            14673 ; 165  |    WORD wMediaFlagStatus;
                            14674 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            14675 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            14676 ; 168  |    WORD wNumberOfSystemBlocks;
                            14677 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            14678 ; 170  |
                            14679 ; 171  |typedef struct {
                            14680 ; 172  |    WORD wDevice;        
                            14681 ; 173  |    WORD wDirtyBlockFlag;
                            14682 ; 174  |    WORD wCleanTailFlag; 
                            14683 ; 175  |    WORD wLogDOSPage;    
                            14684 ; 176  |    WORD wSrcLogBlock;   
                            14685 ; 177  |    WORD wSrcPhyBlock;   
                            14686 ; 178  |    WORD wDestPhyBlock;  
                            14687 ; 179  |    WORD wStartSrcPage;  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14688 ; 180  |    WORD wStartDestPage; 
                            14689 ; 181  |    WORD wPagesToCopy;   
                            14690 ; 182  |    WORD wReplaceBuff;   
                            14691 ; 183  |    WORD wReplaceRdnt;
                            14692 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            14693 ; 185  |        WORD wFirstCount;
                            14694 ; 186  |        WORD wNextCount;
                            14695 ; 187  |        WORD wLastCount;
                            14696 ; 188  |    #endif
                            14697 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            14698 ; 190  |
                            14699 ; 191  |typedef struct {
                            14700 ; 192  |    WORD wWord0;
                            14701 ; 193  |    WORD wWord1;
                            14702 ; 194  |    WORD wWord2;
                            14703 ; 195  |    WORD wWord3;
                            14704 ; 196  |} DIRECTORY_NAME;
                            14705 ; 197  |
                            14706 ; 198  |typedef struct {
                            14707 ; 199  |    WORD wWord0;
                            14708 ; 200  |    WORD wWord1;
                            14709 ; 201  |} DIRECTORY_EXTENSION;
                            14710 ; 202  |
                            14711 ; 203  |typedef struct {
                            14712 ; 204  |    WORD wWord0;
                            14713 ; 205  |    WORD wWord1;
                            14714 ; 206  |} DIRECTORY_SIZE;
                            14715 
                            14730 
                            14731 ; 207  |
                            14732 ; 208  |typedef struct {
                            14733 ; 209  |    DIRECTORY_NAME Name;
                            14734 ; 210  |    DIRECTORY_EXTENSION Extension;
                            14735 ; 211  |    WORD wAttribute;
                            14736 ; 212  |    WORD wReserved[4];
                            14737 ; 213  |    WORD wCreationTime;
                            14738 ; 214  |    WORD wCreationData;
                            14739 ; 215  |    WORD wFirstCluster;
                            14740 ; 216  |    DIRECTORY_SIZE Size;
                            14741 ; 217  |    WORD wCurrentCluster;
                            14742 ; 218  |    WORD wPointer;
                            14743 ; 219  |    WORD wRecord;
                            14744 ; 220  |    WORD wRd;
                            14745 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            14746 ; 222  |
                            14747 ; 223  |// TODO:  clean this up.  There are two versions.
                            14748 ; 224  |struct FCB
                            14749 ; 225  |{
                            14750 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            14751 ; 227  |    int     m_wReserved;                //3
                            14752 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            14753 ; 229  |    int     m_wAttributes;              //6
                            14754 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            14755 ; 231  |    int     m_wTimeofCreation;          //b
                            14756 ; 232  |    int     m_wDateofCreation;          //c
                            14757 ; 233  |    int     m_wFirstCluster;            //d
                            14758 ; 234  |    int     m_wFileSizeHigh;            //e
                            14759 ; 235  |    int     m_wFileSizeLow;             //f
                            14760 ; 236  |};
                            14761 
                            14777 
                            14778 ; 237  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14779 ; 238  |
                            14780 ; 239  |typedef struct {
                            14781 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            14782 ; 241  |    WORD wFirstClusterParentDirectory;
                            14783 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            14784 ; 243  |    WORD wCurrentRelativeSector;
                            14785 ; 244  |    WORD wNumberOfSectors;
                            14786 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            14787 ; 246  |    WORD wBufferedRecord;
                            14788 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            14789 ; 248  |    WORD * pwPointerToBuffer;
                            14790 ; 249  |    WORD * pwPointerToPath;
                            14791 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            14792 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            14793 ; 252  |
                            14794 ; 253  |typedef struct {
                            14795 ; 254  |    WORD wWord0;
                            14796 ; 255  |    WORD wWord1;
                            14797 ; 256  |    WORD wWord2;
                            14798 ; 257  |    WORD wWord3;
                            14799 ; 258  |} FILE_NAME;
                            14800 ; 259  |
                            14801 ; 260  |typedef struct {
                            14802 ; 261  |    WORD wWord0;
                            14803 ; 262  |    WORD wWord1;
                            14804 ; 263  |} FILE_EXTENSION;
                            14805 ; 264  |
                            14806 ; 265  |typedef struct {
                            14807 ; 266  |    WORD wWord0;
                            14808 ; 267  |    WORD wWord1;
                            14809 ; 268  |} FILE_SIZE;
                            14810 ; 269  |
                            14811 ; 270  |typedef union {
                            14812 ; 271  |    struct {
                            14813 ; 272  |        int Read        :1;
                            14814 ; 273  |        int Write       :1;
                            14815 ; 274  |        int Append      :1;
                            14816 ; 275  |        int Truncate    :1;
                            14817 ; 276  |        int Create      :1;
                            14818 ; 277  |        int Rsrv        :3;
                            14819 ; 278  |        int Mode        :8;
                            14820 ; 279  |        int Device      :8;
                            14821 ; 280  |    } B;
                            14822 ; 281  |    int I;
                            14823 ; 282  |} FILE_FLAGS;
                            14824 ; 283  |
                            14825 ; 284  |typedef struct {
                            14826 ; 285  |    WORD wWord0;
                            14827 ; 286  |    WORD wWord1;
                            14828 ; 287  |} FILE_BYTE_CURRENT;
                            14829 
                            14869 
                            14870 ; 288  |
                            14871 ; 289  |typedef struct {
                            14872 ; 290  |    FILE_NAME Name;
                            14873 ; 291  |    FILE_EXTENSION Extension;
                            14874 ; 292  |    WORD wAttributes;
                            14875 ; 293  |    WORD wReserved[4];
                            14876 ; 294  |    WORD wCreationTime;
                            14877 ; 295  |    WORD wCreationData;
                            14878 ; 296  |    WORD wFirstCluster;
                            14879 ; 297  |    FILE_SIZE Size;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14880 ; 298  |    WORD wCurrentCluster;
                            14881 ; 299  |    WORD wPointer;
                            14882 ; 300  |    WORD wRecord;
                            14883 ; 301  |    WORD wRd;
                            14884 ; 302  |    FILE_FLAGS Flags;
                            14885 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            14886 ; 304  |    WORD wFcbFlagEndOfCx;
                            14887 ; 305  |} FILE_CONTROL_BLOCK;    
                            14888 ; 306  |
                            14889 ; 307  |typedef struct {
                            14890 ; 308  |    WORD wWord0;
                            14891 ; 309  |    WORD wWord1;
                            14892 ; 310  |    WORD wWord2;
                            14893 ; 311  |    WORD wWord3;
                            14894 ; 312  |} VOLUME_LABEL;
                            14895 ; 313  |
                            14896 ; 314  |typedef struct {
                            14897 ; 315  |    WORD wFATPhysicalBlock1;
                            14898 ; 316  |    WORD wFATPhysicalBlock2;
                            14899 ; 317  |    WORD wFATPhysicalBlock3;
                            14900 ; 318  |    WORD wFATPhysicalBlock4;
                            14901 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            14902 
                            14909 
                            14910 ; 320  |
                            14911 ; 321  |typedef struct {
                            14912 ; 322  |    WORD wFATSectorInCache;
                            14913 ; 323  |    WORD wLastClusterFree;
                            14914 ; 324  |    WORD wNumberOfUsedClusters;
                            14915 ; 325  |    WORD wNumberOfFreeClusters;
                            14916 ; 326  |    WORD wNumberOfBadClusters;
                            14917 ; 327  |    WORD wNumberOfReservedClusters;
                            14918 ; 328  |    WORD wControl;
                            14919 ; 329  |    WORD * pwSectorCache;
                            14920 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            14921 ; 331  |} FAT_TABLE;
                            14922 
                            14929 
                            14930 ; 332  |
                            14931 ; 333  |typedef struct {
                            14932 ; 334  |    WORD wStateMediaTable;
                            14933 ; 335  |    WORD wTypeFs;
                            14934 ; 336  |    WORD wBytesPerSector;
                            14935 ; 337  |    WORD wSectorsPerCluster;
                            14936 ; 338  |    WORD wNumberOfReservedSectors;
                            14937 ; 339  |    WORD wMaximumNumberOfFATs;
                            14938 ; 340  |    WORD wMaxRootDirectoryEntries;
                            14939 ; 341  |    WORD wTotalSectors;
                            14940 ; 342  |    WORD wNumberOfFATSectors;
                            14941 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            14942 ; 344  |    WORD wNumberOfHeads;
                            14943 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            14944 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            14945 ; 347  |    WORD wTotalSectors32MSB;
                            14946 ; 348  |    WORD wTotalSectors32LSB;
                            14947 ; 349  |    WORD wDriverNumber;
                            14948 ; 350  |    WORD wExtendedBootSignature;
                            14949 ; 351  |    WORD wVolumeIDMSB;
                            14950 ; 352  |    WORD wVolumeIDLSB;
                            14951 ; 353  |    VOLUME_LABEL VolumeLabel;
                            14952 ; 354  |    WORD * pwWriteBuffer;
                            14953 ; 355  |    WORD wPrimaryFATRelativeSector;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14954 ; 356  |    WORD wSecondaryFATRelativeSector;
                            14955 ; 357  |    WORD wRootDirectoryRelativeSector;
                            14956 ; 358  |    WORD wFirstSectorNumberDataZone;
                            14957 ; 359  |    WORD wMaxNumberOfFATEntries;
                            14958 ; 360  |    WORD wRootDirectorySizeInSectors;
                            14959 ; 361  |    WORD wDataAreaSizeInSectors;
                            14960 ; 362  |} MEDIA_TABLE;
                            14961 
                            15020 
                            15021 ; 363  |
                            15022 ; 364  |typedef struct {
                            15023 ; 365  |    MEDIA_TABLE * pMediaTable;
                            15024 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            15025 ; 367  |    FAT_TABLE * pFATTable;
                            15026 ; 368  |} DEVICE_CONTROL_TABLE;
                            15027 ; 369  |    
                            15028 ; 370  |typedef struct {
                            15029 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            15030 ; 372  |                                        //  to 2-bytes for compatibility with
                            15031 ; 373  |                                        //  older host drivers.
                            15032 ; 374  |    DWORD dwTotalNumberOfSectors;
                            15033 ; 375  |    DWORD dwTotalNumberOfBytes;
                            15034 ; 376  |    WORD wSectorSizeInBytes;
                            15035 ; 377  |} MEDIA_SIZE;
                            15036 ; 378  |
                            15037 ; 379  |typedef struct {
                            15038 ; 380  |    BOOL    bInstalled;
                            15039 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            15040 ; 382  |    DWORD   dwSize;
                            15041 ; 383  |} DATA_DRIVE_PBS_LOC;
                            15042 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            15043 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            15044 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            15045 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            15046 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            15047 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            15048 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            15049 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            15050 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            15051 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            15052 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            15053 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            15054 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            15055 ; 397  |extern  INT FSFreeClusters(INT Device);
                            15056 ; 398  |extern  INT BytesPerCluster(INT Device);
                            15057 ; 399  |
                            15058 ; 400  |
                            15059 ; 401  |
                            15060 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            15061 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            15062 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            15063 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            15064 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            15065 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            15066 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            15067 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15068 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            15069 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            15070 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            15071 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            15072 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            15073 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            15074 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            15075 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            15076 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            15077 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            15078 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            15079 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            15080 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            15081 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            15082 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            15083 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            15084 ; 426  |
                            15085 ; 427  |#endif
                            15086 
                            15088 
                            15089 ; 22   |#include "resource.h"
                            15090 
                            15092 
                            15093 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                            15094 ; 2    |//  Do not edit it directly.
                            15095 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                            15096 ; 4    |
                            15097 ; 5    |
                            15098 ; 6    |
                            15099 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                            15100 ; 8    |//  Do not edit it directly.
                            15101 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                            15102 ; 10   |
                            15103 ; 11   |
                            15104 ; 12   |
                            15105 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15106 ; 14   |//  Do not edit it directly.
                            15107 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                            15108 ; 16   |
                            15109 ; 17   |
                            15110 ; 18   |
                            15111 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15112 ; 20   |//  Do not edit it directly.
                            15113 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                            15114 ; 22   |
                            15115 ; 23   |
                            15116 ; 24   |
                            15117 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15118 ; 26   |//  Do not edit it directly.
                            15119 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                            15120 ; 28   |
                            15121 ; 29   |
                            15122 ; 30   |
                            15123 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15124 ; 32   |//  Do not edit it directly.
                            15125 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                            15126 ; 34   |
                            15127 ; 35   |
                            15128 ; 36   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15129 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15130 ; 38   |//  Do not edit it directly.
                            15131 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                            15132 ; 40   |
                            15133 ; 41   |
                            15134 ; 42   |
                            15135 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15136 ; 44   |//  Do not edit it directly.
                            15137 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                            15138 ; 46   |
                            15139 ; 47   |
                            15140 ; 48   |
                            15141 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15142 ; 50   |//  Do not edit it directly.
                            15143 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                            15144 ; 52   |
                            15145 ; 53   |
                            15146 ; 54   |
                            15147 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15148 ; 56   |//  Do not edit it directly.
                            15149 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                            15150 ; 58   |
                            15151 ; 59   |
                            15152 ; 60   |
                            15153 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15154 ; 62   |//  Do not edit it directly.
                            15155 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                            15156 ; 64   |
                            15157 ; 65   |
                            15158 ; 66   |
                            15159 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15160 ; 68   |//  Do not edit it directly.
                            15161 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                            15162 ; 70   |
                            15163 ; 71   |
                            15164 ; 72   |
                            15165 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15166 ; 74   |//  Do not edit it directly.
                            15167 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                            15168 ; 76   |
                            15169 ; 77   |
                            15170 ; 78   |
                            15171 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15172 ; 80   |//  Do not edit it directly.
                            15173 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                            15174 ; 82   |
                            15175 ; 83   |
                            15176 ; 84   |
                            15177 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15178 ; 86   |//  Do not edit it directly.
                            15179 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                            15180 ; 88   |
                            15181 ; 89   |
                            15182 ; 90   |
                            15183 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15184 ; 92   |//  Do not edit it directly.
                            15185 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                            15186 ; 94   |
                            15187 ; 95   |
                            15188 ; 96   |
                            15189 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                            15190 ; 98   |//  Do not edit it directly.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15191 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                            15192 ; 100  |
                            15193 ; 101  |
                            15194 ; 102  |
                            15195 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                            15196 ; 104  |//  Do not edit it directly.
                            15197 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                            15198 ; 106  |
                            15199 ; 107  |
                            15200 ; 108  |
                            15201 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                            15202 ; 110  |//  Do not edit it directly.
                            15203 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                            15204 ; 112  |
                            15205 ; 113  |
                            15206 ; 114  |
                            15207 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                            15208 ; 116  |//  Do not edit it directly.
                            15209 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                            15210 ; 118  |
                            15211 ; 119  |
                            15212 ; 120  |
                            15213 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                            15214 ; 122  |//  Do not edit it directly.
                            15215 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                            15216 ; 124  |
                            15217 ; 125  |
                            15218 ; 126  |
                            15219 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                            15220 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                            15221 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                            15222 ; 130  |// LCD example resource listing
                            15223 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                            15224 ; 132  |
                            15225 ; 133  |#if (!defined(resources))
                            15226 ; 134  |#define resources 1
                            15227 ; 135  |
                            15228 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                            15229 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                            15230 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            15231 ; 139  |
                            15232 ; 140  |#define VERSION_MAJOR 3
                            15233 ; 141  |#define VERSION_MIDDLE 200
                            15234 ; 142  |#define VERSION_MINOR 910
                            15235 ; 143  |
                            15236 ; 144  |#define LCD_SEG_OFFSET 0x000000
                            15237 ; 145  |#define NUMBER_OF_PRESETS 10
                            15238 ; 146  |
                            15239 ; 147  |
                            15240 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            15241 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                            15242 ; 150  |//  the resource index cache if it was added.
                            15243 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                            15244 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            15245 ; 153  |
                            15246 ; 154  |//$FILENAME searchdirectory.src
                            15247 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                            15248 ; 156  |//$FILENAME shortdirmatch.src
                            15249 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                            15250 ; 158  |//$FILENAME fopen.src
                            15251 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                            15252 ; 160  |//$FILENAME musicmenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15253 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                            15254 ; 162  |//$FILENAME changepath.src
                            15255 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                            15256 ; 164  |//$FILENAME _openandverifyslot.src
                            15257 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                            15258 ; 166  |//$FILENAME _loadslot.src
                            15259 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                            15260 ; 168  |//$FILENAME getname.src
                            15261 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                            15262 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                            15263 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                            15264 ; 172  |//$FILENAME sethandleforsearch.src
                            15265 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                            15266 ; 174  |//$FILENAME wmaWrap.src
                            15267 ; 175  |#define RSRC_WMADEC_CODE 11    
                            15268 ; 176  |//$FILENAME extractfilename.src
                            15269 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                            15270 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                            15271 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                            15272 ; 180  |//$FILENAME SoftTimerMod.src
                            15273 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                            15274 ; 182  |//$FILENAME GetShortfilename.src
                            15275 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                            15276 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                            15277 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                            15278 ; 186  |//$FILENAME playerstatemachine.src
                            15279 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                            15280 ; 188  |//$FILENAME SysMod.src
                            15281 ; 189  |#define RSRC_SYSMOD_CODE 18    
                            15282 ; 190  |//$FILENAME drm_b64_decodew.src
                            15283 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                            15284 ; 192  |//$FILENAME discardtrailigperiods.src
                            15285 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                            15286 ; 194  |//$FILENAME uppercase.src
                            15287 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                            15288 ; 196  |//$FILENAME strlength.src
                            15289 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                            15290 ; 198  |//$FILENAME ConverToShortname.src
                            15291 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                            15292 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                            15293 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                            15294 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                            15295 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                            15296 ; 204  |//$FILENAME drm_sst_closekey.src
                            15297 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                            15298 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                            15299 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                            15300 ; 208  |//$FILENAME freehandle.src
                            15301 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                            15302 ; 210  |//$FILENAME searchfreehandleallocate.src
                            15303 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                            15304 ; 212  |//$FILENAME _parselicenseattributes.src
                            15305 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                            15306 ; 214  |//$FILENAME variablesecstategetorset.src
                            15307 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                            15308 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                            15309 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                            15310 ; 218  |//$FILENAME drm_mgr_initialize.src
                            15311 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                            15312 ; 220  |//$FILENAME display.src
                            15313 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                            15314 ; 222  |//$FILENAME DisplayModule.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15315 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                            15316 ; 224  |//$FILENAME extractpath.src
                            15317 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                            15318 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                            15319 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                            15320 ; 228  |//$FILENAME _getprivatekey.src
                            15321 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                            15322 ; 230  |//$FILENAME drm_hds_opennamespace.src
                            15323 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                            15324 ; 232  |//$FILENAME drm_hds_openslot.src
                            15325 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                            15326 ; 234  |//$FILENAME fclose.src
                            15327 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                            15328 ; 236  |//$FILENAME drm_cphr_init.src
                            15329 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                            15330 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                            15331 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                            15332 ; 240  |//$FILENAME drm_mgr_bind.src
                            15333 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                            15334 ; 242  |//$FILENAME _decryptcontentkey.src
                            15335 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                            15336 ; 244  |//$FILENAME drm_mac_inv32.src
                            15337 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                            15338 ; 246  |//$FILENAME drm_lic_getattribute.src
                            15339 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                            15340 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                            15341 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                            15342 ; 250  |//$FILENAME drm_dcp_getattribute.src
                            15343 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                            15344 ; 252  |//$FILENAME effectsmodules.src
                            15345 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                            15346 ; 254  |//$FILENAME janusx.src
                            15347 ; 255  |#define RSRC_JANUSX_CODE 51    
                            15348 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                            15349 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                            15350 ; 258  |//$FILENAME eval.src
                            15351 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                            15352 ; 260  |//$FILENAME _verifyslothash.src
                            15353 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                            15354 ; 262  |//$FILENAME januscommon.src
                            15355 ; 263  |#define RSRC_JANUS_COMMON 55    
                            15356 ; 264  |//$FILENAME changecase.src
                            15357 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                            15358 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                            15359 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                            15360 ; 268  |//$FILENAME _loadlicenseattributes.src
                            15361 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                            15362 ; 270  |//$FILENAME drm_hds_slotseek.src
                            15363 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                            15364 ; 272  |//$FILENAME drm_hds_slotwrite.src
                            15365 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                            15366 ; 274  |//$FILENAME drm_levl_performoperations.src
                            15367 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                            15368 ; 276  |//$FILENAME drm_lic_verifysignature.src
                            15369 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                            15370 ; 278  |//$FILENAME drm_lst_getlicense.src
                            15371 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                            15372 ; 280  |//$FILENAME drm_utl_numbertostring.src
                            15373 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                            15374 ; 282  |//$FILENAME oem_writefile.src
                            15375 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                            15376 ; 284  |//$FILENAME drm_sst_getdata.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15377 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                            15378 ; 286  |//$FILENAME updatehandlemode.src
                            15379 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                            15380 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                            15381 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                            15382 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                            15383 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                            15384 ; 292  |//$FILENAME doplay_p.src
                            15385 ; 293  |#define RSRC_DOPLAY_P 70    
                            15386 ; 294  |//$FILENAME fatwritep.src
                            15387 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                            15388 ; 296  |//$FILENAME findfirst.src
                            15389 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                            15390 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                            15391 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                            15392 ; 300  |//$FILENAME changetorootdirectory.src
                            15393 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                            15394 ; 302  |//$FILENAME _findkeypair.src
                            15395 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                            15396 ; 304  |//$FILENAME variablemachinegetorset.src
                            15397 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                            15398 ; 306  |//$FILENAME _hdsslotenumnext.src
                            15399 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                            15400 ; 308  |//$FILENAME getlspubkey.src
                            15401 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                            15402 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                            15403 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                            15404 ; 312  |//$FILENAME drm_utl_decodekid.src
                            15405 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                            15406 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                            15407 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                            15408 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                            15409 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                            15410 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                            15411 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                            15412 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                            15413 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                            15414 ; 322  |//$FILENAME aes_enc.src
                            15415 ; 323  |#define RSRC_AES_ENC 85    
                            15416 ; 324  |//$FILENAME getprivkey.src
                            15417 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                            15418 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                            15419 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                            15420 ; 328  |//$FILENAME playlist_codebank.src
                            15421 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                            15422 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                            15423 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                            15424 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                            15425 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                            15426 ; 334  |//$FILENAME _getdevicecert.src
                            15427 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                            15428 ; 336  |//$FILENAME drm_lic_reportactions.src
                            15429 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                            15430 ; 338  |//$FILENAME drmcrt_wcsntol.src
                            15431 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                            15432 ; 340  |//$FILENAME _basicheaderchecks.src
                            15433 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                            15434 ; 342  |//$FILENAME drm_hdr_getattribute.src
                            15435 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                            15436 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                            15437 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                            15438 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15439 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                            15440 ; 348  |//$FILENAME drm_lst_open.src
                            15441 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                            15442 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                            15443 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                            15444 ; 352  |//$FILENAME _verifysymmerticsignature.src
                            15445 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                            15446 ; 354  |//$FILENAME oem_openfile.src
                            15447 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                            15448 ; 356  |//$FILENAME _getdrmfullpathname.src
                            15449 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                            15450 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                            15451 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                            15452 ; 360  |//$FILENAME _applydiffstostore.src
                            15453 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                            15454 ; 362  |//$FILENAME drm_sst_setdata.src
                            15455 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                            15456 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                            15457 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                            15458 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                            15459 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                            15460 ; 368  |//$FILENAME playerlib_extra.src
                            15461 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                            15462 ; 370  |//$FILENAME wmaCommon.src
                            15463 ; 371  |#define RSRC_WMA_COMMON 109    
                            15464 ; 372  |//$FILENAME wmainit.src
                            15465 ; 373  |#define RSRC_WMA_INIT 110    
                            15466 ; 374  |//$FILENAME playlist2traverse_codebank.src
                            15467 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                            15468 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                            15469 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                            15470 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                            15471 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                            15472 ; 380  |//$FILENAME drm_hds_closestore.src
                            15473 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                            15474 ; 382  |//$FILENAME _hdsloadsrn.src
                            15475 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                            15476 ; 384  |//$FILENAME _loadproritizedlist.src
                            15477 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                            15478 ; 386  |//$FILENAME drm_lst_initenum.src
                            15479 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                            15480 ; 388  |//$FILENAME _loadattributesintocache.src
                            15481 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                            15482 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                            15483 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                            15484 ; 392  |
                            15485 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                            15486 ; 394  |//  Menu Modules (codebanks)
                            15487 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                            15488 ; 396  |//$FILENAME mainmenu.src
                            15489 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                            15490 ; 398  |//$FILENAME displaylists.src
                            15491 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                            15492 ; 400  |
                            15493 ; 401  |//$FILENAME voicemenu.src
                            15494 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                            15495 ; 403  |//$FILENAME fmtunermenu.src
                            15496 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                            15497 ; 405  |//$FILENAME recorderstatemachine.src
                            15498 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                            15499 ; 407  |
                            15500 ; 408  |//$FILENAME eqmenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15501 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                            15502 ; 410  |//$FILENAME playmodemenu.src
                            15503 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                            15504 ; 412  |//$FILENAME contrastmenu.src
                            15505 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                            15506 ; 414  |//$FILENAME pwrsettingsmenu.src
                            15507 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                            15508 ; 416  |//$FILENAME timedatemenu.src
                            15509 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                            15510 ; 418  |//$FILENAME settimemenu.src
                            15511 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                            15512 ; 420  |//$FILENAME setdatemenu.src
                            15513 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                            15514 ; 422  |//$FILENAME settingsmenu.src
                            15515 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                            15516 ; 424  |//$FILENAME string_system_menu.src
                            15517 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                            15518 ; 426  |//$FILENAME deletemenu.src
                            15519 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                            15520 ; 428  |//$FILENAME aboutmenu.src
                            15521 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                            15522 ; 430  |
                            15523 ; 431  |//$FILENAME spectrogram.src
                            15524 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                            15525 ; 433  |
                            15526 ; 434  |//$FILENAME motionvideomenu.src
                            15527 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                            15528 ; 436  |//$FILENAME motionvideomenuinitstate.src
                            15529 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                            15530 ; 438  |//$FILENAME jpegdisplaymenu.src
                            15531 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                            15532 ; 440  |//$FILENAME jpegmanualmenu.src
                            15533 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                            15534 ; 442  |//$FILENAME jpegthumbnailmenu.src
                            15535 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                            15536 ; 444  |//$FILENAME jpegslideshowmenu.src
                            15537 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                            15538 ; 446  |//$FILENAME albumartmenu.src
                            15539 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                            15540 ; 448  |//$FILENAME jpegfileutilextra.src
                            15541 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                            15542 ; 450  |
                            15543 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15544 ; 452  |// General Modules
                            15545 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15546 ; 454  |//$FILENAME MixMod.src
                            15547 ; 455  |#define RSRC_MIXMOD_CODE 145    
                            15548 ; 456  |//$FILENAME TunerModule.src
                            15549 ; 457  |#define RSRC_TUNER_MODULE 146    
                            15550 ; 458  |//$FILENAME geqoverlay.src
                            15551 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                            15552 ; 460  |
                            15553 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15554 ; 462  |// Decoders/Encoders
                            15555 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15556 ; 464  |//$FILENAME DecMod.src
                            15557 ; 465  |#define RSRC_DECMOD_CODE 148    
                            15558 ; 466  |//$FILENAME mp3p.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15559 ; 467  |#define RSRC_MP3P_CODE 149    
                            15560 ; 468  |//$FILENAME mp3x.src
                            15561 ; 469  |#define RSRC_MP3X_CODE 150    
                            15562 ; 470  |//$FILENAME mp3y.src
                            15563 ; 471  |#define RSRC_MP3Y_CODE 151    
                            15564 ; 472  |//$FILENAME janusp.src
                            15565 ; 473  |#define RSRC_JANUSP_CODE 152    
                            15566 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                            15567 ; 475  |
                            15568 ; 476  |//$FILENAME decadpcmimamod.src
                            15569 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                            15570 ; 478  |//$FILENAME dec_adpcmp.src
                            15571 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                            15572 ; 480  |//$FILENAME dec_adpcmx.src
                            15573 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                            15574 ; 482  |//$FILENAME dec_adpcmy.src
                            15575 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                            15576 ; 484  |
                            15577 ; 485  |//$FILENAME decadpcmsmvmod.src
                            15578 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                            15579 ; 487  |//$FILENAME dec_smvadpcmp.src
                            15580 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                            15581 ; 489  |//$FILENAME dec_smvadpcmx.src
                            15582 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                            15583 ; 491  |//$FILENAME dec_smvadpcmy.src
                            15584 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                            15585 ; 493  |
                            15586 ; 494  |//$FILENAME encadpcmimamod.src
                            15587 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                            15588 ; 496  |//$FILENAME enc_adpcmp.src
                            15589 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                            15590 ; 498  |//$FILENAME enc_adpcmx.src
                            15591 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                            15592 ; 500  |//$FILENAME enc_adpcmy.src
                            15593 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                            15594 ; 502  |
                            15595 ; 503  |//$FILENAME jpeg_p.src
                            15596 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                            15597 ; 505  |//$FILENAME jpeg_x.src
                            15598 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                            15599 ; 507  |//$FILENAME jpeg_y.src
                            15600 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                            15601 ; 509  |//$FILENAME jpeg2_y.src
                            15602 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                            15603 ; 511  |//$FILENAME bmp2_y.src
                            15604 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                            15605 ; 513  |//$FILENAME bmp_p.src
                            15606 ; 514  |#define RSRC_BMP_DECODER_P 170    
                            15607 ; 515  |
                            15608 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                            15609 ; 517  |//$FILENAME smvjpeg_x.src
                            15610 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                            15611 ; 519  |//$FILENAME smvjpeg_y.src
                            15612 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                            15613 ; 521  |
                            15614 ; 522  |
                            15615 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15616 ; 524  |// System Settings
                            15617 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15618 ; 526  |//$FILENAME settings.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15619 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                            15620 ; 528  |
                            15621 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15622 ; 530  |// Media Device Drivers
                            15623 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15624 ; 532  |//This resource is filled with garbage unless it is the MMC build
                            15625 ; 533  |//$FILENAME null.src
                            15626 ; 534  |#define RSRC_MMCDD_CODE 174    
                            15627 ; 535  |//$FILENAME null.src
                            15628 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                            15629 ; 537  |
                            15630 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                            15631 ; 539  |//  PlayState resources
                            15632 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            15633 ; 541  |//$FILENAME play_icon_with_border.src
                            15634 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                            15635 ; 543  |//$FILENAME pause_icon_with_border.src
                            15636 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                            15637 ; 545  |//$FILENAME stop_icon_with_border.src
                            15638 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                            15639 ; 547  |//$FILENAME record_icon_with_border.src
                            15640 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                            15641 ; 549  |//$FILENAME paused_record_icon_with_border.src
                            15642 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                            15643 ; 551  |//$FILENAME ffwd_icon_with_border.src
                            15644 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                            15645 ; 553  |//$FILENAME rwnd_icon_with_border.src
                            15646 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                            15647 ; 555  |
                            15648 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                            15649 ; 557  |//  PlayMode resources
                            15650 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                            15651 ; 559  |//$FILENAME repeatall_icon.src
                            15652 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                            15653 ; 561  |//$FILENAME repeatsong_icon.src
                            15654 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                            15655 ; 563  |//$FILENAME shuffle_icon.src
                            15656 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                            15657 ; 565  |//$FILENAME random_icon.src
                            15658 ; 566  |#define RSRC_RANDOM_ICON 186    
                            15659 ; 567  |//$FILENAME repeatallclear_icon.src
                            15660 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                            15661 ; 569  |//$FILENAME repeatsongclear_icon.src
                            15662 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                            15663 ; 571  |//$FILENAME shuffleclear_icon.src
                            15664 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                            15665 ; 573  |
                            15666 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                            15667 ; 575  |//  Battery Status
                            15668 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                            15669 ; 577  |//$FILENAME battery_00.src
                            15670 ; 578  |#define RSRC_BATTERY_00 190    
                            15671 ; 579  |//$FILENAME battery_01.src
                            15672 ; 580  |#define RSRC_BATTERY_01 191    
                            15673 ; 581  |//$FILENAME battery_02.src
                            15674 ; 582  |#define RSRC_BATTERY_02 192    
                            15675 ; 583  |//$FILENAME battery_03.src
                            15676 ; 584  |#define RSRC_BATTERY_03 193    
                            15677 ; 585  |//$FILENAME battery_04.src
                            15678 ; 586  |#define RSRC_BATTERY_04 194    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15679 ; 587  |//$FILENAME battery_05.src
                            15680 ; 588  |#define RSRC_BATTERY_05 195    
                            15681 ; 589  |//$FILENAME battery_06.src
                            15682 ; 590  |#define RSRC_BATTERY_06 196    
                            15683 ; 591  |//$FILENAME battery_07.src
                            15684 ; 592  |#define RSRC_BATTERY_07 197    
                            15685 ; 593  |//$FILENAME battery_08.src
                            15686 ; 594  |#define RSRC_BATTERY_08 198    
                            15687 ; 595  |//$FILENAME battery_09.src
                            15688 ; 596  |#define RSRC_BATTERY_09 199    
                            15689 ; 597  |//$FILENAME battery_10.src
                            15690 ; 598  |#define RSRC_BATTERY_10 200    
                            15691 ; 599  |
                            15692 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                            15693 ; 601  |//  System Icons
                            15694 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                            15695 ; 603  |//$FILENAME disk_small.src
                            15696 ; 604  |#define RSRC_DISK_ICON 201    
                            15697 ; 605  |//$FILENAME lock_small.src
                            15698 ; 606  |#define RSRC_LOCK_ICON 202    
                            15699 ; 607  |//$FILENAME icon_music_mode.src
                            15700 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                            15701 ; 609  |//$FILENAME icon_voice_mode.src
                            15702 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                            15703 ; 611  |
                            15704 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15705 ; 613  |// Volume Bitmaps
                            15706 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15707 ; 615  |//$FILENAME icon_vol_00.src
                            15708 ; 616  |#define RSRC_ICON_VOL_00 205    
                            15709 ; 617  |//$FILENAME icon_vol_01.src
                            15710 ; 618  |#define RSRC_ICON_VOL_01 206    
                            15711 ; 619  |//$FILENAME icon_vol_02.src
                            15712 ; 620  |#define RSRC_ICON_VOL_02 207    
                            15713 ; 621  |//$FILENAME icon_vol_03.src
                            15714 ; 622  |#define RSRC_ICON_VOL_03 208    
                            15715 ; 623  |//$FILENAME icon_vol_04.src
                            15716 ; 624  |#define RSRC_ICON_VOL_04 209    
                            15717 ; 625  |//$FILENAME icon_vol_05.src
                            15718 ; 626  |#define RSRC_ICON_VOL_05 210    
                            15719 ; 627  |//$FILENAME icon_vol_06.src
                            15720 ; 628  |#define RSRC_ICON_VOL_06 211    
                            15721 ; 629  |//$FILENAME icon_vol_07.src
                            15722 ; 630  |#define RSRC_ICON_VOL_07 212    
                            15723 ; 631  |//$FILENAME icon_vol_08.src
                            15724 ; 632  |#define RSRC_ICON_VOL_08 213    
                            15725 ; 633  |//$FILENAME icon_vol_09.src
                            15726 ; 634  |#define RSRC_ICON_VOL_09 214    
                            15727 ; 635  |//$FILENAME icon_vol_10.src
                            15728 ; 636  |#define RSRC_ICON_VOL_10 215    
                            15729 ; 637  |//$FILENAME icon_vol_11.src
                            15730 ; 638  |#define RSRC_ICON_VOL_11 216    
                            15731 ; 639  |//$FILENAME icon_vol_12.src
                            15732 ; 640  |#define RSRC_ICON_VOL_12 217    
                            15733 ; 641  |//$FILENAME icon_vol_13.src
                            15734 ; 642  |#define RSRC_ICON_VOL_13 218    
                            15735 ; 643  |//$FILENAME icon_vol_14.src
                            15736 ; 644  |#define RSRC_ICON_VOL_14 219    
                            15737 ; 645  |//$FILENAME icon_vol_15.src
                            15738 ; 646  |#define RSRC_ICON_VOL_15 220    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15739 ; 647  |//$FILENAME icon_vol_16.src
                            15740 ; 648  |#define RSRC_ICON_VOL_16 221    
                            15741 ; 649  |//$FILENAME icon_vol_17.src
                            15742 ; 650  |#define RSRC_ICON_VOL_17 222    
                            15743 ; 651  |//$FILENAME icon_vol_18.src
                            15744 ; 652  |#define RSRC_ICON_VOL_18 223    
                            15745 ; 653  |//$FILENAME icon_vol_19.src
                            15746 ; 654  |#define RSRC_ICON_VOL_19 224    
                            15747 ; 655  |//$FILENAME icon_vol_20.src
                            15748 ; 656  |#define RSRC_ICON_VOL_20 225    
                            15749 ; 657  |//$FILENAME icon_vol_21.src
                            15750 ; 658  |#define RSRC_ICON_VOL_21 226    
                            15751 ; 659  |//$FILENAME icon_vol_22.src
                            15752 ; 660  |#define RSRC_ICON_VOL_22 227    
                            15753 ; 661  |//$FILENAME icon_vol_23.src
                            15754 ; 662  |#define RSRC_ICON_VOL_23 228    
                            15755 ; 663  |//$FILENAME icon_vol_24.src
                            15756 ; 664  |#define RSRC_ICON_VOL_24 229    
                            15757 ; 665  |//$FILENAME icon_vol_25.src
                            15758 ; 666  |#define RSRC_ICON_VOL_25 230    
                            15759 ; 667  |//$FILENAME icon_vol_26.src
                            15760 ; 668  |#define RSRC_ICON_VOL_26 231    
                            15761 ; 669  |//$FILENAME icon_vol_27.src
                            15762 ; 670  |#define RSRC_ICON_VOL_27 232    
                            15763 ; 671  |//$FILENAME icon_vol_28.src
                            15764 ; 672  |#define RSRC_ICON_VOL_28 233    
                            15765 ; 673  |//$FILENAME icon_vol_29.src
                            15766 ; 674  |#define RSRC_ICON_VOL_29 234    
                            15767 ; 675  |//$FILENAME icon_vol_30.src
                            15768 ; 676  |#define RSRC_ICON_VOL_30 235    
                            15769 ; 677  |//$FILENAME icon_vol_31.src
                            15770 ; 678  |#define RSRC_ICON_VOL_31 236    
                            15771 ; 679  |
                            15772 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15773 ; 681  |// Splash Screen Stuff
                            15774 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15775 ; 683  |//$FILENAME st_bw1.src
                            15776 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                            15777 ; 685  |//$FILENAME siglogo1.src
                            15778 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                            15779 ; 687  |//$FILENAME siglogo2.src
                            15780 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                            15781 ; 689  |//$FILENAME siglogo3.src
                            15782 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                            15783 ; 691  |//$FILENAME siglogo4.src
                            15784 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                            15785 ; 693  |//$FILENAME siglogo5.src
                            15786 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                            15787 ; 695  |//$FILENAME siglogo6.src
                            15788 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                            15789 ; 697  |//$FILENAME siglogo7.src
                            15790 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                            15791 ; 699  |//$FILENAME siglogo8.src
                            15792 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                            15793 ; 701  |//$FILENAME siglogo9.src
                            15794 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                            15795 ; 703  |//$FILENAME siglogo10.src
                            15796 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                            15797 ; 705  |//$FILENAME siglogo11.src
                            15798 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15799 ; 707  |//$FILENAME siglogo12.src
                            15800 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                            15801 ; 709  |//$FILENAME siglogo13.src
                            15802 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                            15803 ; 711  |//$FILENAME siglogo.src
                            15804 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                            15805 ; 713  |
                            15806 ; 714  |//$FILENAME locked.src
                            15807 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                            15808 ; 716  |
                            15809 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                            15810 ; 718  |//  Shutdown
                            15811 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                            15812 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                            15813 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                            15814 ; 722  |//$FILENAME status_16_6_steps_0.src
                            15815 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                            15816 ; 724  |//$FILENAME status_16_6_steps_1.src
                            15817 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                            15818 ; 726  |//$FILENAME status_16_6_steps_2.src
                            15819 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                            15820 ; 728  |//$FILENAME status_16_6_steps_3.src
                            15821 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                            15822 ; 730  |//$FILENAME status_16_6_steps_4.src
                            15823 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                            15824 ; 732  |//$FILENAME status_16_6_steps_5.src
                            15825 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                            15826 ; 734  |//$FILENAME status_16_6_steps_6.src
                            15827 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                            15828 ; 736  |
                            15829 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15830 ; 738  |// EQ
                            15831 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15832 ; 740  |//$FILENAME eq_clear_icon.src
                            15833 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                            15834 ; 742  |//$FILENAME rock_icon.src
                            15835 ; 743  |#define RSRC_ROCK_ICON 262    
                            15836 ; 744  |//$FILENAME jazz_icon.src
                            15837 ; 745  |#define RSRC_JAZZ_ICON 263    
                            15838 ; 746  |//$FILENAME classic_icon.src
                            15839 ; 747  |#define RSRC_CLASSIC_ICON 264    
                            15840 ; 748  |//$FILENAME pop_icon.src
                            15841 ; 749  |#define RSRC_POP_ICON 265    
                            15842 ; 750  |//$FILENAME custom_icon.src
                            15843 ; 751  |#define RSRC_CUSTOM_ICON 266    
                            15844 ; 752  |
                            15845 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15846 ; 754  |// AB
                            15847 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15848 ; 756  |//$FILENAME ab_mark_a.src
                            15849 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                            15850 ; 758  |//$FILENAME ab_mark_b.src
                            15851 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                            15852 ; 760  |
                            15853 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15854 ; 762  |// Menu Display Resources
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15855 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15856 ; 764  |//$FILENAME string_music_menu.src
                            15857 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                            15858 ; 766  |//$FILENAME string_mvideo_menu.src
                            15859 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                            15860 ; 768  |//$FILENAME string_jpeg_display_menu.src
                            15861 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                            15862 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                            15863 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                            15864 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                            15865 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                            15866 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                            15867 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                            15868 ; 776  |//$FILENAME string_voice_menu.src
                            15869 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                            15870 ; 778  |//$FILENAME string_audible_menu.src
                            15871 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                            15872 ; 780  |//$FILENAME string_fmtuner_menu.src
                            15873 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                            15874 ; 782  |//$FILENAME string_settings_menu.src
                            15875 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                            15876 ; 784  |//$FILENAME string_eq_menu.src
                            15877 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                            15878 ; 786  |//$FILENAME string_playmode_menu.src
                            15879 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                            15880 ; 788  |//$FILENAME string_contrast_menu.src
                            15881 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                            15882 ; 790  |//$FILENAME string_pwrsavings_menu.src
                            15883 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                            15884 ; 792  |//$FILENAME string_time_date_menu.src
                            15885 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                            15886 ; 794  |//$FILENAME string_set_time_menu.src
                            15887 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                            15888 ; 796  |//$FILENAME string_set_date_menu.src
                            15889 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                            15890 ; 798  |//$FILENAME string_exit_menu.src
                            15891 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                            15892 ; 800  |//$FILENAME string_rock_menu.src
                            15893 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                            15894 ; 802  |//$FILENAME string_pop_menu.src
                            15895 ; 803  |#define RSRC_STRING_POP_MENU 288    
                            15896 ; 804  |//$FILENAME string_classic_menu.src
                            15897 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                            15898 ; 806  |//$FILENAME string_normal_menu.src
                            15899 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                            15900 ; 808  |//$FILENAME string_jazz_menu.src
                            15901 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                            15902 ; 810  |//$FILENAME string_repeat1_menu.src
                            15903 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                            15904 ; 812  |//$FILENAME string_repeatall_menu.src
                            15905 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                            15906 ; 814  |//$FILENAME string_shuffle_menu.src
                            15907 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                            15908 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                            15909 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                            15910 ; 818  |//$FILENAME string_disable_menu.src
                            15911 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                            15912 ; 820  |//$FILENAME string_1min_menu.src
                            15913 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                            15914 ; 822  |//$FILENAME string_2min_menu.src
                            15915 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15916 ; 824  |//$FILENAME string_5min_menu.src
                            15917 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                            15918 ; 826  |//$FILENAME string_10min_menu.src
                            15919 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                            15920 ; 828  |//$FILENAME string_system_menu.src
                            15921 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                            15922 ; 830  |//$FILENAME string_about_menu.src
                            15923 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                            15924 ; 832  |//$FILENAME string_delete_menu.src
                            15925 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                            15926 ; 834  |//$FILENAME string_record_menu.src
                            15927 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                            15928 ; 836  |//$FILENAME string_spectrogram_menu.src
                            15929 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                            15930 ; 838  |
                            15931 ; 839  |//$FILENAME string_end_of_slide_show.src
                            15932 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                            15933 ; 841  |
                            15934 ; 842  |//$FILENAME string_mb.src
                            15935 ; 843  |#define RSRC_STRING_MB 307    
                            15936 ; 844  |
                            15937 ; 845  |//$FILENAME internal_media.src
                            15938 ; 846  |#define RSRC_INT_MEDIA 308    
                            15939 ; 847  |//$FILENAME external_media.src
                            15940 ; 848  |#define RSRC_EXT_MEDIA 309    
                            15941 ; 849  |
                            15942 ; 850  |//$FILENAME about_title.src
                            15943 ; 851  |#define RSRC_ABOUT_TITLE 310    
                            15944 ; 852  |//$FILENAME player_name.src
                            15945 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                            15946 ; 854  |
                            15947 ; 855  |//$FILENAME settings_title.src
                            15948 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                            15949 ; 857  |//$FILENAME jpeg_display_title.src
                            15950 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                            15951 ; 859  |//$FILENAME erase_title.src
                            15952 ; 860  |#define RSRC_ERASE_TITLE 314    
                            15953 ; 861  |
                            15954 ; 862  |//$FILENAME del_warning_no.src
                            15955 ; 863  |#define RSRC_DELETE_NO 315    
                            15956 ; 864  |//$FILENAME del_warning_yes.src
                            15957 ; 865  |#define RSRC_DELETE_YES 316    
                            15958 ; 866  |//$FILENAME del_warning_line1.src
                            15959 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                            15960 ; 868  |//$FILENAME del_warning_line2.src
                            15961 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                            15962 ; 870  |//$FILENAME lowbattery.src
                            15963 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                            15964 ; 872  |//$FILENAME vbr.src
                            15965 ; 873  |#define RSRC_VBR_BITMAP 320    
                            15966 ; 874  |
                            15967 ; 875  |//$FILENAME string_song.src
                            15968 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                            15969 ; 877  |//$FILENAME string_voice.src
                            15970 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                            15971 ; 879  |
                            15972 ; 880  |//$FILENAME time_date_title.src
                            15973 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                            15974 ; 882  |//$FILENAME set_time_title.src
                            15975 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                            15976 ; 884  |//$FILENAME set_date_title.src
                            15977 ; 885  |#define RSRC_SET_DATE_TITLE 325    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15978 ; 886  |//$FILENAME string_searching.src
                            15979 ; 887  |#define RSRC_STRING_SEARCHING 326    
                            15980 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                            15981 ; 889  |//  Save Changes
                            15982 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                            15983 ; 891  |//$FILENAME save_changes_yes.src
                            15984 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                            15985 ; 893  |//$FILENAME save_changes_no.src
                            15986 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                            15987 ; 895  |//$FILENAME save_changes_cancel.src
                            15988 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                            15989 ; 897  |//$FILENAME save_changes_clear.src
                            15990 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                            15991 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                            15992 ; 900  |//  Contrast
                            15993 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                            15994 ; 902  |//$FILENAME contrast_title.src
                            15995 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                            15996 ; 904  |//$FILENAME contrast_frame.src
                            15997 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                            15998 ; 906  |//$FILENAME contrast_level0.src
                            15999 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                            16000 ; 908  |//$FILENAME contrast_level1.src
                            16001 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                            16002 ; 910  |//$FILENAME contrast_level2.src
                            16003 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                            16004 ; 912  |//$FILENAME contrast_level3.src
                            16005 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                            16006 ; 914  |//$FILENAME contrast_level4.src
                            16007 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                            16008 ; 916  |//$FILENAME contrast_level5.src
                            16009 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                            16010 ; 918  |//$FILENAME contrast_level6.src
                            16011 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                            16012 ; 920  |//$FILENAME contrast_level7.src
                            16013 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                            16014 ; 922  |//$FILENAME contrast_level8.src
                            16015 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                            16016 ; 924  |//$FILENAME contrast_level9.src
                            16017 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                            16018 ; 926  |//$FILENAME contrast_level10.src
                            16019 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                            16020 ; 928  |
                            16021 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16022 ; 930  |// Funclets
                            16023 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16024 ; 932  |//$FILENAME Funclet_SetRTC.src
                            16025 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                            16026 ; 934  |//$FILENAME Funclet_InitRTC.src
                            16027 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                            16028 ; 936  |//$FILENAME Funclet_ReadRTC.src
                            16029 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                            16030 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                            16031 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                            16032 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                            16033 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                            16034 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                            16035 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                            16036 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                            16037 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16038 ; 946  |//$FILENAME Funclet_AnalogInit.src
                            16039 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                            16040 ; 948  |//$FILENAME Funclet_UsbConnected.src
                            16041 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                            16042 ; 950  |//$FILENAME Funclet_ButtonInit.src
                            16043 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                            16044 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                            16045 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                            16046 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                            16047 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                            16048 ; 956  |//$FILENAME Funclet_StartProject.src
                            16049 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                            16050 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                            16051 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                            16052 ; 960  |//$FILENAME null.src
                            16053 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                            16054 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                            16055 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                            16056 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                            16057 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                            16058 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                            16059 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                            16060 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                            16061 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                            16062 ; 970  |//$FILENAME null.src
                            16063 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                            16064 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                            16065 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                            16066 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                            16067 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                            16068 ; 976  |//$FILENAME null.src
                            16069 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                            16070 ; 978  |//$FILENAME null.src
                            16071 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                            16072 ; 980  |//$FILENAME null.src
                            16073 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                            16074 ; 982  |//$FILENAME null.src
                            16075 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                            16076 ; 984  |//$FILENAME null.src
                            16077 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                            16078 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                            16079 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                            16080 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                            16081 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                            16082 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                            16083 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                            16084 ; 992  |//$FILENAME null.src
                            16085 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                            16086 ; 994  |//$FILENAME null.src
                            16087 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                            16088 ; 996  |//$FILENAME Funclet_SaveSettings.src
                            16089 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                            16090 ; 998  |//$FILENAME Funclet_LoadSettings.src
                            16091 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                            16092 ; 1000 |///////////////////////////////////////////////////////////////
                            16093 ; 1001 |// Sanyo FM Tuner Fuclet
                            16094 ; 1002 |///////////////////////////////////////////////////////////////
                            16095 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                            16096 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16097 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                            16098 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                            16099 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                            16100 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                            16101 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                            16102 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                            16103 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                            16104 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                            16105 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                            16106 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                            16107 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                            16108 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                            16109 ; 1017 |
                            16110 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16111 ; 1019 |// WMA Resources
                            16112 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16113 ; 1021 |//$FILENAME wmaCore.src
                            16114 ; 1022 |#define RSRC_WMA_CORE 378    
                            16115 ; 1023 |//$FILENAME wmaMidLow.src
                            16116 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                            16117 ; 1025 |//$FILENAME wmaHigh.src
                            16118 ; 1026 |#define RSRC_WMA_HIGH 380    
                            16119 ; 1027 |//$FILENAME wmaHighMid.src
                            16120 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                            16121 ; 1029 |//$FILENAME wmaMid.src
                            16122 ; 1030 |#define RSRC_WMA_MID 382    
                            16123 ; 1031 |//$FILENAME wmaLow.src
                            16124 ; 1032 |#define RSRC_WMA_LOW 383    
                            16125 ; 1033 |//$FILENAME wmaX1mem.src
                            16126 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                            16127 ; 1035 |//$FILENAME wmaYmem.src
                            16128 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                            16129 ; 1037 |//$FILENAME wmaLXmem.src
                            16130 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                            16131 ; 1039 |//$FILENAME wmaLYmem.src
                            16132 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                            16133 ; 1041 |//$FILENAME wmaHuff44Qb.src
                            16134 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                            16135 ; 1043 |//$FILENAME wmaHuff44Ob.src
                            16136 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                            16137 ; 1045 |//$FILENAME wmaHuff16Ob.src
                            16138 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                            16139 ; 1047 |//$FILENAME drmpdcommon.src
                            16140 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                            16141 ; 1049 |//$FILENAME januswmasupport.src
                            16142 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                            16143 ; 1051 |//$FILENAME wmalicenseinit.src
                            16144 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                            16145 ; 1053 |//$FILENAME wma_tables.src
                            16146 ; 1054 |#define RSRC_WMA_TABLES 394    
                            16147 ; 1055 |//$FILENAME janus_tables.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16148 ; 1056 |#define RSRC_JANUS_TABLES 395    
                            16149 ; 1057 |//$FILENAME wma_constants.src
                            16150 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                            16151 ; 1059 |//$FILENAME janus_constants.src
                            16152 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                            16153 ; 1061 |//$FILENAME janus_xmem.src
                            16154 ; 1062 |#define RSRC_JANUS_X 398    
                            16155 ; 1063 |//$FILENAME janusy_data.src
                            16156 ; 1064 |#define RSRC_JANUSY_DATA 399    
                            16157 ; 1065 |
                            16158 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16159 ; 1067 |// Fonts -- these are last because they are very large
                            16160 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16161 ; 1069 |//$FILENAME font_table.src
                            16162 ; 1070 |#define RSRC_FONT_TABLE 400    
                            16163 ; 1071 |//$FILENAME font_PGM.src
                            16164 ; 1072 |#define RSRC_PGM_8 401    
                            16165 ; 1073 |//$FILENAME font_SGMs.src
                            16166 ; 1074 |#define RSRC_SGMS_8 402    
                            16167 ; 1075 |//$FILENAME font_script_00.src
                            16168 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                            16169 ; 1077 |//$FILENAME font_scripts.src
                            16170 ; 1078 |#define RSRC_SCRIPTS_8 404    
                            16171 ; 1079 |//$FILENAME font_PDM.src
                            16172 ; 1080 |#define RSRC_PDM 405    
                            16173 ; 1081 |//$FILENAME font_SDMs.src
                            16174 ; 1082 |#define RSRC_SDMS 406    
                            16175 ; 1083 |//$FILENAME bitmap_warning.src
                            16176 ; 1084 |#define RSRC_WARNING 407    
                            16177 ; 1085 |//$FILENAME bitmap_device_full.src
                            16178 ; 1086 |#define RSRC_DEVICE_FULL 408    
                            16179 ; 1087 |
                            16180 ; 1088 |
                            16181 ; 1089 |//$FILENAME lcd_controller_init.src
                            16182 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                            16183 ; 1091 |
                            16184 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                            16185 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                            16186 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                            16187 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                            16188 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                            16189 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                            16190 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                            16191 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                            16192 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                            16193 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                            16194 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                            16195 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                            16196 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                            16197 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                            16198 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                            16199 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                            16200 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                            16201 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                            16202 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                            16203 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                            16204 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                            16205 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                            16206 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                            16207 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16208 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                            16209 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                            16210 ; 1118 |
                            16211 ; 1119 |
                            16212 ; 1120 |//$FILENAME sysrecord.src
                            16213 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                            16214 ; 1122 |
                            16215 ; 1123 |//$FILENAME string_record_settings.src
                            16216 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                            16217 ; 1125 |//$FILENAME string_sample_rate.src
                            16218 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                            16219 ; 1127 |//$FILENAME string_encoder.src
                            16220 ; 1128 |#define RSRC_STRING_ENCODER 426    
                            16221 ; 1129 |//$FILENAME string_adpcm.src
                            16222 ; 1130 |#define RSRC_STRING_ADPCM 427    
                            16223 ; 1131 |//$FILENAME string_msadpcm.src
                            16224 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                            16225 ; 1133 |//$FILENAME string_imadpcm.src
                            16226 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                            16227 ; 1135 |//$FILENAME string_pcm.src
                            16228 ; 1136 |#define RSRC_STRING_PCM 430    
                            16229 ; 1137 |//$FILENAME string_internal.src
                            16230 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                            16231 ; 1139 |//$FILENAME string_external.src
                            16232 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                            16233 ; 1141 |//$FILENAME string_device.src
                            16234 ; 1142 |#define RSRC_STRING_DEVICE 433    
                            16235 ; 1143 |//$FILENAME string_source.src
                            16236 ; 1144 |#define RSRC_STRING_SOURCE 434    
                            16237 ; 1145 |//$FILENAME string_microphone.src
                            16238 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                            16239 ; 1147 |//$FILENAME string_linein.src
                            16240 ; 1148 |#define RSRC_STRING_LINEIN 436    
                            16241 ; 1149 |//$FILENAME string_bits.src
                            16242 ; 1150 |#define RSRC_STRING_BITS 437    
                            16243 ; 1151 |//$FILENAME string_4.src
                            16244 ; 1152 |#define RSRC_STRING_4 438    
                            16245 ; 1153 |//$FILENAME string_8.src
                            16246 ; 1154 |#define RSRC_STRING_8 439    
                            16247 ; 1155 |//$FILENAME string_16.src
                            16248 ; 1156 |#define RSRC_STRING_16 440    
                            16249 ; 1157 |//$FILENAME string_24.src
                            16250 ; 1158 |#define RSRC_STRING_24 441    
                            16251 ; 1159 |//$FILENAME string_fm.src
                            16252 ; 1160 |#define RSRC_STRING_FM 442    
                            16253 ; 1161 |//$FILENAME string_mono.src
                            16254 ; 1162 |#define RSRC_STRING_MONO 443    
                            16255 ; 1163 |//$FILENAME string_stereo.src
                            16256 ; 1164 |#define RSRC_STRING_STEREO 444    
                            16257 ; 1165 |//$FILENAME string_8000hz.src
                            16258 ; 1166 |#define RSRC_STRING_8000HZ 445    
                            16259 ; 1167 |//$FILENAME string_11025hz.src
                            16260 ; 1168 |#define RSRC_STRING_11025HZ 446    
                            16261 ; 1169 |//$FILENAME string_16000hz.src
                            16262 ; 1170 |#define RSRC_STRING_16000HZ 447    
                            16263 ; 1171 |//$FILENAME string_22050hz.src
                            16264 ; 1172 |#define RSRC_STRING_22050HZ 448    
                            16265 ; 1173 |//$FILENAME string_32000hz.src
                            16266 ; 1174 |#define RSRC_STRING_32000HZ 449    
                            16267 ; 1175 |//$FILENAME string_44100hz.src
                            16268 ; 1176 |#define RSRC_STRING_44100HZ 450    
                            16269 ; 1177 |//$FILENAME string_48000hz.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16270 ; 1178 |#define RSRC_STRING_48000HZ 451    
                            16271 ; 1179 |//$FILENAME string_channels.src
                            16272 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                            16273 ; 1181 |//$FILENAME string_spaces.src
                            16274 ; 1182 |#define RSRC_STRING_SPACES 453    
                            16275 ; 1183 |//$FILENAME slider_bar.src
                            16276 ; 1184 |#define RSRC_SLIDER_BAR 454    
                            16277 ; 1185 |//$FILENAME slider_bar_inv.src
                            16278 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                            16279 ; 1187 |//$FILENAME slider_track.src
                            16280 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                            16281 ; 1189 |//$FILENAME string_no_files.src
                            16282 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                            16283 ; 1191 |
                            16284 ; 1192 |/////////////////////////////////////////////////////////////////////
                            16285 ; 1193 |//  Time and Date Resource Strings
                            16286 ; 1194 |/////////////////////////////////////////////////////////////////////
                            16287 ; 1195 |//$FILENAME string_sunday.src
                            16288 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                            16289 ; 1197 |//$FILENAME string_monday.src
                            16290 ; 1198 |#define RSRC_STRING_MONDAY 459    
                            16291 ; 1199 |//$FILENAME string_tuesday.src
                            16292 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                            16293 ; 1201 |//$FILENAME string_wednesday.src
                            16294 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                            16295 ; 1203 |//$FILENAME string_thursday.src
                            16296 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                            16297 ; 1205 |//$FILENAME string_friday.src
                            16298 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                            16299 ; 1207 |//$FILENAME string_saturday.src
                            16300 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                            16301 ; 1209 |//$FILENAME string_am.src
                            16302 ; 1210 |#define RSRC_STRING_AM 465    
                            16303 ; 1211 |//$FILENAME string_pm.src
                            16304 ; 1212 |#define RSRC_STRING_PM 466    
                            16305 ; 1213 |//$FILENAME string_amclear.src
                            16306 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                            16307 ; 1215 |//$FILENAME string_slash.src
                            16308 ; 1216 |#define RSRC_STRING_SLASH 468    
                            16309 ; 1217 |//$FILENAME string_colon.src
                            16310 ; 1218 |#define RSRC_STRING_COLON 469    
                            16311 ; 1219 |//$FILENAME string_12hour.src
                            16312 ; 1220 |#define RSRC_STRING_12HOUR 470    
                            16313 ; 1221 |//$FILENAME string_24hour.src
                            16314 ; 1222 |#define RSRC_STRING_24HOUR 471    
                            16315 ; 1223 |//$FILENAME string_format.src
                            16316 ; 1224 |#define RSRC_STRING_FORMAT 472    
                            16317 ; 1225 |//$FILENAME string_mmddyyyy.src
                            16318 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                            16319 ; 1227 |//$FILENAME string_ddmmyyyy.src
                            16320 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                            16321 ; 1229 |//$FILENAME string_yyyymmdd.src
                            16322 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                            16323 ; 1231 |//$FILENAME string_ok.src
                            16324 ; 1232 |#define RSRC_STRING_OK 476    
                            16325 ; 1233 |//$FILENAME string_cancel.src
                            16326 ; 1234 |#define RSRC_STRING_CANCEL 477    
                            16327 ; 1235 |//$FILENAME negative_sign.src
                            16328 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                            16329 ; 1237 |//$FILENAME string_dec_pt5.src
                            16330 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                            16331 ; 1239 |//$FILENAME string_dec_pt0.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16332 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                            16333 ; 1241 |//$FILENAME string_db.src
                            16334 ; 1242 |#define RSRC_DB_STRING 481    
                            16335 ; 1243 |//$FILENAME string_hz2.src
                            16336 ; 1244 |#define RSRC_HZ2_STRING 482    
                            16337 ; 1245 |
                            16338 ; 1246 |
                            16339 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                            16340 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                            16341 ; 1249 |//$FILENAME metadata_codebank.src
                            16342 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                            16343 ; 1251 |//$FILENAME mp3metadata_codebank.src
                            16344 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                            16345 ; 1253 |//$FILENAME wmametadata_codebank.src
                            16346 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                            16347 ; 1255 |//$FILENAME wavmetadata_codebank.src
                            16348 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                            16349 ; 1257 |//$FILENAME smvmetadata_codebank.src
                            16350 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                            16351 ; 1259 |//$FILENAME playlist2init_codebank.src
                            16352 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                            16353 ; 1261 |
                            16354 ; 1262 |//$FILENAME delete_successful.src
                            16355 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                            16356 ; 1264 |//$FILENAME delete_error.src
                            16357 ; 1265 |#define RSRC_DELETE_ERROR 491    
                            16358 ; 1266 |//$FILENAME lic_expired.src
                            16359 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                            16360 ; 1268 |//$FILENAME id3v2_codebank.src
                            16361 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                            16362 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                            16363 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                            16364 ; 1272 |//$FILENAME lyrics3_codebank.src
                            16365 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                            16366 ; 1274 |//$FILENAME lrc_codebank.src
                            16367 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                            16368 ; 1276 |//$FILENAME lyrics_api_codebank.src
                            16369 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                            16370 ; 1278 |//$FILENAME wmalyrics_codebank.src
                            16371 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                            16372 ; 1280 |//$FILENAME apicframe_codebank.src
                            16373 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                            16374 ; 1282 |
                            16375 ; 1283 |//$FILENAME exmediaerror1.src
                            16376 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                            16377 ; 1285 |//$FILENAME exmediaerror2.src
                            16378 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                            16379 ; 1287 |//$FILENAME inmediaerror1.src
                            16380 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                            16381 ; 1289 |
                            16382 ; 1290 |//$FILENAME backlight_title.src
                            16383 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                            16384 ; 1292 |//$FILENAME backlight_state_on.src
                            16385 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                            16386 ; 1294 |//$FILENAME backlight_state_off.src
                            16387 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                            16388 ; 1296 |//$FILENAME backlightmenu.src
                            16389 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                            16390 ; 1298 |//$FILENAME string_backlight_menu.src
                            16391 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                            16392 ; 1300 |
                            16393 ; 1301 |//$FILENAME enc_mp3mod.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16394 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                            16395 ; 1303 |//$FILENAME enc_mp3p.src
                            16396 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                            16397 ; 1305 |//$FILENAME enc_mp3x.src
                            16398 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                            16399 ; 1307 |//$FILENAME enc_mp3y.src
                            16400 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                            16401 ; 1309 |//$FILENAME mp3_implementation.src
                            16402 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                            16403 ; 1311 |//$FILENAME string_mp3.src
                            16404 ; 1312 |#define RSRC_STRING_MP3 513    
                            16405 ; 1313 |//$FILENAME string_all.src
                            16406 ; 1314 |#define RSRC_STRING_ALL 514    
                            16407 ; 1315 |
                            16408 ; 1316 |//$FILENAME mediastartup.src
                            16409 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                            16410 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                            16411 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                            16412 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                            16413 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                            16414 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                            16415 ; 1323 |
                            16416 ; 1324 |//$FILENAME nanddatadriveinit.src
                            16417 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                            16418 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                            16419 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                            16420 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                            16421 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                            16422 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                            16423 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                            16424 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                            16425 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                            16426 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                            16427 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                            16428 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                            16429 ; 1337 |
                            16430 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                            16431 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                            16432 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                            16433 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                            16434 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                            16435 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                            16436 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                            16437 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                            16438 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                            16439 ; 1347 |
                            16440 ; 1348 |//$FILENAME vbr_codebank.src
                            16441 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                            16442 ; 1350 |
                            16443 ; 1351 |//$FILENAME string_recordtest_menu.src
                            16444 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                            16445 ; 1353 |//$FILENAME string_recordtest_duration.src
                            16446 ; 1354 |#define RSRC_STRING_DURATION 520    
                            16447 ; 1355 |//$FILENAME string_recordtest_time5.src
                            16448 ; 1356 |#define RSRC_STRING_TIME5 521    
                            16449 ; 1357 |//$FILENAME string_recordtest_time10.src
                            16450 ; 1358 |#define RSRC_STRING_TIME10 522    
                            16451 ; 1359 |//$FILENAME string_recordtest_time30.src
                            16452 ; 1360 |#define RSRC_STRING_TIME30 523    
                            16453 ; 1361 |//$FILENAME string_recordtest_time60.src
                            16454 ; 1362 |#define RSRC_STRING_TIME60 524    
                            16455 ; 1363 |//$FILENAME string_recordtest_time300.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16456 ; 1364 |#define RSRC_STRING_TIME300 525    
                            16457 ; 1365 |//$FILENAME string_recordtest_time600.src
                            16458 ; 1366 |#define RSRC_STRING_TIME600 526    
                            16459 ; 1367 |
                            16460 ; 1368 |//$FILENAME test_title.src
                            16461 ; 1369 |#define RSRC_TEST_TITLE 527    
                            16462 ; 1370 |//$FILENAME testmenu.src
                            16463 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                            16464 ; 1372 |
                            16465 ; 1373 |
                            16466 ; 1374 |//$FILENAME mmcmediastartup.src
                            16467 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                            16468 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                            16469 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                            16470 ; 1378 |//$FILENAME mmcinfo.src
                            16471 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                            16472 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                            16473 ; 1381 |//$FILENAME mmcerase.src
                            16474 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                            16475 ; 1383 |
                            16476 ; 1384 |
                            16477 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                            16478 ; 1386 |
                            16479 ; 1387 |//$FILENAME mmcenumerate.src
                            16480 ; 1388 |#define RSRC_MMCENUMERATE 532    
                            16481 ; 1389 |//$FILENAME mmcresetdevice.src
                            16482 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                            16483 ; 1391 |//$FILENAME mmcprocesscsd.src
                            16484 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                            16485 ; 1393 |//$FILENAME mmcprocesscid.src
                            16486 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                            16487 ; 1395 |//$FILENAME mmcprocesscid2.src
                            16488 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                            16489 ; 1397 |//$FILENAME mmcdetectpresence.src
                            16490 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                            16491 ; 1399 |//$FILENAME mmcserialnumberinit.src
                            16492 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                            16493 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                            16494 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                            16495 ; 1403 |
                            16496 ; 1404 |//$FILENAME mmcread.src
                            16497 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                            16498 ; 1406 |//$FILENAME mmcmediainit.src
                            16499 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                            16500 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                            16501 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                            16502 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                            16503 ; 1411 |//$FILENAME mmcdatadriveerase.src
                            16504 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                            16505 ; 1413 |
                            16506 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                            16507 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                            16508 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                            16509 ; 1417 |
                            16510 ; 1418 |
                            16511 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                            16512 ; 1420 |//  File system
                            16513 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                            16514 ; 1422 |//$FILENAME arrangefilename.src
                            16515 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                            16516 ; 1424 |//$FILENAME clearcluster.src
                            16517 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16518 ; 1426 |//$FILENAME createdirectory.src
                            16519 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                            16520 ; 1428 |//$FILENAME deletecontent.src
                            16521 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                            16522 ; 1430 |//$FILENAME deleterecord.src
                            16523 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                            16524 ; 1432 |//$FILENAME fastopen.src
                            16525 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                            16526 ; 1434 |//$FILENAME fcreate.src
                            16527 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                            16528 ; 1436 |//$FILENAME filegetattrib.src
                            16529 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                            16530 ; 1438 |//$FILENAME filegetdate.src
                            16531 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                            16532 ; 1440 |//$FILENAME filesetattrib.src
                            16533 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                            16534 ; 1442 |//$FILENAME filesetdate.src
                            16535 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                            16536 ; 1444 |//$FILENAME fsinit.src
                            16537 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                            16538 ; 1446 |//$FILENAME fsshutdown.src
                            16539 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                            16540 ; 1448 |//$FILENAME readdevicerecord.src
                            16541 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                            16542 ; 1450 |//$FILENAME checkspaceinrootdir.src
                            16543 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                            16544 ; 1452 |//$FILENAME setcwdhandle.src
                            16545 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                            16546 ; 1454 |//$FILENAME fsdriveinit.src
                            16547 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                            16548 ; 1456 |//$FILENAME fsclearBuf.src
                            16549 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                            16550 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                            16551 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                            16552 ; 1460 |//$FILENAME fgetfasthandle.src
                            16553 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                            16554 ; 1462 |//$FILENAME ishandlewriteallocated.src
                            16555 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                            16556 ; 1464 |//$FILENAME isfileopen.src
                            16557 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                            16558 ; 1466 |//$FILENAME iscurrworkdir.src
                            16559 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                            16560 ; 1468 |//$FILENAME chdir.src
                            16561 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                            16562 ; 1470 |//$FILENAME chdirFromOffset.src
                            16563 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                            16564 ; 1472 |//$FILENAME deletetree.src
                            16565 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                            16566 ; 1474 |//$FILENAME deleteallrecords.src
                            16567 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                            16568 ; 1476 |//$FILENAME cleardata.src
                            16569 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                            16570 ; 1478 |//$FILENAME changetolowleveldir.src
                            16571 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                            16572 ; 1480 |//$FILENAME getrecordnumber.src
                            16573 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                            16574 ; 1482 |//$FILENAME fileremove.src
                            16575 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                            16576 ; 1484 |//$FILENAME charactersearch.src
                            16577 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                            16578 ; 1486 |//$FILENAME stringcompare.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16579 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                            16580 ; 1488 |//$FILENAME fopenw.src
                            16581 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                            16582 ; 1490 |//$FILENAME fremove.src
                            16583 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                            16584 ; 1492 |//$FILENAME fremovew.src
                            16585 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                            16586 ; 1494 |//$FILENAME mkdir.src
                            16587 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                            16588 ; 1496 |//$FILENAME mkdirw.src
                            16589 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                            16590 ; 1498 |//$FILENAME rmdir.src
                            16591 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                            16592 ; 1500 |//$FILENAME rmdirw.src
                            16593 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                            16594 ; 1502 |//$FILENAME fgetc.src
                            16595 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                            16596 ; 1504 |//$FILENAME fgets.src
                            16597 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                            16598 ; 1506 |//$FILENAME fputc.src
                            16599 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                            16600 ; 1508 |//$FILENAME fputs.src
                            16601 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                            16602 ; 1510 |//$FILENAME arrangelongfilename.src
                            16603 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                            16604 ; 1512 |//$FILENAME convert_itoa.src
                            16605 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                            16606 ; 1514 |//$FILENAME createdirrecord.src
                            16607 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                            16608 ; 1516 |//$FILENAME chksum.src
                            16609 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                            16610 ; 1518 |//$FILENAME createshortdirrecord.src
                            16611 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                            16612 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                            16613 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                            16614 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                            16615 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                            16616 ; 1524 |//$FILENAME extractfilenamew.src
                            16617 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                            16618 ; 1526 |//$FILENAME extractpathw.src
                            16619 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                            16620 ; 1528 |//$FILENAME findfreerecord.src
                            16621 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                            16622 ; 1530 |//$FILENAME getnamew.src
                            16623 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                            16624 ; 1532 |//$FILENAME isdirectoryempty.src
                            16625 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                            16626 ; 1534 |//$FILENAME isshortnamevalid.src
                            16627 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                            16628 ; 1536 |//$FILENAME longdirmatch.src
                            16629 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                            16630 ; 1538 |//$FILENAME unicodetooem.src
                            16631 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                            16632 ; 1540 |//$FILENAME matchdirrecordw.src
                            16633 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                            16634 ; 1542 |//$FILENAME setcwd.src
                            16635 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                            16636 ; 1544 |//$FILENAME setshortfilename.src
                            16637 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                            16638 ; 1546 |//$FILENAME generatefilenametail.src
                            16639 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                            16640 ; 1548 |//$FILENAME dbcstounicode.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16641 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                            16642 ; 1550 |//$FILENAME strcpy.src
                            16643 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                            16644 ; 1552 |//$FILENAME strcpyw.src
                            16645 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                            16646 ; 1554 |//$FILENAME strlengthw.src
                            16647 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                            16648 ; 1556 |//$FILENAME filesystempresent.src
                            16649 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                            16650 ; 1558 |//$FILENAME DataDriveInit.src
                            16651 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                            16652 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                            16653 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                            16654 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                            16655 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                            16656 ; 1564 |//$FILENAME DataDriveGetSize.src
                            16657 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                            16658 ; 1566 |//$FILENAME ConstructLongFileName.src
                            16659 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                            16660 ; 1568 |//$FILENAME strcpyucs3_2.src
                            16661 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                            16662 ; 1570 |//$FILENAME getvolumelabel.src
                            16663 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                            16664 ; 1572 |//$FILENAME setvolumelabel.src
                            16665 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                            16666 ; 1574 |//$FILENAME disk_full.src
                            16667 ; 1575 |#define RSRC_DISK_FULL 619    
                            16668 ; 1576 |//$FILENAME chkdskstartup.src
                            16669 ; 1577 |#define RSRC_CHECKDISK 620    
                            16670 ; 1578 |//$FILENAME chkdskstartupy.src
                            16671 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                            16672 ; 1580 |//$FILENAME low_level_pwr_line1.src
                            16673 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                            16674 ; 1582 |//$FILENAME low_level_pwr_line2.src
                            16675 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                            16676 ; 1584 |//$FILENAME string_bit_rate.src
                            16677 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                            16678 ; 1586 |//$FILENAME string_96000hz.src
                            16679 ; 1587 |#define RSRC_STRING_96KBPS 625    
                            16680 ; 1588 |//$FILENAME string_112000hz.src
                            16681 ; 1589 |#define RSRC_STRING_112KBPS 626    
                            16682 ; 1590 |//$FILENAME string_128000hz.src
                            16683 ; 1591 |#define RSRC_STRING_128KBPS 627    
                            16684 ; 1592 |//$FILENAME string_160000hz.src
                            16685 ; 1593 |#define RSRC_STRING_160KBPS 628    
                            16686 ; 1594 |//$FILENAME string_192000hz.src
                            16687 ; 1595 |#define RSRC_STRING_192KBPS 629    
                            16688 ; 1596 |//$FILENAME string_224000hz.src
                            16689 ; 1597 |#define RSRC_STRING_224KBPS 630    
                            16690 ; 1598 |//$FILENAME string_256000hz.src
                            16691 ; 1599 |#define RSRC_STRING_256KBPS 631    
                            16692 ; 1600 |//$FILENAME string_320000hz.src
                            16693 ; 1601 |#define RSRC_STRING_320KBPS 632    
                            16694 ; 1602 |//$FILENAME string_hz.src
                            16695 ; 1603 |#define RSRC_STRING_HZ 633    
                            16696 ; 1604 |//$FILENAME EncCommonp.src
                            16697 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                            16698 ; 1606 |//$FILENAME adc_adcx.src
                            16699 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                            16700 ; 1608 |//$FILENAME adc_adcy.src
                            16701 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                            16702 ; 1610 |//$FILENAME Funclet_encodercommon.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16703 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                            16704 ; 1612 |//$FILENAME string_album.src
                            16705 ; 1613 |#define RSRC_STRING_ALBUM 638    
                            16706 ; 1614 |//$FILENAME string_encoder_song.src
                            16707 ; 1615 |#define RSRC_STRING_SONG 639    
                            16708 ; 1616 |//$FILENAME string_mode.src
                            16709 ; 1617 |#define RSRC_STRING_MODE 640    
                            16710 ; 1618 |
                            16711 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                            16712 ; 1620 |// display related
                            16713 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                            16714 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                            16715 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                            16716 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                            16717 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                            16718 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                            16719 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                            16720 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                            16721 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                            16722 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                            16723 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                            16724 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                            16725 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                            16726 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                            16727 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                            16728 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                            16729 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                            16730 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                            16731 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                            16732 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                            16733 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                            16734 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                            16735 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                            16736 ; 1644 |
                            16737 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                            16738 ; 1646 |//WMDRM Related
                            16739 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                            16740 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                            16741 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                            16742 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                            16743 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                            16744 ; 1652 |//$FILENAME drm_bbx_initialize.src
                            16745 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                            16746 ; 1654 |//$FILENAME drm_bbx_canbind.src
                            16747 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                            16748 ; 1656 |//$FILENAME verifychecksum.src
                            16749 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                            16750 ; 1658 |//$FILENAME drm_b64_encodew.src
                            16751 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                            16752 ; 1660 |//$FILENAME _performactions.src
                            16753 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                            16754 ; 1662 |//$FILENAME _processendofchain.src
                            16755 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                            16756 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                            16757 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                            16758 ; 1666 |//$FILENAME drmcrt_towlower.src
                            16759 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                            16760 ; 1668 |//$FILENAME drmcrt_wcslen.src
                            16761 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                            16762 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                            16763 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                            16764 ; 1672 |//$FILENAME drmcrt_memmove.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16765 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                            16766 ; 1674 |//$FILENAME performoperation_part1.src
                            16767 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                            16768 ; 1676 |//$FILENAME performoperation_part2.src
                            16769 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                            16770 ; 1678 |//$FILENAME performoperation_part3.src
                            16771 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                            16772 ; 1680 |//$FILENAME performoperation_part4.src
                            16773 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                            16774 ; 1682 |//$FILENAME performoperation_part5.src
                            16775 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                            16776 ; 1684 |//$FILENAME performoperation_part6.src
                            16777 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                            16778 ; 1686 |//$FILENAME isvalidfunction.src
                            16779 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                            16780 ; 1688 |//$FILENAME functiongetvalue.src
                            16781 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                            16782 ; 1690 |//$FILENAME globalsetvariable.src
                            16783 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                            16784 ; 1692 |//$FILENAME variabledrmkgetorset.src
                            16785 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                            16786 ; 1694 |//$FILENAME variabledrmgetorset.src
                            16787 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                            16788 ; 1696 |//$FILENAME variableappgetorset.src
                            16789 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                            16790 ; 1698 |//$FILENAME variablelicensegetorset.src
                            16791 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                            16792 ; 1700 |//$FILENAME variablecontentgetorset.src
                            16793 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                            16794 ; 1702 |//$FILENAME variabledevicegetorset.src
                            16795 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                            16796 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                            16797 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                            16798 ; 1706 |//$FILENAME drm_hds_createstore.src
                            16799 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                            16800 ; 1708 |//$FILENAME drm_hds_init.src
                            16801 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                            16802 ; 1710 |//$FILENAME drm_hds_uninit.src
                            16803 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                            16804 ; 1712 |//$FILENAME drm_hds_openstore.src
                            16805 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                            16806 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                            16807 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                            16808 ; 1716 |//$FILENAME drm_hds_slotresize.src
                            16809 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                            16810 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                            16811 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                            16812 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                            16813 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                            16814 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                            16815 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                            16816 ; 1724 |//$FILENAME _hdscopychildpayload.src
                            16817 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                            16818 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                            16819 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                            16820 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                            16821 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                            16822 ; 1730 |//$FILENAME _hdscleanupstore.src
                            16823 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                            16824 ; 1732 |//$FILENAME drm_lst_clean.src
                            16825 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                            16826 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16827 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                            16828 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                            16829 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                            16830 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                            16831 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                            16832 ; 1740 |//$FILENAME _hdscreatenamespace.src
                            16833 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                            16834 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                            16835 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                            16836 ; 1744 |//$FILENAME _writesrn.src
                            16837 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                            16838 ; 1746 |//$FILENAME _writecommonblockheader.src
                            16839 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                            16840 ; 1748 |//$FILENAME _writechildblockheader.src
                            16841 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                            16842 ; 1750 |//$FILENAME _readdatablockheader.src
                            16843 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                            16844 ; 1752 |//$FILENAME _writedatablockheader.src
                            16845 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                            16846 ; 1754 |//$FILENAME _hdsexpandstore.src
                            16847 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                            16848 ; 1756 |//$FILENAME _hdsallocblock.src
                            16849 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                            16850 ; 1758 |//$FILENAME _hdsfreeblock.src
                            16851 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                            16852 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                            16853 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                            16854 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                            16855 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                            16856 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                            16857 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                            16858 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                            16859 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                            16860 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                            16861 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                            16862 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                            16863 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                            16864 ; 1772 |//$FILENAME _hdsremoveslot.src
                            16865 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                            16866 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                            16867 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                            16868 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                            16869 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                            16870 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                            16871 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                            16872 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                            16873 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                            16874 ; 1782 |//$FILENAME _hdsslotresize.src
                            16875 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                            16876 ; 1784 |//$FILENAME _isnull.src
                            16877 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                            16878 ; 1786 |//$FILENAME _hdsgensrnhash.src
                            16879 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                            16880 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                            16881 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                            16882 ; 1790 |//$FILENAME _readsrn.src
                            16883 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                            16884 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                            16885 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                            16886 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                            16887 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                            16888 ; 1796 |//$FILENAME _hdsslotwrite.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16889 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                            16890 ; 1798 |//$FILENAME _hdsinitslotenum.src
                            16891 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                            16892 ; 1800 |//$FILENAME drm_lst_close.src
                            16893 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                            16894 ; 1802 |//$FILENAME drm_lst_enumnext.src
                            16895 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                            16896 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                            16897 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                            16898 ; 1806 |//$FILENAME _processextensions.src
                            16899 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                            16900 ; 1808 |//$FILENAME _processidlist.src
                            16901 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                            16902 ; 1810 |//$FILENAME _processexclusions.src
                            16903 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                            16904 ; 1812 |//$FILENAME _processinclusions.src
                            16905 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                            16906 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                            16907 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                            16908 ; 1816 |//$FILENAME _getopllevel.src
                            16909 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                            16910 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                            16911 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                            16912 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                            16913 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                            16914 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                            16915 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                            16916 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                            16917 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                            16918 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                            16919 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                            16920 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                            16921 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                            16922 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                            16923 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                            16924 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                            16925 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                            16926 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                            16927 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                            16928 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                            16929 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                            16930 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                            16931 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                            16932 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                            16933 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                            16934 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                            16935 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                            16936 ; 1844 |//$FILENAME overlappingdates.src
                            16937 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                            16938 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                            16939 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                            16940 ; 1848 |//$FILENAME neginfdate.src
                            16941 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                            16942 ; 1850 |//$FILENAME infdate.src
                            16943 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                            16944 ; 1852 |//$FILENAME isexpired.src
                            16945 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                            16946 ; 1854 |//$FILENAME getsecstateattr.src
                            16947 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                            16948 ; 1856 |//$FILENAME setexpirycategory.src
                            16949 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                            16950 ; 1858 |//$FILENAME getv2licenseinfo.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16951 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                            16952 ; 1860 |//$FILENAME getnextlicense.src
                            16953 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                            16954 ; 1862 |//$FILENAME aggregate.src
                            16955 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                            16956 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                            16957 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                            16958 ; 1866 |//$FILENAME _scannodeforattributew.src
                            16959 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                            16960 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                            16961 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                            16962 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                            16963 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                            16964 ; 1872 |//$FILENAME _createdevicestore.src
                            16965 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                            16966 ; 1874 |//$FILENAME _mapdrmerror.src
                            16967 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                            16968 ; 1876 |//$FILENAME _comparemachineid.src
                            16969 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                            16970 ; 1878 |//$FILENAME initmgrcontext.src
                            16971 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                            16972 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                            16973 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                            16974 ; 1882 |//$FILENAME drm_mgr_commit.src
                            16975 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                            16976 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                            16977 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                            16978 ; 1886 |//$FILENAME januscleandatastore.src
                            16979 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                            16980 ; 1888 |//$FILENAME drm_mtr_openid.src
                            16981 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                            16982 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                            16983 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                            16984 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                            16985 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                            16986 ; 1894 |//$FILENAME oem_setendoffile.src
                            16987 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                            16988 ; 1896 |//$FILENAME oem_genrandombytes.src
                            16989 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                            16990 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                            16991 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                            16992 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                            16993 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                            16994 ; 1902 |//$FILENAME oem_setdevicecert.src
                            16995 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                            16996 ; 1904 |//$FILENAME oem_getclockresetstate.src
                            16997 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                            16998 ; 1906 |//$FILENAME oem_setclockresetstate.src
                            16999 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                            17000 ; 1908 |//$FILENAME oem_getuniqueid.src
                            17001 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                            17002 ; 1910 |//$FILENAME oem_getdevicecert.src
                            17003 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                            17004 ; 1912 |//$FILENAME drm_snc_openstore.src
                            17005 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                            17006 ; 1914 |//$FILENAME drm_snc_closestore.src
                            17007 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                            17008 ; 1916 |//$FILENAME _setkidstoredata.src
                            17009 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                            17010 ; 1918 |//$FILENAME drm_snc_deletekid.src
                            17011 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                            17012 ; 1920 |//$FILENAME drm_snc_updatekid.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17013 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                            17014 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                            17015 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                            17016 ; 1924 |//$FILENAME functiongetvalue_part1.src
                            17017 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                            17018 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                            17019 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                            17020 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                            17021 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                            17022 ; 1930 |//$FILENAME drm_hds_createstore2.src
                            17023 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                            17024 ; 1932 |//$FILENAME drm_hds_openstore2.src
                            17025 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                            17026 ; 1934 |//$FILENAME _hdsprealloc.src
                            17027 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                            17028 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                            17029 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                            17030 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                            17031 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                            17032 ; 1940 |//$FILENAME gendevicecertificate.src
                            17033 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                            17034 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                            17035 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                            17036 ; 1944 |//$FILENAME copyhdsdtore.src
                            17037 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                            17038 ; 1946 |//$FILENAME generatedevicecert.src
                            17039 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                            17040 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                            17041 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                            17042 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                            17043 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                            17044 ; 1952 |//$FILENAME _hdsupdatesrn.src
                            17045 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                            17046 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                            17047 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                            17048 ; 1956 |//$FILENAME _checksecureclock.src
                            17049 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                            17050 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                            17051 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                            17052 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                            17053 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                            17054 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                            17055 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                            17056 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                            17057 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                            17058 ; 1966 |//$FILENAME strtol.src
                            17059 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                            17060 ; 1968 |//$FILENAME mktime.src
                            17061 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                            17062 ; 1970 |//$FILENAME gmtime.src
                            17063 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                            17064 ; 1972 |//$FILENAME localtime.src
                            17065 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                            17066 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                            17067 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                            17068 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                            17069 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                            17070 ; 1978 |//$FILENAME _systemtimetotime_t.src
                            17071 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                            17072 ; 1980 |//$FILENAME oem_setsystemtime.src
                            17073 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                            17074 ; 1982 |//$FILENAME const_pkcrypto.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17075 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                            17076 ; 1984 |//$FILENAME const_y.src
                            17077 ; 1985 |#define RSRC_CONST_Y 820    
                            17078 ; 1986 |//$FILENAME aes_dec_table.src
                            17079 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                            17080 ; 1988 |//$FILENAME aes_key_table.src
                            17081 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                            17082 ; 1990 |//$FILENAME aes_enc_table.src
                            17083 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                            17084 ; 1992 |//$FILENAME device_cert.src
                            17085 ; 1993 |#define RSRC_DEVCERT 824    
                            17086 ; 1994 |//$FILENAME devcert_template.src
                            17087 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                            17088 ; 1996 |//$FILENAME getbase64decodedkey.src
                            17089 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                            17090 ; 1998 |//$FILENAME _initslot.src
                            17091 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                            17092 ; 2000 |//$FILENAME hdsimplcommon.src
                            17093 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                            17094 ; 2002 |//$FILENAME hdsimpl_p.src
                            17095 ; 2003 |#define RSRC_HDSIMPL_P 829    
                            17096 ; 2004 |
                            17097 ; 2005 |
                            17098 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                            17099 ; 2007 |//pkcrypto Related
                            17100 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                            17101 ; 2009 |//$FILENAME two_adic_inverse.src
                            17102 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                            17103 ; 2011 |//$FILENAME mp_shift.src
                            17104 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                            17105 ; 2013 |//$FILENAME mp_significant_bit_count.src
                            17106 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                            17107 ; 2015 |//$FILENAME set_immediate.src
                            17108 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                            17109 ; 2017 |//$FILENAME multiply_immediate.src
                            17110 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                            17111 ; 2019 |//$FILENAME multiply.src
                            17112 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                            17113 ; 2021 |//$FILENAME divide_precondition_1.src
                            17114 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                            17115 ; 2023 |//$FILENAME divide_immediate.src
                            17116 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                            17117 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                            17118 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                            17119 ; 2027 |//$FILENAME ecaffine_table_construction.src
                            17120 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                            17121 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                            17122 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                            17123 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                            17124 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                            17125 ; 2033 |//$FILENAME ecaffine_on_curve.src
                            17126 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                            17127 ; 2035 |//$FILENAME ecaffine_addition.src
                            17128 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                            17129 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                            17130 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                            17131 ; 2039 |//$FILENAME ecaffine_attributes2.src
                            17132 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                            17133 ; 2041 |//$FILENAME kfdesc_initialize.src
                            17134 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                            17135 ; 2043 |//$FILENAME kimmediate.src
                            17136 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17137 ; 2045 |//$FILENAME kprime_immediater.src
                            17138 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                            17139 ; 2047 |//$FILENAME kprime_sqrter.src
                            17140 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                            17141 ; 2049 |//$FILENAME kinitialize_prime.src
                            17142 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                            17143 ; 2051 |//$FILENAME mod_lucasuv.src
                            17144 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                            17145 ; 2053 |//$FILENAME mod_lucas.src
                            17146 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                            17147 ; 2055 |//$FILENAME bucket_multiply.src
                            17148 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                            17149 ; 2057 |//$FILENAME mod_exp2000.src
                            17150 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                            17151 ; 2059 |//$FILENAME mod_exp.src
                            17152 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                            17153 ; 2061 |//$FILENAME modmul_choices1.src
                            17154 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                            17155 ; 2063 |//$FILENAME mod_sqrt.src
                            17156 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                            17157 ; 2065 |//$FILENAME create_modulus.src
                            17158 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                            17159 ; 2067 |//$FILENAME from_modular.src
                            17160 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                            17161 ; 2069 |//$FILENAME add_immediate.src
                            17162 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                            17163 ; 2071 |//$FILENAME add_diff.src
                            17164 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                            17165 ; 2073 |//$FILENAME add_full.src
                            17166 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                            17167 ; 2075 |//$FILENAME compare_sum_same.src
                            17168 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                            17169 ; 2077 |//$FILENAME sub_immediate.src
                            17170 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                            17171 ; 2079 |//$FILENAME mp_initialization.src
                            17172 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                            17173 ; 2081 |//$FILENAME new_random_bytes.src
                            17174 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                            17175 ; 2083 |//$FILENAME new_random_dword_interval.src
                            17176 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                            17177 ; 2085 |//$FILENAME new_random_digit_interval.src
                            17178 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                            17179 ; 2087 |//$FILENAME new_random_mod.src
                            17180 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                            17181 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                            17182 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                            17183 ; 2091 |//$FILENAME new_random_digits.src
                            17184 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                            17185 ; 2093 |//$FILENAME words_to_ecaffine.src
                            17186 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                            17187 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                            17188 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                            17189 ; 2097 |//$FILENAME _threadunsafepkinit.src
                            17190 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                            17191 ; 2099 |//$FILENAME pkinit.src
                            17192 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                            17193 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                            17194 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                            17195 ; 2103 |//$FILENAME drm_pk_encrypt.src
                            17196 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                            17197 ; 2105 |//$FILENAME drm_pk_decrypt.src
                            17198 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17199 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                            17200 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                            17201 ; 2109 |//$FILENAME fe2ipmod.src
                            17202 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                            17203 ; 2111 |//$FILENAME drm_pk_sign.src
                            17204 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                            17205 ; 2113 |//$FILENAME drm_pk_verify.src
                            17206 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                            17207 ; 2115 |//$FILENAME random_bytes.src
                            17208 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                            17209 ; 2117 |//$FILENAME mp_gcdex.src
                            17210 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                            17211 ; 2119 |//$FILENAME mp_gcdex_split1.src
                            17212 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                            17213 ; 2121 |//$FILENAME pkcrypto_p.src
                            17214 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                            17215 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                            17216 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                            17217 ; 2125 |//$FILENAME del_all_warning_line2.src
                            17218 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                            17219 ; 2127 |//$FILENAME del_all_file_star.src
                            17220 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                            17221 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                            17222 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                            17223 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                            17224 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                            17225 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                            17226 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                            17227 ; 2135 |//$FILENAME Funclet_changeplayset.src
                            17228 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                            17229 ; 2137 |
                            17230 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                            17231 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                            17232 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                            17233 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                            17234 ; 2142 |
                            17235 ; 2143 |
                            17236 ; 2144 |// Added to allow rechargeable battery configurations to build
                            17237 ; 2145 |//$FILENAME battery_charging.src
                            17238 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                            17239 ; 2147 |//$FILENAME batterychargecodebank.src
                            17240 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                            17241 ; 2149 |//$FILENAME updatevolume.src
                            17242 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                            17243 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                            17244 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                            17245 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                            17246 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                            17247 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                            17248 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                            17249 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                            17250 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                            17251 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                            17252 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                            17253 ; 2161 |//$FILENAME _iscachedevent.src
                            17254 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                            17255 ; 2163 |//$FILENAME setcountedexpirycategory.src
                            17256 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                            17257 ; 2165 |//$FILENAME oem_data.src
                            17258 ; 2166 |#define RSRC_OEM_DATA 906    
                            17259 ; 2167 |//$FILENAME gpk_p.src
                            17260 ; 2168 |#define RSRC_GPK_P 907    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17261 ; 2169 |//$FILENAME key_data.src
                            17262 ; 2170 |#define RSRC_KEY_DATA 908    
                            17263 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                            17264 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                            17265 ; 2173 |//$FILENAME string_working.src
                            17266 ; 2174 |#define RSRC_STRING_WORKING 910    
                            17267 ; 2175 |//$FILENAME Funclet_loadusertime.src
                            17268 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                            17269 ; 2177 |//$FILENAME Funclet_saveusertime.src
                            17270 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                            17271 ; 2179 |
                            17272 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                            17273 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                            17274 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                            17275 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                            17276 ; 2184 |
                            17277 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            17278 ; 2186 |// Audible ACELP Resources
                            17279 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            17280 ; 2188 |//$FILENAME AudibleAcelpDec.src
                            17281 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                            17282 ; 2190 |//$FILENAME AudibleAcelpP.src
                            17283 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                            17284 ; 2192 |//$FILENAME AudibleAcelpX.src
                            17285 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                            17286 ; 2194 |//$FILENAME AudibleAcelpY.src
                            17287 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                            17288 ; 2196 |
                            17289 ; 2197 |//$FILENAME AudibleDecMod.src
                            17290 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                            17291 ; 2199 |//$FILENAME audiblemp3p.src
                            17292 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                            17293 ; 2201 |//$FILENAME audiblemp3x.src
                            17294 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                            17295 ; 2203 |//$FILENAME audiblemp3y.src
                            17296 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                            17297 ; 2205 |
                            17298 ; 2206 |//$FILENAME audiblemetadata_p.src
                            17299 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                            17300 ; 2208 |//$FILENAME audiblemetadata_y.src
                            17301 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                            17302 ; 2210 |//$FILENAME audiblesongposition_p.src
                            17303 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                            17304 ; 2212 |//$FILENAME audibletargetcheck_p.src
                            17305 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                            17306 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                            17307 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                            17308 ; 2216 |//$FILENAME audibledsa_p.src
                            17309 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                            17310 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                            17311 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                            17312 ; 2220 |//$FILENAME audiblemetastrings_p.src
                            17313 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                            17314 ; 2222 |//$FILENAME aaactivationrecords_p.src
                            17315 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                            17316 ; 2224 |
                            17317 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            17318 ; 2226 |// Effects and SRS Resources
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17319 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            17320 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                            17321 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                            17322 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                            17323 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                            17324 ; 2232 |//$FILENAME wowctrl.src
                            17325 ; 2233 |#define RSRC_WOW_CTRL 934    
                            17326 ; 2234 |
                            17327 ; 2235 |//$FILENAME wowmenu.src
                            17328 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                            17329 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                            17330 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                            17331 ; 2239 |//$FILENAME string_wow_menu.src
                            17332 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                            17333 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                            17334 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                            17335 ; 2243 |//$FILENAME string_wowvolume_menu.src
                            17336 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                            17337 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                            17338 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                            17339 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                            17340 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                            17341 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                            17342 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                            17343 ; 2251 |//$FILENAME wow_icon.src
                            17344 ; 2252 |#define RSRC_WOW_ICON 943    
                            17345 ; 2253 |
                            17346 ; 2254 |//$FILENAME wow16k.src
                            17347 ; 2255 |#define RSRC_WOW16K 944    
                            17348 ; 2256 |//$FILENAME wow32k.src
                            17349 ; 2257 |#define RSRC_WOW32K 945    
                            17350 ; 2258 |//$FILENAME wow8k.src
                            17351 ; 2259 |#define RSRC_WOW8K 946    
                            17352 ; 2260 |//$FILENAME wow11k.src
                            17353 ; 2261 |#define RSRC_WOW11K 947    
                            17354 ; 2262 |//$FILENAME wow22k.src
                            17355 ; 2263 |#define RSRC_WOW22K 948    
                            17356 ; 2264 |//$FILENAME wow24k.src
                            17357 ; 2265 |#define RSRC_WOW24K 949    
                            17358 ; 2266 |//$FILENAME wow44k.src
                            17359 ; 2267 |#define RSRC_WOW44K 950    
                            17360 ; 2268 |//$FILENAME wow48k.src
                            17361 ; 2269 |#define RSRC_WOW48K 951    
                            17362 ; 2270 |
                            17363 ; 2271 |//$FILENAME wow16k_Y.src
                            17364 ; 2272 |#define RSRC_WOW16K_Y 952    
                            17365 ; 2273 |//$FILENAME wow32k_Y.src
                            17366 ; 2274 |#define RSRC_WOW32K_Y 953    
                            17367 ; 2275 |//$FILENAME wow8k_Y.src
                            17368 ; 2276 |#define RSRC_WOW8K_Y 954    
                            17369 ; 2277 |//$FILENAME wow11k_Y.src
                            17370 ; 2278 |#define RSRC_WOW11K_Y 955    
                            17371 ; 2279 |//$FILENAME wow22k_Y.src
                            17372 ; 2280 |#define RSRC_WOW22K_Y 956    
                            17373 ; 2281 |//$FILENAME wow24k_Y.src
                            17374 ; 2282 |#define RSRC_WOW24K_Y 957    
                            17375 ; 2283 |//$FILENAME wow44k_Y.src
                            17376 ; 2284 |#define RSRC_WOW44K_Y 958    
                            17377 ; 2285 |//$FILENAME wow48k_Y.src
                            17378 ; 2286 |#define RSRC_WOW48K_Y 959    
                            17379 ; 2287 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17380 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            17381 ; 2289 |// Audible Section Navigation
                            17382 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            17383 ; 2291 |//$FILENAME audible_secnav.src
                            17384 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                            17385 ; 2293 |
                            17386 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            17387 ; 2295 |// PLAYLIST3 and Music Library
                            17388 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            17389 ; 2297 |
                            17390 ; 2298 |//$FILENAME build_ml.src
                            17391 ; 2299 |#define RSRC_BUILD_ML 961    
                            17392 ; 2300 |//$FILENAME build_ml_warning.src
                            17393 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                            17394 ; 2302 |//$FILENAME build_ml_warning2.src
                            17395 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                            17396 ; 2304 |//$FILENAME build_flash1.src
                            17397 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                            17398 ; 2306 |//$FILENAME build_flash2.src
                            17399 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                            17400 ; 2308 |//$FILENAME build_flash3.src
                            17401 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                            17402 ; 2310 |//$FILENAME build_sd1.src
                            17403 ; 2311 |#define RSRC_BUILD_SD1 967    
                            17404 ; 2312 |//$FILENAME build_sd2.src
                            17405 ; 2313 |#define RSRC_BUILD_SD2 968    
                            17406 ; 2314 |//$FILENAME build_sd3.src
                            17407 ; 2315 |#define RSRC_BUILD_SD3 969    
                            17408 ; 2316 |//$FILENAME build_newmusic.src
                            17409 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                            17410 ; 2318 |//$FILENAME sdmd.src
                            17411 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                            17412 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                            17413 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                            17414 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                            17415 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                            17416 ; 2324 |//$FILENAME MusicLibBuildModule.src
                            17417 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                            17418 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                            17419 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                            17420 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                            17421 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                            17422 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                            17423 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                            17424 ; 2332 |//$FILENAME MusicLibPlayModule.src
                            17425 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                            17426 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                            17427 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                            17428 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                            17429 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                            17430 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                            17431 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                            17432 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                            17433 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                            17434 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                            17435 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                            17436 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                            17437 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17438 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                            17439 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                            17440 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                            17441 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                            17442 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                            17443 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                            17444 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                            17445 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                            17446 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                            17447 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                            17448 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                            17449 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                            17450 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                            17451 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                            17452 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                            17453 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                            17454 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                            17455 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                            17456 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                            17457 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                            17458 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                            17459 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                            17460 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                            17461 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                            17462 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                            17463 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                            17464 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                            17465 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                            17466 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                            17467 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                            17468 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                            17469 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                            17470 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                            17471 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                            17472 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                            17473 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                            17474 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                            17475 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                            17476 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                            17477 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                            17478 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                            17479 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                            17480 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                            17481 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                            17482 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                            17483 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                            17484 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                            17485 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                            17486 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                            17487 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                            17488 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                            17489 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                            17490 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                            17491 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                            17492 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                            17493 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                            17494 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                            17495 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                            17496 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                            17497 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                            17498 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                            17499 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17500 ; 2408 |//$FILENAME MusicLibMergeModule.src
                            17501 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                            17502 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                            17503 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                            17504 ; 2412 |//$FILENAME playmusicmenu.src
                            17505 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                            17506 ; 2414 |//$FILENAME browsemenu.src
                            17507 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                            17508 ; 2416 |//$FILENAME browsemenu_extra.src
                            17509 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                            17510 ; 2418 |//$FILENAME string_play_all.src
                            17511 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                            17512 ; 2420 |//$FILENAME string_play.src
                            17513 ; 2421 |#define RSRC_STRING_PLAY 1022    
                            17514 ; 2422 |//$FILENAME string_unknown_year.src
                            17515 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                            17516 ; 2424 |//$FILENAME string_year_width.src
                            17517 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                            17518 ; 2426 |//$FILENAME string_artist.src
                            17519 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                            17520 ; 2428 |//$FILENAME string_songs.src
                            17521 ; 2429 |#define RSRC_STRING_SONGS 1026    
                            17522 ; 2430 |//$FILENAME string_on_the_fly.src
                            17523 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                            17524 ; 2432 |//$FILENAME string_new_music.src
                            17525 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                            17526 ; 2434 |//$FILENAME string_genre.src
                            17527 ; 2435 |#define RSRC_STRING_GENRE 1029    
                            17528 ; 2436 |//$FILENAME string_year.src
                            17529 ; 2437 |#define RSRC_STRING_YEAR 1030    
                            17530 ; 2438 |//$FILENAME string_playlist.src
                            17531 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                            17532 ; 2440 |//$FILENAME string_fm_rec.src
                            17533 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                            17534 ; 2442 |//$FILENAME string_linein_rec.src
                            17535 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                            17536 ; 2444 |//$FILENAME string_play_music.src
                            17537 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                            17538 ; 2446 |//$FILENAME highlight_back.src
                            17539 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                            17540 ; 2448 |//$FILENAME newmusicmenu.src
                            17541 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                            17542 ; 2450 |//$FILENAME string_1_day.src
                            17543 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                            17544 ; 2452 |//$FILENAME string_1_week.src
                            17545 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                            17546 ; 2454 |//$FILENAME string_1_month.src
                            17547 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                            17548 ; 2456 |//$FILENAME on_the_fly_full.src
                            17549 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                            17550 ; 2458 |//$FILENAME on_the_fly_free1.src
                            17551 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                            17552 ; 2460 |//$FILENAME on_the_fly_free2.src
                            17553 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                            17554 ; 2462 |//$FILENAME on_the_fly_delete1.src
                            17555 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                            17556 ; 2464 |//$FILENAME on_the_fly_delete2.src
                            17557 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                            17558 ; 2466 |//$FILENAME empty_favourite.src
                            17559 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                            17560 ; 2468 |//$FILENAME sd_remove.src
                            17561 ; 2469 |#define RSRC_SD_REMOVE 1046    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17562 ; 2470 |//$FILENAME sd_insert.src
                            17563 ; 2471 |#define RSRC_SD_INSERT 1047    
                            17564 ; 2472 |//$FILENAME check_disk_1.src
                            17565 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                            17566 ; 2474 |//$FILENAME check_disk_2.src
                            17567 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                            17568 ; 2476 |//$FILENAME check_disk_3.src
                            17569 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                            17570 ; 2478 |//$FILENAME flash_error.src
                            17571 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                            17572 ; 2480 |
                            17573 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17574 ; 2482 |// STFM1000 Tuner funclet
                            17575 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17576 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                            17577 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                            17578 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                            17579 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                            17580 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                            17581 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                            17582 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                            17583 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                            17584 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                            17585 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                            17586 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                            17587 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                            17588 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                            17589 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                            17590 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                            17591 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                            17592 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                            17593 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                            17594 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                            17595 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                            17596 ; 2504 |//$FILENAME decstfmmod.src
                            17597 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                            17598 ; 2506 |//$FILENAME dec_stfmp.src
                            17599 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                            17600 ; 2508 |//$FILENAME dec_stfmx.src
                            17601 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                            17602 ; 2510 |//$FILENAME dec_stfmy.src
                            17603 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                            17604 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                            17605 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                            17606 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                            17607 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                            17608 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                            17609 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                            17610 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                            17611 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                            17612 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                            17613 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                            17614 ; 2522 |//$FILENAME Funclet_I2CReset.src
                            17615 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                            17616 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                            17617 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                            17618 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                            17619 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                            17620 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                            17621 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                            17622 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                            17623 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17624 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                            17625 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                            17626 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                            17627 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                            17628 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                            17629 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                            17630 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                            17631 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                            17632 ; 2540 |// for RestoreDriveFromBackup
                            17633 ; 2541 |//$FILENAME restoresysdrive.src
                            17634 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                            17635 ; 2543 |
                            17636 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17637 ; 2545 |// Playlist5 sources
                            17638 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17639 ; 2547 |//$FILENAME playlist5_browsemenu.src
                            17640 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                            17641 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                            17642 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                            17643 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                            17644 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                            17645 ; 2553 |//$FILENAME playlist5_playback_module.src
                            17646 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                            17647 ; 2555 |//$FILENAME playlist5_browse_module.src
                            17648 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                            17649 ; 2557 |
                            17650 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                            17651 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                            17652 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                            17653 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                            17654 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                            17655 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                            17656 ; 2564 |
                            17657 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17658 ; 2566 |// DanhNguyen added bitmaps
                            17659 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17660 ; 2568 |//$FILENAME icon_folder.src
                            17661 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                            17662 ; 2570 |//$FILENAME icon_song.src
                            17663 ; 2571 |#define RSRC_ICON_SONG 1089    
                            17664 ; 2572 |
                            17665 ; 2573 |//$FILENAME menu_music.src
                            17666 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                            17667 ; 2575 |//$FILENAME vie_menu_music.src
                            17668 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                            17669 ; 2577 |
                            17670 ; 2578 |//$FILENAME menu_voice.src
                            17671 ; 2579 |#define RSRC_MENU_VOICE 1092    
                            17672 ; 2580 |//$FILENAME vie_menu_voice.src
                            17673 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                            17674 ; 2582 |
                            17675 ; 2583 |//$FILENAME menu_fmtuner.src
                            17676 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                            17677 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                            17678 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                            17679 ; 2587 |
                            17680 ; 2588 |//$FILENAME menu_record.src
                            17681 ; 2589 |#define RSRC_MENU_RECORD 1096    
                            17682 ; 2590 |//$FILENAME vie_menu_record.src
                            17683 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17684 ; 2592 |
                            17685 ; 2593 |//$FILENAME menu_settings.src
                            17686 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                            17687 ; 2595 |//$FILENAME vie_menu_settings.src
                            17688 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                            17689 ; 2597 |
                            17690 ; 2598 |//$FILENAME menu_shutdown.src
                            17691 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                            17692 ; 2600 |//$FILENAME vie_menu_shutdown.src
                            17693 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                            17694 ; 2602 |
                            17695 ; 2603 |//$FILENAME menu_clock.src
                            17696 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                            17697 ; 2605 |//$FILENAME vie_menu_clock.src
                            17698 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                            17699 ; 2607 |
                            17700 ; 2608 |//$FILENAME menu_ab.src
                            17701 ; 2609 |#define RSRC_MENU_AB 1104    
                            17702 ; 2610 |//$FILENAME vie_menu_ab.src
                            17703 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                            17704 ; 2612 |
                            17705 ; 2613 |//$FILENAME menu_delete.src
                            17706 ; 2614 |#define RSRC_MENU_DELETE 1106    
                            17707 ; 2615 |//$FILENAME vie_menu_delete.src
                            17708 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                            17709 ; 2617 |
                            17710 ; 2618 |//$FILENAME menu_about.src
                            17711 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                            17712 ; 2620 |//$FILENAME vie_menu_about.src
                            17713 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                            17714 ; 2622 |
                            17715 ; 2623 |//$FILENAME menu_exit.src
                            17716 ; 2624 |#define RSRC_MENU_EXIT 1110    
                            17717 ; 2625 |//$FILENAME vie_menu_exit.src
                            17718 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                            17719 ; 2627 |
                            17720 ; 2628 |//$FILENAME music_play_all.src
                            17721 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                            17722 ; 2630 |//$FILENAME vie_music_play_all.src
                            17723 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                            17724 ; 2632 |
                            17725 ; 2633 |//$FILENAME music_folder_internal.src
                            17726 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                            17727 ; 2635 |//$FILENAME vie_music_folder_internal.src
                            17728 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                            17729 ; 2637 |
                            17730 ; 2638 |//$FILENAME music_folder_external.src
                            17731 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                            17732 ; 2640 |//$FILENAME vie_music_folder_external.src
                            17733 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                            17734 ; 2642 |
                            17735 ; 2643 |//$FILENAME music_songs.src
                            17736 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                            17737 ; 2645 |//$FILENAME vie_music_songs.src
                            17738 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                            17739 ; 2647 |
                            17740 ; 2648 |//$FILENAME music_favorites.src
                            17741 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                            17742 ; 2650 |//$FILENAME vie_music_favorites.src
                            17743 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                            17744 ; 2652 |
                            17745 ; 2653 |//$FILENAME music_fm_record.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17746 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                            17747 ; 2655 |//$FILENAME vie_music_fm_record.src
                            17748 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                            17749 ; 2657 |
                            17750 ; 2658 |//$FILENAME music_exit.src
                            17751 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                            17752 ; 2660 |//$FILENAME vie_music_exit.src
                            17753 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                            17754 ; 2662 |
                            17755 ; 2663 |//$FILENAME browse_music_folder_internal.src
                            17756 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                            17757 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                            17758 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                            17759 ; 2667 |
                            17760 ; 2668 |//$FILENAME browse_music_folder_external.src
                            17761 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                            17762 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                            17763 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                            17764 ; 2672 |
                            17765 ; 2673 |//$FILENAME browse_music_list_songs.src
                            17766 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                            17767 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                            17768 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                            17769 ; 2677 |
                            17770 ; 2678 |//$FILENAME browse_music_favourites.src
                            17771 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                            17772 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                            17773 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                            17774 ; 2682 |
                            17775 ; 2683 |//$FILENAME browse_music_fm_files.src
                            17776 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                            17777 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                            17778 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                            17779 ; 2687 |
                            17780 ; 2688 |//$FILENAME browse_voice.src
                            17781 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                            17782 ; 2690 |//$FILENAME vie_browse_voice.src
                            17783 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                            17784 ; 2692 |
                            17785 ; 2693 |//$FILENAME favourites_list_add.src
                            17786 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                            17787 ; 2695 |//$FILENAME vie_favourites_list_add.src
                            17788 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                            17789 ; 2697 |
                            17790 ; 2698 |//$FILENAME favourites_list_remove.src
                            17791 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                            17792 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                            17793 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                            17794 ; 2702 |
                            17795 ; 2703 |//$FILENAME favourites_list_is_full.src
                            17796 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                            17797 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                            17798 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                            17799 ; 2707 |
                            17800 ; 2708 |//$FILENAME about_screen_1.src
                            17801 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                            17802 ; 2710 |//$FILENAME vie_about_screen_1.src
                            17803 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                            17804 ; 2712 |
                            17805 ; 2713 |//$FILENAME about_screen_2.src
                            17806 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                            17807 ; 2715 |//$FILENAME vie_about_screen_2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17808 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                            17809 ; 2717 |
                            17810 ; 2718 |//$FILENAME about_screen_3.src
                            17811 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                            17812 ; 2720 |//$FILENAME vie_about_screen_3.src
                            17813 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                            17814 ; 2722 |
                            17815 ; 2723 |//$FILENAME about_screen_4.src
                            17816 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                            17817 ; 2725 |//$FILENAME vie_about_screen_4.src
                            17818 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                            17819 ; 2727 |
                            17820 ; 2728 |//$FILENAME time_date_exit_title.src
                            17821 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                            17822 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                            17823 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                            17824 ; 2732 |
                            17825 ; 2733 |//$FILENAME time_clean_desktop.src
                            17826 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                            17827 ; 2735 |//$FILENAME time_dash.src
                            17828 ; 2736 |#define RSRC_TIME_DASH 1155    
                            17829 ; 2737 |
                            17830 ; 2738 |//$FILENAME time_day_7.src
                            17831 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                            17832 ; 2740 |//$FILENAME vie_time_day_7.src
                            17833 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                            17834 ; 2742 |//$FILENAME time_day_cn.src
                            17835 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                            17836 ; 2744 |//$FILENAME vie_time_day_cn.src
                            17837 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                            17838 ; 2746 |//$FILENAME time_day_2.src
                            17839 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                            17840 ; 2748 |//$FILENAME vie_time_day_2.src
                            17841 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                            17842 ; 2750 |//$FILENAME time_day_3.src
                            17843 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                            17844 ; 2752 |//$FILENAME vie_time_day_3.src
                            17845 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                            17846 ; 2754 |//$FILENAME time_day_4.src
                            17847 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                            17848 ; 2756 |//$FILENAME vie_time_day_4.src
                            17849 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                            17850 ; 2758 |//$FILENAME time_day_5.src
                            17851 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                            17852 ; 2760 |//$FILENAME vie_time_day_5.src
                            17853 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                            17854 ; 2762 |//$FILENAME time_day_6.src
                            17855 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                            17856 ; 2764 |//$FILENAME vie_time_day_6.src
                            17857 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                            17858 ; 2766 |
                            17859 ; 2767 |//$FILENAME time_month_1.src
                            17860 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                            17861 ; 2769 |//$FILENAME vie_time_month_1.src
                            17862 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                            17863 ; 2771 |//$FILENAME time_month_2.src
                            17864 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                            17865 ; 2773 |//$FILENAME vie_time_month_2.src
                            17866 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                            17867 ; 2775 |//$FILENAME time_month_3.src
                            17868 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                            17869 ; 2777 |//$FILENAME vie_time_month_3.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17870 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                            17871 ; 2779 |//$FILENAME time_month_4.src
                            17872 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                            17873 ; 2781 |//$FILENAME vie_time_month_4.src
                            17874 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                            17875 ; 2783 |//$FILENAME time_month_5.src
                            17876 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                            17877 ; 2785 |//$FILENAME vie_time_month_5.src
                            17878 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                            17879 ; 2787 |//$FILENAME time_month_6.src
                            17880 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                            17881 ; 2789 |//$FILENAME vie_time_month_6.src
                            17882 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                            17883 ; 2791 |//$FILENAME time_month_7.src
                            17884 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                            17885 ; 2793 |//$FILENAME vie_time_month_7.src
                            17886 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                            17887 ; 2795 |//$FILENAME time_month_8.src
                            17888 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                            17889 ; 2797 |//$FILENAME vie_time_month_8.src
                            17890 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                            17891 ; 2799 |//$FILENAME time_month_9.src
                            17892 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                            17893 ; 2801 |//$FILENAME vie_time_month_9.src
                            17894 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                            17895 ; 2803 |//$FILENAME time_month_10.src
                            17896 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                            17897 ; 2805 |//$FILENAME vie_time_month_10.src
                            17898 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                            17899 ; 2807 |//$FILENAME time_month_11.src
                            17900 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                            17901 ; 2809 |//$FILENAME vie_time_month_11.src
                            17902 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                            17903 ; 2811 |//$FILENAME time_month_12.src
                            17904 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                            17905 ; 2813 |//$FILENAME vie_time_month_12.src
                            17906 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                            17907 ; 2815 |
                            17908 ; 2816 |//$FILENAME time_num_am.src
                            17909 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                            17910 ; 2818 |//$FILENAME time_num_am.src
                            17911 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                            17912 ; 2820 |//$FILENAME settime_format_12h.src
                            17913 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                            17914 ; 2822 |//$FILENAME settime_format_24h.src
                            17915 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                            17916 ; 2824 |//$FILENAME setdate_format_dmy.src
                            17917 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                            17918 ; 2826 |//$FILENAME setdate_format_mdy.src
                            17919 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                            17920 ; 2828 |//$FILENAME setdate_format_ymd.src
                            17921 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                            17922 ; 2830 |
                            17923 ; 2831 |//$FILENAME time_num_large_0.src
                            17924 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                            17925 ; 2833 |//$FILENAME time_num_large_1.src
                            17926 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                            17927 ; 2835 |//$FILENAME time_num_large_2.src
                            17928 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                            17929 ; 2837 |//$FILENAME time_num_large_3.src
                            17930 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                            17931 ; 2839 |//$FILENAME time_num_large_4.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17932 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                            17933 ; 2841 |//$FILENAME time_num_large_5.src
                            17934 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                            17935 ; 2843 |//$FILENAME time_num_large_6.src
                            17936 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                            17937 ; 2845 |//$FILENAME time_num_large_7.src
                            17938 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                            17939 ; 2847 |//$FILENAME time_num_large_8.src
                            17940 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                            17941 ; 2849 |//$FILENAME time_num_large_9.src
                            17942 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                            17943 ; 2851 |
                            17944 ; 2852 |//$FILENAME time_num_medium_0.src
                            17945 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                            17946 ; 2854 |//$FILENAME time_num_medium_1.src
                            17947 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                            17948 ; 2856 |//$FILENAME time_num_medium_2.src
                            17949 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                            17950 ; 2858 |//$FILENAME time_num_medium_3.src
                            17951 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                            17952 ; 2860 |//$FILENAME time_num_medium_4.src
                            17953 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                            17954 ; 2862 |//$FILENAME time_num_medium_5.src
                            17955 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                            17956 ; 2864 |//$FILENAME time_num_medium_6.src
                            17957 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                            17958 ; 2866 |//$FILENAME time_num_medium_7.src
                            17959 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                            17960 ; 2868 |//$FILENAME time_num_medium_8.src
                            17961 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                            17962 ; 2870 |//$FILENAME time_num_medium_9.src
                            17963 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                            17964 ; 2872 |
                            17965 ; 2873 |//$FILENAME time_colon.src
                            17966 ; 2874 |#define RSRC_TIME_COLON 1221    
                            17967 ; 2875 |
                            17968 ; 2876 |//$FILENAME settings_backlight_title.src
                            17969 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                            17970 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                            17971 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                            17972 ; 2880 |//$FILENAME settings_playmode_title.src
                            17973 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                            17974 ; 2882 |
                            17975 ; 2883 |//$FILENAME settings_contrast_title.src
                            17976 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                            17977 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                            17978 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                            17979 ; 2887 |
                            17980 ; 2888 |//$FILENAME settings_eq_title.src
                            17981 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                            17982 ; 2890 |//$FILENAME vie_settings_eq_title.src
                            17983 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                            17984 ; 2892 |
                            17985 ; 2893 |//$FILENAME settings_exit_title.src
                            17986 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                            17987 ; 2895 |//$FILENAME vie_settings_exit_title.src
                            17988 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                            17989 ; 2897 |
                            17990 ; 2898 |//$FILENAME settings_set_date_title.src
                            17991 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                            17992 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                            17993 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17994 ; 2902 |
                            17995 ; 2903 |//$FILENAME settings_set_time_title.src
                            17996 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                            17997 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                            17998 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                            17999 ; 2907 |
                            18000 ; 2908 |//$FILENAME settings_playmode_normal.src
                            18001 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                            18002 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                            18003 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                            18004 ; 2912 |
                            18005 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                            18006 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                            18007 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                            18008 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                            18009 ; 2917 |
                            18010 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                            18011 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                            18012 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                            18013 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                            18014 ; 2922 |
                            18015 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                            18016 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                            18017 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                            18018 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                            18019 ; 2927 |
                            18020 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                            18021 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                            18022 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                            18023 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                            18024 ; 2932 |
                            18025 ; 2933 |//$FILENAME settings_backlight_on.src
                            18026 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                            18027 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                            18028 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                            18029 ; 2937 |
                            18030 ; 2938 |//$FILENAME settings_backlight_10s.src
                            18031 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                            18032 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                            18033 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                            18034 ; 2942 |
                            18035 ; 2943 |//$FILENAME settings_backlight_20s.src
                            18036 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                            18037 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                            18038 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                            18039 ; 2947 |
                            18040 ; 2948 |//$FILENAME settings_backlight_30s.src
                            18041 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                            18042 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                            18043 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                            18044 ; 2952 |
                            18045 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                            18046 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                            18047 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                            18048 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                            18049 ; 2957 |
                            18050 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                            18051 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                            18052 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                            18053 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                            18054 ; 2962 |
                            18055 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18056 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                            18057 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                            18058 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                            18059 ; 2967 |
                            18060 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                            18061 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                            18062 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                            18063 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                            18064 ; 2972 |
                            18065 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                            18066 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                            18067 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                            18068 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                            18069 ; 2977 |
                            18070 ; 2978 |//$FILENAME settings_languages_eng.src
                            18071 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                            18072 ; 2980 |//$FILENAME settings_languages_vie.src
                            18073 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                            18074 ; 2982 |
                            18075 ; 2983 |//$FILENAME fraction_dot.src
                            18076 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                            18077 ; 2985 |
                            18078 ; 2986 |//$FILENAME fm_background.src
                            18079 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                            18080 ; 2988 |//$FILENAME vie_fm_background.src
                            18081 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                            18082 ; 2990 |
                            18083 ; 2991 |//$FILENAME searching_please_wait.src
                            18084 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                            18085 ; 2993 |//$FILENAME vie_searching_please_wait.src
                            18086 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                            18087 ; 2995 |
                            18088 ; 2996 |//$FILENAME fm_auto_search.src
                            18089 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                            18090 ; 2998 |//$FILENAME vie_fm_auto_search.src
                            18091 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                            18092 ; 3000 |
                            18093 ; 3001 |//$FILENAME jvj_shutdown_player.src
                            18094 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                            18095 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                            18096 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                            18097 ; 3005 |
                            18098 ; 3006 |#endif //IF (!@def(resources))
                            18099 ; 3007 |
                            18100 
                            18102 
                            18103 ; 23   |#include "dbcs.h"
                            18104 
                            18106 
                            18107 ; 1    |#ifndef DBCS_H
                            18108 ; 2    |#define DBCS_H
                            18109 ; 3    |
                            18110 ; 4    |
                            18111 ; 5    |_reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLength);
                            18112 ; 6    |_reentrant void DBCSToUnicodeDstXSrcY(_packed unsigned char *pDBCS, WORD _X * _X pUnicode,
                                   INT iLength);
                            18113 ; 7    |
                            18114 ; 8    |#endif
                            18115 
                            18117 
                            18118 ; 24   |#include "sysspeed.h"
                            18119 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18121 
                            18122 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            18123 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18124 ; 3    |// Speed defs
                            18125 ; 4    |// NOTE: sysspeed.H is generated from sysspeed.INC. Only modify inc version.
                            18126 ; 5    |// Speed clients: See SPEED_CLIENT_ defines and non 3400 Speed Indeces
                            18127 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            18128 ; 7    |
                            18129 ; 8    |#if (!defined(SYSSPEED_INC))
                            18130 ; 9    |#define SYSSPEED_INC 1
                            18131 ; 10   |
                            18132 ; 11   |// PLL Frequency Divider (Assume DDIV=0)
                            18133 ; 12   |// PLL Output Frequency = (33+PDIV)*(XTAL/20)   XTAL=24 MHz
                            18134 ; 13   |// PDIV = (Speed * 20 / 24) - 33  (if DDIV=0)
                            18135 ; 14   |// Digital Clock Post Divider 
                            18136 ; 15   |// Digital Clock = PLL Output Fequency / 2^DDIV   (Speed is in MHz)
                            18137 ; 16   |// GP Flash Timing Registers
                            18138 ; 17   |// x:HW_GPFLASH_TIMING1R
                            18139 ; 18   |//      TSU = 0ns 
                            18140 ; 19   |//      TH = 10ns Min
                            18141 ; 20   |// Use Default Settings since max speed is 75.6 MHz or 13.2275 ns
                            18142 ; 21   |// Add Register if needed
                            18143 ; 22   |// x:HW_GPFLASH_TIMING2R 
                            18144 ; 23   |//      TDS = 25ns Min  data setup time
                            18145 ; 24   |//      TDH = 15ns Min  data hold  time
                            18146 ; 25   |//      TDS + TDH must be > 50 nS
                            18147 ; 26   |// Speed Indexes (into the speed table)
                            18148 ; 27   |//!!!!! ** MUST BE ORDERED FROM LOWEST TO HIGHEST FREQ ** !!!!!
                            18149 ; 28   |// NOTE: Executive speed client must only use speed index 1 or 0 (IDLE).
                            18150 ; 29   |#define SPEED_IDLE 0 
                            18151 ; 30   |#define SPEED_AUDIBLE_MP3 1
                            18152 ; 31   |#define SPEED_AUDIBLE_ACELP_SR8KHz 2
                            18153 ; 32   |#define SPEED_FM 3
                            18154 ; 33   |#define SPEED_FM_EQ 4
                            18155 ; 34   |#define SPEED_AUDIBLE_ACELP_SR16KHz 5
                            18156 ; 35   |#define SPEED_MP3 6
                            18157 ; 36   |#define SPEED_ADPCM 7
                            18158 ; 37   |#define SPEED_MIXER 8
                            18159 ; 38   |#define SPEED_ADCBASE 9
                            18160 ; 39   |#define SPEED_MAX 10
                            18161 ; 40   |#define SPEED_WMA 11
                            18162 ; 41   |#define SPEED_MP3ENCODE 12
                            18163 ; 42   |#define SPEED_PEAK 13
                            18164 ; 43   |#define SPEED_LAST SPEED_PEAK
                            18165 ; 44   |#define SPEED_UNINITIALIZED SPEED_LAST+1
                            18166 ; 45   |// SPEED_UNINITIALIZED must be the highest index value
                            18167 ; 46   |
                            18168 ; 47   |// Idle speed is 10 MHz  (98.04nS)
                            18169 ; 48   |#define IDLE_SPEED 10              
                            18170 ; 49   |// (1+33)*(24/20) = 40.8
                            18171 ; 50   |#define IDLE_PDIV 1               
                            18172 ; 51   |// 40.5504 / (2^2) = 10.2 MHz
                            18173 ; 52   |#define IDLE_DDIV 2               
                            18174 ; 53   |// 1.37v
                            18175 ; 54   |#define IDLE_VOLTAGE 0x00000B         
                            18176 ; 55   |// 1.28v 
                            18177 ; 56   |#define IDLE_BOVOLTAGE 0x000800         
                            18178 ; 57   |
                            18179 ; 58   |
                            18180 ; 59   |// tdh and tds: hold and setup times in n dclks are 6-bit fields that are right justified 
                                  byte aligned
                            18181 ; 60   |// 60MHz MSC uses the following clock setup: 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18182 ; 61   |// NAND1     $000203 -> (2+3)/60MHz =  83.3ns   2 dclk hold and 3 dclk setup
                            18183 ; 62   |// NAND2     $000304 -> (3+4)/60MHz = 116.7ns
                            18184 ; 63   |// NAND3     $000305 -> (3+5)/60MHz = 133.3ns
                            18185 ; 64   |// NAND4     $000305 -> (3+5)/60MHz = 133.3ns
                            18186 ; 65   |// So, for 10MHz idle speed:
                            18187 ; 66   |// NAND1,2,4 may use $000101 
                            18188 ; 67   |#if (defined(DEBUG))
                            18189 ; 68   |#if (defined(NAND1))
                            18190 ; 69   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18191 ; 70   |#define IDLE_GPSPEED 0x000101         
                            18192 ; 71   |#else 
                            18193 ; 72   |#if (defined(NAND2))
                            18194 ; 73   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18195 ; 74   |#define IDLE_GPSPEED 0x000101         
                            18196 ; 75   |#else 
                            18197 ; 76   |#if (defined(NAND3))
                            18198 ; 77   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18199 ; 78   |#define IDLE_GPSPEED 0x000101         
                            18200 ; 79   |#else 
                            18201 ; 80   |#if (defined(NAND4))
                            18202 ; 81   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18203 ; 82   |#define IDLE_GPSPEED 0x000101         
                            18204 ; 83   |#else 
                            18205 ; 84   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18206 ; 85   |#define IDLE_GPSPEED 0x000101         
                            18207 ; 86   |#endif
                            18208 ; 87   |#endif
                            18209 ; 88   |#endif
                            18210 ; 89   |#endif
                            18211 ; 90   |#else 
                            18212 ; 91   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18213 ; 92   |#define IDLE_GPSPEED 0x000101         
                            18214 ; 93   |#endif
                            18215 ; 94   |//---------    
                            18216 ; 95   |
                            18217 ; 96   |// speed is 15 MHz(66.6nS)
                            18218 ; 97   |#define AUDIBLE_MP3_SPEED 15              
                            18219 ; 98   |// PLL O/P freq = (33 + PDIV)*(24/20) = (33 + 17)*(24/20) = 60MHz
                            18220 ; 99   |#define AUDIBLE_MP3_PDIV 17              
                            18221 ; 100  |// DCLK = 40.8MHz/(2^DDIV) = 15MHz
                            18222 ; 101  |#define AUDIBLE_MP3_DDIV 2               
                            18223 ; 102  |// 1.37V
                            18224 ; 103  |#define AUDIBLE_MP3_VOLTAGE 0x00000B         
                            18225 ; 104  |// 1.28V 
                            18226 ; 105  |#define AUDIBLE_MP3_BOVOLTAGE 0x000800         
                            18227 ; 106  |
                            18228 ; 107  |// NAND1     15MHz *  83.3ns = 1.249 -> $000101
                            18229 ; 108  |// NAND2     15MHz * 116.7ns = 1.750 -> $000101
                            18230 ; 109  |// NAND3|4   15MHz * 133.3ns = 1.999 -> $000101
                            18231 ; 110  |
                            18232 ; 111  |#if (defined(DEBUG))
                            18233 ; 112  |#if (defined(NAND1))
                            18234 ; 113  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18235 ; 114  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            18236 ; 115  |#else 
                            18237 ; 116  |#if (defined(NAND2))
                            18238 ; 117  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18239 ; 118  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            18240 ; 119  |#else 
                            18241 ; 120  |#if (defined(NAND3))
                            18242 ; 121  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18243 ; 122  |#define AUDIBLE_MP3_GPSPEED 0x000101         
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18244 ; 123  |#else 
                            18245 ; 124  |#if (defined(NAND4))
                            18246 ; 125  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18247 ; 126  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            18248 ; 127  |#else 
                            18249 ; 128  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18250 ; 129  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            18251 ; 130  |#endif
                            18252 ; 131  |#endif
                            18253 ; 132  |#endif
                            18254 ; 133  |#endif
                            18255 ; 134  |#else 
                            18256 ; 135  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18257 ; 136  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            18258 ; 137  |#endif
                            18259 ; 138  |//---------   
                            18260 ; 139  |
                            18261 ; 140  |// speed is 15 MHz(66.6nS)
                            18262 ; 141  |#define AUDIBLE_ACELP_SR8KHz_SPEED 15              
                            18263 ; 142  |// PLL O/P freq = (33 + PDIV)*(24/20) = (33 + 17)*(24/20) = 60MHz
                            18264 ; 143  |#define AUDIBLE_ACELP_SR8KHz_PDIV 17              
                            18265 ; 144  |// DCLK = 40.8MHz/(2^DDIV) = 15MHz
                            18266 ; 145  |#define AUDIBLE_ACELP_SR8KHz_DDIV 2               
                            18267 ; 146  |// 1.37V
                            18268 ; 147  |#define AUDIBLE_ACELP_SR8KHz_VOLTAGE 0x00000B         
                            18269 ; 148  |// 1.28V 
                            18270 ; 149  |#define AUDIBLE_ACELP_SR8KHz_BOVOLTAGE 0x000800         
                            18271 ; 150  |
                            18272 ; 151  |// NAND1     15MHz *  83.3ns = 1.249 -> $000101
                            18273 ; 152  |// NAND2     15MHz * 116.7ns = 1.750 -> $000101
                            18274 ; 153  |// NAND3|4   15MHz * 133.3ns = 1.999 -> $000101
                            18275 ; 154  |
                            18276 ; 155  |#if (defined(DEBUG))
                            18277 ; 156  |#if (defined(NAND1))
                            18278 ; 157  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18279 ; 158  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            18280 ; 159  |#else 
                            18281 ; 160  |#if (defined(NAND2))
                            18282 ; 161  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18283 ; 162  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            18284 ; 163  |#else 
                            18285 ; 164  |#if (defined(NAND3))
                            18286 ; 165  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18287 ; 166  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            18288 ; 167  |#else 
                            18289 ; 168  |#if (defined(NAND4))
                            18290 ; 169  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18291 ; 170  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            18292 ; 171  |#else 
                            18293 ; 172  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18294 ; 173  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            18295 ; 174  |#endif
                            18296 ; 175  |#endif
                            18297 ; 176  |#endif
                            18298 ; 177  |#endif
                            18299 ; 178  |#else 
                            18300 ; 179  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18301 ; 180  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            18302 ; 181  |#endif
                            18303 ; 182  |//--------- 
                            18304 ; 183  |// Changed speed from 18Mhz to 24Mhz stmp10415
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18305 ; 184  |// stmp10415   was 18              ; FM speed is 18 MHz, which is as low as possible for S
                                  teely Dan Tuner in sdk 2.610. In 3.110 we need >22Mhz so we use 24Mhz. 
                            18306 ; 185  |#define FM_SPEED 24 
                            18307 ; 186  |// stmp10415   was 27              ; (27+33)*(24/20) = 72 in sdk2.610.  In sdk 3.110 we us
                                  e (7+33)*(24/20) = 48.
                            18308 ; 187  |#define FM_PDIV 7  
                            18309 ; 188  |// stmp10415   was  2              ; 72 / (2^2) = 18 MHz in sdk 2.610.    In 3.110 we use 
                                  48/2^1 = 24Mhz. 
                            18310 ; 189  |#define FM_DDIV 1  
                            18311 ; 190  |
                            18312 ; 191  |// 1.44V        - Steely Dan spec at 1.35V
                            18313 ; 192  |#define FM_VOLTAGE 0x00000d         
                            18314 ; 193  |// 1.28v
                            18315 ; 194  |#define FM_BOVOLTAGE 0x000800         
                            18316 ; 195  |#if (defined(DEBUG))
                            18317 ; 196  |#if (defined(NAND1))
                            18318 ; 197  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18319 ; 198  |#define FM_GPSPEED 0x000102         
                            18320 ; 199  |#else 
                            18321 ; 200  |#if (defined(NAND2))
                            18322 ; 201  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18323 ; 202  |#define FM_GPSPEED 0x000203         
                            18324 ; 203  |#else 
                            18325 ; 204  |#if (defined(NAND3))
                            18326 ; 205  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18327 ; 206  |#define FM_GPSPEED 0x000203         
                            18328 ; 207  |#else 
                            18329 ; 208  |#if (defined(NAND4))
                            18330 ; 209  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18331 ; 210  |#define FM_GPSPEED 0x000203         
                            18332 ; 211  |#else 
                            18333 ; 212  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18334 ; 213  |#define FM_GPSPEED 0x000102         
                            18335 ; 214  |#endif
                            18336 ; 215  |#endif
                            18337 ; 216  |#endif
                            18338 ; 217  |#endif
                            18339 ; 218  |#else 
                            18340 ; 219  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18341 ; 220  |#define FM_GPSPEED 0x000203         
                            18342 ; 221  |#endif
                            18343 ; 222  |//---------
                            18344 ; 223  |// Increase to 30 MHz to support equalizer
                            18345 ; 224  |#define FM_EQ_SPEED 30  
                            18346 ; 225  |// (17+33)*(24/20) = 60
                            18347 ; 226  |#define FM_EQ_PDIV 17  
                            18348 ; 227  |//  60 / (2^1) = 30 MHz  
                            18349 ; 228  |#define FM_EQ_DDIV 1   
                            18350 ; 229  |
                            18351 ; 230  |// Higher voltages when using equalizer and TA2 STFM1000 to prevent lockup when changing E
                                  Q settings rapidly
                            18352 ; 231  |//1.44v  - Steely Dan spec at 1.35V
                            18353 ; 232  |#define FM_EQ_VOLTAGE 0x00000D   
                            18354 ; 233  |//1.31v     
                            18355 ; 234  |#define FM_EQ_BOVOLTAGE 0x000900   
                            18356 ; 235  |
                            18357 ; 236  |#if (defined(DEBUG))
                            18358 ; 237  |#if (defined(NAND1))
                            18359 ; 238  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18360 ; 239  |#define FM_EQ_GPSPEED 0x000102         
                            18361 ; 240  |#else 
                            18362 ; 241  |#if (defined(NAND2))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18363 ; 242  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18364 ; 243  |#define FM_EQ_GPSPEED 0x000203         
                            18365 ; 244  |#else 
                            18366 ; 245  |#if (defined(NAND3))
                            18367 ; 246  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18368 ; 247  |#define FM_EQ_GPSPEED 0x000203         
                            18369 ; 248  |#else 
                            18370 ; 249  |#if (defined(NAND4))
                            18371 ; 250  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18372 ; 251  |#define FM_EQ_GPSPEED 0x000203         
                            18373 ; 252  |#else 
                            18374 ; 253  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18375 ; 254  |#define FM_EQ_GPSPEED 0x000102         
                            18376 ; 255  |#endif
                            18377 ; 256  |#endif
                            18378 ; 257  |#endif
                            18379 ; 258  |#endif
                            18380 ; 259  |#else 
                            18381 ; 260  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            18382 ; 261  |#define FM_EQ_GPSPEED 0x000203         
                            18383 ; 262  |#endif
                            18384 ; 263  |//---------
                            18385 ; 264  |
                            18386 ; 265  |
                            18387 ; 266  |// Audible Acelp speed is 36 MHz(27.78nS)
                            18388 ; 267  |#define AUDIBLE_ACELP_SR16KHz_SPEED 36            
                            18389 ; 268  |// PLL O/P freq = (33 + PDIV)*(24/20)   = (33+27)*(24/20) = 72MHz
                            18390 ; 269  |#define AUDIBLE_ACELP_SR16KHz_PDIV 27              
                            18391 ; 270  |// DCLK = 60MHz/(2^DDIV) = 36MHz
                            18392 ; 271  |#define AUDIBLE_ACELP_SR16KHz_DDIV 1             
                            18393 ; 272  |// 1.37V
                            18394 ; 273  |#define AUDIBLE_ACELP_SR16KHz_VOLTAGE 0x00000B       
                            18395 ; 274  |// 1.28V 
                            18396 ; 275  |#define AUDIBLE_ACELP_SR16KHz_BOVOLTAGE 0x000800       
                            18397 ; 276  |
                            18398 ; 277  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            18399 ; 278  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            18400 ; 279  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            18401 ; 280  |#if (defined(DEBUG))
                            18402 ; 281  |#if (defined(NAND1))
                            18403 ; 282  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18404 ; 283  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            18405 ; 284  |#else 
                            18406 ; 285  |#if (defined(NAND2))
                            18407 ; 286  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18408 ; 287  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            18409 ; 288  |#else 
                            18410 ; 289  |#if (defined(NAND3))
                            18411 ; 290  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18412 ; 291  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            18413 ; 292  |#else 
                            18414 ; 293  |#if (defined(NAND4))
                            18415 ; 294  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18416 ; 295  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            18417 ; 296  |#else 
                            18418 ; 297  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18419 ; 298  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            18420 ; 299  |#endif
                            18421 ; 300  |#endif
                            18422 ; 301  |#endif
                            18423 ; 302  |#endif
                            18424 ; 303  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18425 ; 304  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18426 ; 305  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            18427 ; 306  |#endif
                            18428 ; 307  |//---------   
                            18429 ; 308  |
                            18430 ; 309  |
                            18431 ; 310  |
                            18432 ; 311  |
                            18433 ; 312  |// MP3 speed is 36 MHz  (27.78nS)
                            18434 ; 313  |#define MP3_SPEED 36              
                            18435 ; 314  |// (27+33)*(24/20) = 72
                            18436 ; 315  |#define MP3_PDIV 27              
                            18437 ; 316  |// 72 / (2^1) = 36 MHz
                            18438 ; 317  |#define MP3_DDIV 1               
                            18439 ; 318  |// 1.37v
                            18440 ; 319  |#define MP3_VOLTAGE 0x00000B         
                            18441 ; 320  |// 1.28v
                            18442 ; 321  |#define MP3_BOVOLTAGE 0x000800         
                            18443 ; 322  |
                            18444 ; 323  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            18445 ; 324  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            18446 ; 325  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            18447 ; 326  |#if (defined(DEBUG))
                            18448 ; 327  |#if (defined(NAND1))
                            18449 ; 328  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18450 ; 329  |#define MP3_GPSPEED 0x000102         
                            18451 ; 330  |#else 
                            18452 ; 331  |#if (defined(NAND2))
                            18453 ; 332  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18454 ; 333  |#define MP3_GPSPEED 0x000203         
                            18455 ; 334  |#else 
                            18456 ; 335  |#if (defined(NAND3))
                            18457 ; 336  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18458 ; 337  |#define MP3_GPSPEED 0x000203         
                            18459 ; 338  |#else 
                            18460 ; 339  |#if (defined(NAND4))
                            18461 ; 340  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18462 ; 341  |#define MP3_GPSPEED 0x000203         
                            18463 ; 342  |#else 
                            18464 ; 343  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18465 ; 344  |#define MP3_GPSPEED 0x000102         
                            18466 ; 345  |#endif
                            18467 ; 346  |#endif
                            18468 ; 347  |#endif
                            18469 ; 348  |#endif
                            18470 ; 349  |#else 
                            18471 ; 350  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18472 ; 351  |#define MP3_GPSPEED 0x000102         
                            18473 ; 352  |#endif
                            18474 ; 353  |//---------
                            18475 ; 354  |// ADPCM speed is 36 MHz  (27.78nS)
                            18476 ; 355  |#define ADPCM_SPEED 36              
                            18477 ; 356  |// (27+33)*(24/20) = 72
                            18478 ; 357  |#define ADPCM_PDIV 27              
                            18479 ; 358  |// 72 / (2^1) = 36 MHz
                            18480 ; 359  |#define ADPCM_DDIV 1               
                            18481 ; 360  |// 1.37v
                            18482 ; 361  |#define ADPCM_VOLTAGE 0x00000B         
                            18483 ; 362  |// 1.28v
                            18484 ; 363  |#define ADPCM_BOVOLTAGE 0x000800         
                            18485 ; 364  |
                            18486 ; 365  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18487 ; 366  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            18488 ; 367  |// NAND3|4   36MHz * 133.3ns = 4.788 -> $000203
                            18489 ; 368  |#if (defined(DEBUG))
                            18490 ; 369  |#if (defined(NAND1))
                            18491 ; 370  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18492 ; 371  |#define ADPCM_GPSPEED 0x000102         
                            18493 ; 372  |#else 
                            18494 ; 373  |#if (defined(NAND2))
                            18495 ; 374  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18496 ; 375  |#define ADPCM_GPSPEED 0x000203         
                            18497 ; 376  |#else 
                            18498 ; 377  |#if (defined(NAND3))
                            18499 ; 378  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18500 ; 379  |#define ADPCM_GPSPEED 0x000203         
                            18501 ; 380  |#else 
                            18502 ; 381  |#if (defined(NAND4))
                            18503 ; 382  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18504 ; 383  |#define ADPCM_GPSPEED 0x000203         
                            18505 ; 384  |#else 
                            18506 ; 385  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18507 ; 386  |#define ADPCM_GPSPEED 0x000102         
                            18508 ; 387  |#endif
                            18509 ; 388  |#endif
                            18510 ; 389  |#endif
                            18511 ; 390  |#endif
                            18512 ; 391  |#else 
                            18513 ; 392  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18514 ; 393  |#define ADPCM_GPSPEED 0x000102         
                            18515 ; 394  |#endif
                            18516 ; 395  |//---------
                            18517 ; 396  |// Mixer use requires a min vddd. Reason for this: 
                            18518 ; 397  |// ************
                            18519 ; 398  |// Stmp00004930: Field failure: Distortion from the mixer. Very worst case 
                            18520 ; 399  |//           conditions (at cold) will cause the ADC to not provide any samples.
                            18521 ; 400  |//           All mixer/adc functions must run VDDD>=1.43V. This includes encoding
                            18522 ; 401  |//           and Fmtuner  operation (uses line-in via mixer) in the SDK. 
                            18523 ; 402  |// ************
                            18524 ; 403  |// same as Idle speed defined above
                            18525 ; 404  |#define MIXER_SPEED IDLE_SPEED      
                            18526 ; 405  |// same as idle case defined above
                            18527 ; 406  |#define MIXER_PDIV IDLE_PDIV       
                            18528 ; 407  |// same as idle case defined above
                            18529 ; 408  |#define MIXER_DDIV IDLE_DDIV       
                            18530 ; 409  |// 1.44v
                            18531 ; 410  |#define MIXER_VOLTAGE 0x00000D         
                            18532 ; 411  |// 1.34v as in the MAX_BOVOLTAGE case below which has same Vddd.
                            18533 ; 412  |#define MIXER_BOVOLTAGE 0x000A00         
                            18534 ; 413  |
                            18535 ; 414  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            18536 ; 415  |#define MIXER_GPSPEED IDLE_GPSPEED    
                            18537 ; 416  |//---------
                            18538 ; 417  |// ADCBASE speed is 36 MHz  (27.78nS)
                            18539 ; 418  |#define ADCBASE_SPEED 36              
                            18540 ; 419  |// (27+33)*(24/20) = 72
                            18541 ; 420  |#define ADCBASE_PDIV 27              
                            18542 ; 421  |// 72 / (2^1) = 36 MHz
                            18543 ; 422  |#define ADCBASE_DDIV 1               
                            18544 ; 423  |// 1.44v Min vddd voltage to operate high res ADC @ low temp.
                            18545 ; 424  |#define ADCBASE_VOLTAGE 0x00000D         
                            18546 ; 425  |// 1.34v Voltages same as max case. Rest matches ADPCM case.
                            18547 ; 426  |#define ADCBASE_BOVOLTAGE 0x000A00         
                            18548 ; 427  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18549 ; 428  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            18550 ; 429  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            18551 ; 430  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            18552 ; 431  |#if (defined(DEBUG))
                            18553 ; 432  |#if (defined(NAND1))
                            18554 ; 433  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18555 ; 434  |#define ADCBASE_GPSPEED 0x000102         
                            18556 ; 435  |#else 
                            18557 ; 436  |#if (defined(NAND2))
                            18558 ; 437  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18559 ; 438  |#define ADCBASE_GPSPEED 0x000203         
                            18560 ; 439  |#else 
                            18561 ; 440  |#if (defined(NAND3))
                            18562 ; 441  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18563 ; 442  |#define ADCBASE_GPSPEED 0x000203         
                            18564 ; 443  |#else 
                            18565 ; 444  |#if (defined(NAND4))
                            18566 ; 445  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18567 ; 446  |#define ADCBASE_GPSPEED 0x000203         
                            18568 ; 447  |#else 
                            18569 ; 448  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18570 ; 449  |#define ADCBASE_GPSPEED 0x000102         
                            18571 ; 450  |#endif
                            18572 ; 451  |#endif
                            18573 ; 452  |#endif
                            18574 ; 453  |#endif
                            18575 ; 454  |#else 
                            18576 ; 455  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            18577 ; 456  |#define ADCBASE_GPSPEED 0x000102         
                            18578 ; 457  |#endif
                            18579 ; 458  |//---------
                            18580 ; 459  |// MAX speed is 48 MHz (20.83ns)
                            18581 ; 460  |#define MAX_SPEED 48              
                            18582 ; 461  |// (7+33)*(24/20) = 48
                            18583 ; 462  |#define MAX_PDIV 7               
                            18584 ; 463  |// 47.9232 / (2^0) = 48 MHz
                            18585 ; 464  |#define MAX_DDIV 0               
                            18586 ; 465  |// 1.44v
                            18587 ; 466  |#define MAX_VOLTAGE 0x00000D         
                            18588 ; 467  |// 1.34v
                            18589 ; 468  |#define MAX_BOVOLTAGE 0x000A00         
                            18590 ; 469  |
                            18591 ; 470  |// NAND1     48MHz *  83.3ns = 3.998 -> $000202 -> $000203 required (setup needs 3dclk)
                            18592 ; 471  |// NAND2     48MHz * 116.7ns = 5.602 -> $000303
                            18593 ; 472  |// NAND3|4   48MHz * 133.3ns = 6.398 -> $000304
                            18594 ; 473  |#if (defined(DEBUG))
                            18595 ; 474  |#if (defined(NAND1))
                            18596 ; 475  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18597 ; 476  |#define MAX_GPSPEED 0x000203         
                            18598 ; 477  |#else 
                            18599 ; 478  |#if (defined(NAND2))
                            18600 ; 479  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            18601 ; 480  |#define MAX_GPSPEED 0x000303         
                            18602 ; 481  |#else 
                            18603 ; 482  |#if (defined(NAND3))
                            18604 ; 483  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18605 ; 484  |#define MAX_GPSPEED 0x000304         
                            18606 ; 485  |#else 
                            18607 ; 486  |#if (defined(NAND4))
                            18608 ; 487  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18609 ; 488  |#define MAX_GPSPEED 0x000304         
                            18610 ; 489  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18611 ; 490  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18612 ; 491  |#define MAX_GPSPEED 0x000203         
                            18613 ; 492  |#endif
                            18614 ; 493  |#endif
                            18615 ; 494  |#endif
                            18616 ; 495  |#endif
                            18617 ; 496  |#else 
                            18618 ; 497  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18619 ; 498  |#define MAX_GPSPEED 0x000203         
                            18620 ; 499  |#endif
                            18621 ; 500  |//---------
                            18622 ; 501  |// WMA speed is 60MHz   (16.67nS)
                            18623 ; 502  |#define WMA_SPEED 60              
                            18624 ; 503  |// (17+33)*(24/20) = 60
                            18625 ; 504  |#define WMA_PDIV 17              
                            18626 ; 505  |// 60 / (2^0) = 60 MHz
                            18627 ; 506  |#define WMA_DDIV 0               
                            18628 ; 507  |// 1.63V
                            18629 ; 508  |#define WMA_VOLTAGE 0x000013         
                            18630 ; 509  |// 1.54V
                            18631 ; 510  |#define WMA_BOVOLTAGE 0x001000         
                            18632 ; 511  |
                            18633 ; 512  |// Matching values for MSC (see note above for IDLE_GPSPEED)
                            18634 ; 513  |#if (defined(DEBUG))
                            18635 ; 514  |#if (defined(NAND1))
                            18636 ; 515  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18637 ; 516  |#define WMA_GPSPEED 0x000203         
                            18638 ; 517  |#else 
                            18639 ; 518  |#if (defined(NAND2))
                            18640 ; 519  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18641 ; 520  |#define WMA_GPSPEED 0x000304         
                            18642 ; 521  |#else 
                            18643 ; 522  |#if (defined(NAND3))
                            18644 ; 523  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 5 for TDS
                            18645 ; 524  |#define WMA_GPSPEED 0x000305         
                            18646 ; 525  |#else 
                            18647 ; 526  |#if (defined(NAND4))
                            18648 ; 527  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 5 for TDS
                            18649 ; 528  |#define WMA_GPSPEED 0x000305         
                            18650 ; 529  |#else 
                            18651 ; 530  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18652 ; 531  |#define WMA_GPSPEED 0x000203         
                            18653 ; 532  |#endif
                            18654 ; 533  |#endif
                            18655 ; 534  |#endif
                            18656 ; 535  |#endif
                            18657 ; 536  |#else 
                            18658 ; 537  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            18659 ; 538  |#define WMA_GPSPEED 0x000203         
                            18660 ; 539  |#endif
                            18661 ; 540  |//---------
                            18662 ; 541  |// MP3ENCODE speed is 65MHz   (15.35nS) but see next line
                            18663 ; 542  |#define MP3ENCODE_SPEED 65              
                            18664 ; 543  |// (22+33)*(24/20) = 65; but   (20+33)*(24/20)=63.6 (T=15.723 ns)
                            18665 ; 544  |#define MP3ENCODE_PDIV 20              
                            18666 ; 545  |// 65.1264 / (2^0) = 65 MHz;   63.6 / 2^0 = 63.6 MHz
                            18667 ; 546  |#define MP3ENCODE_DDIV 0               
                            18668 ; 547  |// 1.82V
                            18669 ; 548  |#define MP3ENCODE_VOLTAGE 0x000019         
                            18670 ; 549  |// 1.76 v 
                            18671 ; 550  |#define MP3ENCODE_BOVOLTAGE 0x001700         
                            18672 ; 551  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18673 ; 552  |// NAND1     65MHz *  83.3ns = 5.415 -> $000303
                            18674 ; 553  |// NAND2     65MHz * 116.7ns = 7.586 -> $000404
                            18675 ; 554  |// NAND3|4   65MHz * 133.3ns = 8.665 -> $000405
                            18676 ; 555  |#if (defined(DEBUG))
                            18677 ; 556  |#if (defined(NAND1))
                            18678 ; 557  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            18679 ; 558  |#define MP3ENCODE_GPSPEED 0x000303         
                            18680 ; 559  |#else 
                            18681 ; 560  |#if (defined(NAND2))
                            18682 ; 561  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 4 for TDS
                            18683 ; 562  |#define MP3ENCODE_GPSPEED 0x000404         
                            18684 ; 563  |#else 
                            18685 ; 564  |#if (defined(NAND3))
                            18686 ; 565  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS
                            18687 ; 566  |#define MP3ENCODE_GPSPEED 0x000405         
                            18688 ; 567  |#else 
                            18689 ; 568  |#if (defined(NAND4))
                            18690 ; 569  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS
                            18691 ; 570  |#define MP3ENCODE_GPSPEED 0x000405         
                            18692 ; 571  |#else 
                            18693 ; 572  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            18694 ; 573  |#define MP3ENCODE_GPSPEED 0x000303         
                            18695 ; 574  |#endif
                            18696 ; 575  |#endif
                            18697 ; 576  |#endif
                            18698 ; 577  |#endif
                            18699 ; 578  |#else 
                            18700 ; 579  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            18701 ; 580  |#define MP3ENCODE_GPSPEED 0x000303         
                            18702 ; 581  |#endif
                            18703 ; 582  |//---------
                            18704 ; 583  |// x:HW_GPFLASH_TIMING2R 
                            18705 ; 584  |//      TDS = 25ns Min data setup time. Note usbmsc says 45 for min. 20ns is a typical nan
                                  d flash.
                            18706 ; 585  |//      TDH = 15ns Min data hold  time. Note usbmsc says 30 for min. But has min (tds+tdh)
                                  >50ns.
                            18707 ; 586  |//      TDS + TDH must be > 50 nS
                            18708 ; 587  |// PEAK speed is 75.6MHz T=13.2275 ns  
                            18709 ; 588  |#define PEAK_SPEED 75              
                            18710 ; 589  |// (29+33)*(24/20) = 75.6          
                            18711 ; 590  |#define PEAK_PDIV 30              
                            18712 ; 591  |// 75.6 / (2^0) = 75.6 MHz     
                            18713 ; 592  |#define PEAK_DDIV 0               
                            18714 ; 593  |// 1.92V 
                            18715 ; 594  |#define PEAK_VOLTAGE 0x00001c         
                            18716 ; 595  |// 1.82V                        
                            18717 ; 596  |#define PEAK_BOVOLTAGE 0x001900         
                            18718 ; 597  |
                            18719 ; 598  |// DEBUG builds have different setup&hold due to engineering board's capacitance. RETAIL B
                                  UILDS USE ONE VALUE. 
                            18720 ; 599  |// ns times below are from usbmsc's total (tds + tdh) = setup+hold. USBMSC runs at 60 MHz.
                                  
                            18721 ; 600  |// NAND1     75.6 MHz *  83.3ns = 6.247 DCLKs so 7 -> $000304      
                            18722 ; 601  |// NAND2     75.6 MHz * 116.7ns = 8.823 DCLKs so 9 -> $000405      
                            18723 ; 602  |// NAND3|4   75.6 MHz * 133.3ns = 10.078 DCLKs     -> $000505 If issues try 000506 here (T
                                  DS=6).     
                            18724 ; 603  |#if (defined(DEBUG))
                            18725 ; 604  |#if (defined(NAND1))
                            18726 ; 605  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18727 ; 606  |#define PEAK_GPSPEED 0x000304         
                            18728 ; 607  |#else 
                            18729 ; 608  |#if (defined(NAND2))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18730 ; 609  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS; nand1 settings work on m
                                  ultinand if good layout.
                            18731 ; 610  |#define PEAK_GPSPEED 0x000405         
                            18732 ; 611  |#else 
                            18733 ; 612  |#if (defined(NAND3))
                            18734 ; 613  |// HW_GPFLASH_TIMING2R - 5dclk/access time for TDH and 5 for TDS
                            18735 ; 614  |#define PEAK_GPSPEED 0x000505         
                            18736 ; 615  |#else 
                            18737 ; 616  |#if (defined(NAND4))
                            18738 ; 617  |// HW_GPFLASH_TIMING2R - 5dclk/access time for TDH and 5 for TDS
                            18739 ; 618  |#define PEAK_GPSPEED 0x000505         
                            18740 ; 619  |#else 
                            18741 ; 620  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18742 ; 621  |#define PEAK_GPSPEED 0x000304         
                            18743 ; 622  |#endif
                            18744 ; 623  |#endif
                            18745 ; 624  |#endif
                            18746 ; 625  |#endif
                            18747 ; 626  |#else 
                            18748 ; 627  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            18749 ; 628  |#define PEAK_GPSPEED 0x000304         
                            18750 ; 629  |#endif
                            18751 ; 630  |
                            18752 ; 631  |//------------------------------------------
                            18753 ; 632  |//> 
                            18754 ; 633  |// Multi-Client Clock Speed Adjustment API:  
                            18755 ; 634  |// Prototypes here are exported from sysspeed.inc to sysspeed.h by incToC util
                            18756 ; 635  |_reentrant INT SysGetSpeed(void);
                            18757 ; 636  |//             or asm input params: none
                            18758 ; 637  |//             Returns the CurrentSpeedIndex
                            18759 ; 638  |_reentrant INT SysSpeedIncrease(int SpeedIndex, int clockUserId); 
                            18760 ; 639  |//             or asm input parms:            x1,              y0
                            18761 ; 640  |//       Returns resulting SpeedIndex from SysGetSpeed
                            18762 ; 641  |_reentrant INT SysSpeedClockFree(int clockUserId);  
                            18763 ; 642  |//                   or asm input:              y0
                            18764 ; 643  |//       Returns resulting SpeedIndex from SysGetSpeed
                            18765 ; 644  |// Generally, new clock adjusting modules must insert a bit equate below 
                            18766 ; 645  |// (speed ordered) and use the API calls:
                            18767 ; 646  |// SysSpeedIncrease(SpeedIndex, MY_BIT) and SysSpeedClockFree(MY_BIT) 
                            18768 ; 647  |// passing in the client's clockUserId below for these calls
                            18769 ; 648  |// which manipulate a corresponding speed client bit in clockUserFlag.
                            18770 ; 649  |// SysSpeedClockFree(MY_BIT) reduces clock speed to that of highest active client
                            18771 ; 650  |// or IDLE. Each bit here is a client active indicator managed via this speed API.
                            18772 ; 651  |// clockUserFlag  dc      0      ; Module private var defined in sysspeed.asm
                            18773 ; 652  |// ORDER MUST BE LOWEST TO HIGHEST FREQ so insert your new speed client ID and renumber.
                            18774 ; 653  |// Exec turns up the clock on button events. 
                            18775 ; 654  |#define SPEED_CLIENT_EXECUTIVE 0 
                            18776 ; 655  |#define SPEED_CLIENT_AUDIBLE_MP3 1
                            18777 ; 656  |#define SPEED_CLIENT_STFM_DEC 2
                            18778 ; 657  |#define SPEED_CLIENT_AUDIBLE_ACELP 3
                            18779 ; 658  |#define SPEED_CLIENT_STFM_EQ 4
                            18780 ; 659  |#define SPEED_CLIENT_MP3_DEC 5
                            18781 ; 660  |#define SPEED_CLIENT_ADPCM_DEC 6
                            18782 ; 661  |#define SPEED_CLIENT_ADPCM_ENC 7
                            18783 ; 662  |#define SPEED_CLIENT_MIXER 8
                            18784 ; 663  |#define SPEED_CLIENT_MP3_DEC_SYNC 9
                            18785 ; 664  |// Music and voice parser share this client
                            18786 ; 665  |#define SPEED_CLIENT_PARSER 10 
                            18787 ; 666  |// Same speed as parser.asm or higher. C client. Rename if using.
                            18788 ; 667  |#define SPEED_CLIENT_MENU_WOW 11 
                            18789 ; 668  |#define SPEED_CLIENT_MVIDEO 12
                            18790 ; 669  |#define SPEED_CLIENT_METADATA 13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18791 ; 670  |#define SPEED_CLIENT_PLAYERLIB 14
                            18792 ; 671  |#define SPEED_CLIENT_PLAYLIST1 15 
                            18793 ; 672  |#define SPEED_CLIENT_WMA_DEC 16
                            18794 ; 673  |// Move line when used to maintain speed order
                            18795 ; 674  |#define SPEED_CLIENT_MP3_ENC 17 
                            18796 ; 675  |#define SPEED_CLIENT_JPEG_DEC 18 
                            18797 ; 676  |// change value to match high bit pos above
                            18798 ; 677  |#define SPEED_CLIENT_HIGHEST_USER 18 
                            18799 ; 678  |
                            18800 ; 679  |// Above equates are exported to incToC utility generated sysspeed.h file.
                            18801 ; 680  |// <
                            18802 ; 681  |//-----------------------------------------
                            18803 ; 682  |
                            18804 ; 683  |
                            18805 ; 684  |#endif // IF (!@def(SYSSPEED_INC))
                            18806 ; 685  |
                            18807 ; 686  |
                            18808 ; 687  |
                            18809 
                            18811 
                            18812 ; 25   |
                            18813 ; 26   |#include "playlist.h"
                            18814 
                            18816 
                            18817 ; 1    |#ifndef PLAYLIST_H
                            18818 ; 2    |#define PLAYLIST_H
                            18819 ; 3    |
                            18820 ; 4    |#include "types.h"
                            18821 
                            18823 
                            18824 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18825 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18826 ; 3    |//
                            18827 ; 4    |// Filename: types.h
                            18828 ; 5    |// Description: Standard data types
                            18829 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18830 ; 7    |
                            18831 ; 8    |#ifndef _TYPES_H
                            18832 ; 9    |#define _TYPES_H
                            18833 ; 10   |
                            18834 ; 11   |// TODO:  move this outta here!
                            18835 ; 12   |#if !defined(NOERROR)
                            18836 ; 13   |#define NOERROR 0
                            18837 ; 14   |#define SUCCESS 0
                            18838 ; 15   |#endif 
                            18839 ; 16   |#if !defined(SUCCESS)
                            18840 ; 17   |#define SUCCESS  0
                            18841 ; 18   |#endif
                            18842 ; 19   |#if !defined(ERROR)
                            18843 ; 20   |#define ERROR   -1
                            18844 ; 21   |#endif
                            18845 ; 22   |#if !defined(FALSE)
                            18846 ; 23   |#define FALSE 0
                            18847 ; 24   |#endif
                            18848 ; 25   |#if !defined(TRUE)
                            18849 ; 26   |#define TRUE  1
                            18850 ; 27   |#endif
                            18851 ; 28   |
                            18852 ; 29   |#if !defined(NULL)
                            18853 ; 30   |#define NULL 0
                            18854 ; 31   |#endif
                            18855 ; 32   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18856 ; 33   |#define MAX_INT     0x7FFFFF
                            18857 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18858 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18859 ; 36   |#define MAX_ULONG   (-1) 
                            18860 ; 37   |
                            18861 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18862 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18863 ; 40   |
                            18864 ; 41   |
                            18865 ; 42   |#define BYTE    unsigned char       // btVarName
                            18866 ; 43   |#define CHAR    signed char         // cVarName
                            18867 ; 44   |#define USHORT  unsigned short      // usVarName
                            18868 ; 45   |#define SHORT   unsigned short      // sVarName
                            18869 ; 46   |#define WORD    unsigned int        // wVarName
                            18870 ; 47   |#define INT     signed int          // iVarName
                            18871 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18872 ; 49   |#define LONG    signed long         // lVarName
                            18873 ; 50   |#define BOOL    unsigned int        // bVarName
                            18874 ; 51   |#define FRACT   _fract              // frVarName
                            18875 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18876 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18877 ; 54   |#define FLOAT   float               // fVarName
                            18878 ; 55   |#define DBL     double              // dVarName
                            18879 ; 56   |#define ENUM    enum                // eVarName
                            18880 ; 57   |#define CMX     _complex            // cmxVarName
                            18881 ; 58   |typedef WORD UCS3;                   // 
                            18882 ; 59   |
                            18883 ; 60   |#define UINT16  unsigned short
                            18884 ; 61   |#define UINT8   unsigned char   
                            18885 ; 62   |#define UINT32  unsigned long
                            18886 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18887 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18888 ; 65   |#define WCHAR   UINT16
                            18889 ; 66   |
                            18890 ; 67   |//UINT128 is 16 bytes or 6 words
                            18891 ; 68   |typedef struct UINT128_3500 {   
                            18892 ; 69   |    int val[6];     
                            18893 ; 70   |} UINT128_3500;
                            18894 ; 71   |
                            18895 ; 72   |#define UINT128   UINT128_3500
                            18896 ; 73   |
                            18897 ; 74   |// Little endian word packed byte strings:   
                            18898 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18899 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18900 ; 77   |// Little endian word packed byte strings:   
                            18901 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18902 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18903 ; 80   |
                            18904 ; 81   |// Declare Memory Spaces To Use When Coding
                            18905 ; 82   |// A. Sector Buffers
                            18906 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18907 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18908 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18909 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18910 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18911 ; 88   |// B. Media DDI Memory
                            18912 ; 89   |#define MEDIA_DDI_MEM _Y
                            18913 ; 90   |
                            18914 ; 91   |
                            18915 ; 92   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18916 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18917 ; 94   |// Examples of circular pointers:
                            18918 ; 95   |//    INT CIRC cpiVarName
                            18919 ; 96   |//    DWORD CIRC cpdwVarName
                            18920 ; 97   |
                            18921 ; 98   |#define RETCODE INT                 // rcVarName
                            18922 ; 99   |
                            18923 ; 100  |// generic bitfield structure
                            18924 ; 101  |struct Bitfield {
                            18925 ; 102  |    unsigned int B0  :1;
                            18926 ; 103  |    unsigned int B1  :1;
                            18927 ; 104  |    unsigned int B2  :1;
                            18928 ; 105  |    unsigned int B3  :1;
                            18929 ; 106  |    unsigned int B4  :1;
                            18930 ; 107  |    unsigned int B5  :1;
                            18931 ; 108  |    unsigned int B6  :1;
                            18932 ; 109  |    unsigned int B7  :1;
                            18933 ; 110  |    unsigned int B8  :1;
                            18934 ; 111  |    unsigned int B9  :1;
                            18935 ; 112  |    unsigned int B10 :1;
                            18936 ; 113  |    unsigned int B11 :1;
                            18937 ; 114  |    unsigned int B12 :1;
                            18938 ; 115  |    unsigned int B13 :1;
                            18939 ; 116  |    unsigned int B14 :1;
                            18940 ; 117  |    unsigned int B15 :1;
                            18941 ; 118  |    unsigned int B16 :1;
                            18942 ; 119  |    unsigned int B17 :1;
                            18943 ; 120  |    unsigned int B18 :1;
                            18944 ; 121  |    unsigned int B19 :1;
                            18945 ; 122  |    unsigned int B20 :1;
                            18946 ; 123  |    unsigned int B21 :1;
                            18947 ; 124  |    unsigned int B22 :1;
                            18948 ; 125  |    unsigned int B23 :1;
                            18949 ; 126  |};
                            18950 ; 127  |
                            18951 ; 128  |union BitInt {
                            18952 ; 129  |        struct Bitfield B;
                            18953 ; 130  |        int        I;
                            18954 ; 131  |};
                            18955 ; 132  |
                            18956 ; 133  |#define MAX_MSG_LENGTH 10
                            18957 ; 134  |struct CMessage
                            18958 ; 135  |{
                            18959 ; 136  |        unsigned int m_uLength;
                            18960 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18961 ; 138  |};
                            18962 ; 139  |
                            18963 ; 140  |typedef struct {
                            18964 ; 141  |    WORD m_wLength;
                            18965 ; 142  |    WORD m_wMessage;
                            18966 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18967 ; 144  |} Message;
                            18968 ; 145  |
                            18969 ; 146  |struct MessageQueueDescriptor
                            18970 ; 147  |{
                            18971 ; 148  |        int *m_pBase;
                            18972 ; 149  |        int m_iModulo;
                            18973 ; 150  |        int m_iSize;
                            18974 ; 151  |        int *m_pHead;
                            18975 ; 152  |        int *m_pTail;
                            18976 ; 153  |};
                            18977 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18978 ; 155  |struct ModuleEntry
                            18979 ; 156  |{
                            18980 ; 157  |    int m_iSignaledEventMask;
                            18981 ; 158  |    int m_iWaitEventMask;
                            18982 ; 159  |    int m_iResourceOfCode;
                            18983 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18984 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18985 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18986 ; 163  |    int m_uTimeOutHigh;
                            18987 ; 164  |    int m_uTimeOutLow;
                            18988 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18989 ; 166  |};
                            18990 ; 167  |
                            18991 ; 168  |union WaitMask{
                            18992 ; 169  |    struct B{
                            18993 ; 170  |        unsigned int m_bNone     :1;
                            18994 ; 171  |        unsigned int m_bMessage  :1;
                            18995 ; 172  |        unsigned int m_bTimer    :1;
                            18996 ; 173  |        unsigned int m_bButton   :1;
                            18997 ; 174  |    } B;
                            18998 ; 175  |    int I;
                            18999 ; 176  |} ;
                            19000 ; 177  |
                            19001 ; 178  |
                            19002 ; 179  |struct Button {
                            19003 ; 180  |        WORD wButtonEvent;
                            19004 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19005 ; 182  |};
                            19006 ; 183  |
                            19007 ; 184  |struct Message {
                            19008 ; 185  |        WORD wMsgLength;
                            19009 ; 186  |        WORD wMsgCommand;
                            19010 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19011 ; 188  |};
                            19012 ; 189  |
                            19013 ; 190  |union EventTypes {
                            19014 ; 191  |        struct CMessage msg;
                            19015 ; 192  |        struct Button Button ;
                            19016 ; 193  |        struct Message Message;
                            19017 ; 194  |};
                            19018 ; 195  |
                            19019 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19020 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19021 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19022 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19023 ; 200  |
                            19024 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19025 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19026 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19027 ; 204  |
                            19028 ; 205  |#if DEBUG
                            19029 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19030 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19031 ; 208  |#else 
                            19032 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19033 ; 210  |#define DebugBuildAssert(x)    
                            19034 ; 211  |#endif
                            19035 ; 212  |
                            19036 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19037 ; 214  |//  #pragma asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19038 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19039 ; 216  |//  #pragma endasm
                            19040 ; 217  |
                            19041 ; 218  |
                            19042 ; 219  |#ifdef COLOR_262K
                            19043 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19044 ; 221  |#elif defined(COLOR_65K)
                            19045 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19046 ; 223  |#else
                            19047 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19048 ; 225  |#endif
                            19049 ; 226  |    
                            19050 ; 227  |#endif // #ifndef _TYPES_H
                            19051 
                            19053 
                            19054 ; 5    |
                            19055 ; 6    |typedef struct {
                            19056 ; 7    |    WORD    m_wTrack;                       
                            19057 ; 8    |    WORD    m_wDeviceID;
                            19058 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            19059 ; 10   |    _packed BYTE *m_pFilename;
                            19060 ; 11   |} SONGFILEINFO;
                            19061 ; 12   |
                            19062 ; 13   |#define PLAYLIST_SUCCESS                                0
                            19063 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            19064 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            19065 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            19066 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            19067 ; 18   |#define PLAYLIST_REBUILD                5
                            19068 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            19069 ; 20   |
                            19070 ; 21   |
                            19071 ; 22   |#ifdef  USE_PLAYLIST1
                            19072 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            19073 ; 24   |#endif
                            19074 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            19075 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            19076 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            19077 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            19078 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            19079 ; 30   |#ifdef USE_PLAYLIST1
                            19080 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            19081 ; 32   |#endif
                            19082 ; 33   |
                            19083 ; 34   |#endif 
                            19084 
                            19086 
                            19087 ; 27   |#include "mp3metadata.h"
                            19088 
                            19090 
                            19091 ; 1    |#ifndef __MP3METADATA_H
                            19092 ; 2    |#define __MP3METADATA_H
                            19093 ; 3    |///////////////////////////////////////////////////////////////////////////////
                            19094 ; 4    |// Copyright(C) SigmaTel, Inc. 2002
                            19095 ; 5    |//
                            19096 ; 6    |// Filename: mp3metadata.h
                            19097 ; 7    |// Description: Includes header data for mp3 meta-data functions.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19098 ; 8    |///////////////////////////////////////////////////////////////////////////////
                            19099 ; 9    |
                            19100 ; 10   |#define READ_BUFFER_SIZE 156
                            19101 ; 11   |#define XING_BYTES_TO_READ 156
                            19102 ; 12   |#define VBR_BYTES_TO_READ 400   // must be less than READ_BUFFER_SIZE * 3
                            19103 ; 13   |#define MP3_BYTES_TO_READ 128
                            19104 ; 14   |#define ID3_BYTES_TO_READ 128
                            19105 ; 15   |#define MP3_FRAME_HEADER_BYTES_TO_READ 4
                            19106 ; 16   |#define FRAME_HEADER_SIZE 4
                            19107 ; 17   |#define FRAME_HEADER_PACKED 11
                            19108 ; 18   |
                            19109 ; 19   |// *************** XING Header Equates ************************
                            19110 ; 20   |// A Xing header may be present in the ancillary
                            19111 ; 21   |// data field of the first frame of an mp3 bitstream
                            19112 ; 22   |// The Xing header (optionally) contains
                            19113 ; 23   |//      frames      total number of audio frames in the bitstream
                            19114 ; 24   |//      bytes       total number of bytes in the bitstream
                            19115 ; 25   |//      toc         table of contents
                            19116 ; 26   |
                            19117 ; 27   |// toc (table of contents) gives seek points
                            19118 ; 28   |// for random access
                            19119 ; 29   |// the ith entry determines the seek point for
                            19120 ; 30   |// i-percent duration
                            19121 ; 31   |// seek point in bytes = (toc[i]/256.0) * total_bitstream_bytes
                            19122 ; 32   |// e.g. half duration seek point = (toc[50]/256.0) * total_bitstream_bytes
                            19123 ; 33   |
                            19124 ; 34   |#define FRAMES_FLAG     0x0001
                            19125 ; 35   |#define BYTES_FLAG      0x0002
                            19126 ; 36   |#define TOC_FLAG        0x0004
                            19127 ; 37   |#define VBR_SCALE_FLAG  0x0008
                            19128 ; 38   |#define FRAMES_AND_BYTES (FRAMES_FLAG | BYTES_FLAG)
                            19129 ; 39   |
                            19130 ; 40   |// Frame MPEG Versions (matches MP3 frame format)
                            19131 ; 41   |#define MPEGv2pt5    0x00
                            19132 ; 42   |#define MPEGvERROR   0x01
                            19133 ; 43   |#define MPEGv2       0x02
                            19134 ; 44   |#define MPEGv1       0x03
                            19135 ; 45   |// Frame Layer Info (matches MP3 frame format)
                            19136 ; 46   |#define LayerI   3  // seems backwards, but matches mp3 frame format
                            19137 ; 47   |#define LayerII  2
                            19138 ; 48   |#define LayerIII 1
                            19139 ; 49   |
                            19140 ; 50   |// Display selection on ID3V1 or ID3V2
                            19141 ; 51   |#define NO_TAG_SELECTED         0
                            19142 ; 52   |#define ID3V1_TAG_SELECTED      1
                            19143 ; 53   |#define ID3V2_TAG_SELECTED      2
                            19144 ; 54   |
                            19145 ; 55   |#define MP3L2_3FRAME_SIZE     1152    // Frame size for MPEG Layer 2 & 3 (# samples)
                            19146 ; 56   |#define MP3L1FRAME_SIZE       384     // Frame size for MPEG Layer 1
                            19147 ; 57   |#define MP3VBR_LOW_FRAME_SIZE 576     // Required constant for VBR - not sure where came f
                                  rom.
                            19148 ; 58   |
                            19149 ; 59   |
                            19150 ; 60   |// VBR
                            19151 ; 61   |#define MP3_FRAMES_TO_CHECK_VBR 100
                            19152 ; 62   |
                            19153 ; 63   |// structure to receive extracted header for Xing or VBR
                            19154 ; 64   |// VBRTable pointer may be NULL (but we're initializing it.)
                            19155 ; 65   |typedef struct {
                            19156 ; 66   |    WORD  VBRVersion;     // Version 0=MPEG2, 1=MPEG1
                            19157 ; 67   |    WORD  VBRSampleRate;  // Sample Rate from VBR frame
                            19158 ; 68   |    BYTE  VBRSignature;   // Xing or VBR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19159 ; 69   |    DWORD VBRStreamFrames;// total bit stream frames from Xing or VBR header
                            19160 ; 70   |    DWORD VBRStreamBytes; // total bit stream bytes from Xing or VBR header
                            19161 ; 71   |    WORD  VBRTableScale;  // Scale of Table (only for VBRi)
                            19162 ; 72   |    WORD  VBREntryBytes;  // Entry Bytes??
                            19163 ; 73   |    WORD  VBREntryFrames; // Entry Frames
                            19164 ; 74   |} VBR_HEADER_DATA;
                            19165 ; 75   |
                            19166 ; 76   |typedef struct {
                            19167 ; 77   |    WORD  VBRTableSize;   // Size of Table (100 for Xing, 200 for VBRi)
                            19168 ; 78   |    WORD  VBRTotalSeconds;// Total Seconds - max out at 4660 hrs.
                            19169 ; 79   |    WORD  VBRDurPerBin; // Duration per VBR Frame. x 128 for 2 digits of accuracy
                            19170 ; 80   |    WORD  * VBRTable;     // VBR Table
                            19171 ; 81   |} VBR_GLOBAL_HEADER_DATA;
                            19172 ; 82   |
                            19173 ; 83   |
                            19174 ; 84   |extern LONG         _Y Mp3DecoderStartFrameFilePosition;
                            19175 ; 85   |
                            19176 ; 86   |
                            19177 ; 87   |
                            19178 ; 88   |int SeekPoint(BYTE TOC[100], INT file_bytes, float percent);
                            19179 ; 89   |// return seekpoint in bytes (may be at eof if percent=100.0)
                            19180 ; 90   |// TOC = table of contents from Xing header
                            19181 ; 91   |// file_bytes = number of bytes in mp3 file
                            19182 ; 92   |// percent = play time percentage of total playtime. May be
                            19183 ; 93   |//           fractional (e.g. 87.245)
                            19184 ; 94   |
                            19185 ; 95   |INT _reentrant GetID3v1Tag(FILE_META_DATA * MetaData,_packed BYTE *buf);
                            19186 ; 96   |RETCODE _reentrant GetMp3FrameInfo(FILE_META_DATA * MetaData,INT iHandle);
                            19187 ; 97   |INT _reentrant ExtractMp3Frame(INT iHandle, WORD * wFrameBufferPacked, BYTE * btFrameUnpac
                                  k);
                            19188 ; 98   |WORD _reentrant GetFrameLength(BYTE btMPEGVer,WORD wBitRate, WORD wSampRate, BYTE btPaddin
                                  gBit, INT iLayer);
                            19189 ; 99   |INT _reentrant GetMp3Rates(BYTE btMPEGVer,BYTE btSampRate,BYTE btBitRate,INT iLayer, WORD 
                                  *wSampRate,WORD *wBitRate);
                            19190 ; 100  |DWORD _reentrant ExtractI4(unsigned char *buf, INT i);  // stmp 6724  Change type from INT
                                   to DWORD to allow 4-byte storage
                            19191 ; 101  |RETCODE _reentrant GetMp3MetaData (INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            19192 ; 102  |RETCODE _reentrant Mp3MetaDataReadID3V1(INT iHandle,FILE_META_DATA*pMetaData);
                            19193 ; 103  |
                            19194 ; 104  |RETCODE _reentrant ScanForFF(INT iHandle, WORD wThresholdMax, FILE_META_DATA*pMetaData);
                            19195 ; 105  |
                            19196 ; 106  |#endif
                            19197 
                            19199 
                            19200 ; 28   |#include "wavmetadata.h"
                            19201 
                            19203 
                            19204 ; 1    |///////////////////////////////////////////////////////////////////////////////
                            19205 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            19206 ; 3    |//
                            19207 ; 4    |// Filename: wavmetadata.h
                            19208 ; 5    |// Description: Includes header data for wav meta-data functions.
                            19209 ; 6    |///////////////////////////////////////////////////////////////////////////////
                            19210 ; 7    |
                            19211 ; 8    |#define ADPCM_READ_BUFFER_SIZE 156
                            19212 ; 9    |
                            19213 ; 10   |
                            19214 ; 11   |/* WAVE form wFormatTag IDs */
                            19215 ; 12   |#define  WAVE_FORMAT_UNKNOWN    0x0000  /*  Microsoft Corporation  */
                            19216 ; 13   |#define  WAVE_FORMAT_PCM        0x0001  /* Microsoft PCM */
                            19217 ; 14   |#define  WAVE_FORMAT_ADPCM      0x0002  /*  Microsoft Corporation  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19218 ; 15   |#define  WAVE_FORMAT_IBM_CVSD   0x0005  /*  IBM Corporation  */
                            19219 ; 16   |#define  WAVE_FORMAT_ALAW       0x0006  /*  Microsoft Corporation  */
                            19220 ; 17   |#define  WAVE_FORMAT_MULAW      0x0007  /*  Microsoft Corporation  */
                            19221 ; 18   |#define  WAVE_FORMAT_OKI_ADPCM  0x0010  /*  OKI  */
                            19222 ; 19   |#define  WAVE_FORMAT_DVI_ADPCM  0x0011  /*  Intel Corporation  */
                            19223 ; 20   |#define  WAVE_FORMAT_IMA_ADPCM  (WAVE_FORMAT_DVI_ADPCM) /*  Intel Corporation  */
                            19224 ; 21   |#define  WAVE_FORMAT_MEDIASPACE_ADPCM   0x0012  /*  Videologic  */
                            19225 ; 22   |#define  WAVE_FORMAT_SIERRA_ADPCM       0x0013  /*  Sierra Semiconductor Corp  */
                            19226 ; 23   |#define  WAVE_FORMAT_G723_ADPCM 0x0014  /*  Antex Electronics Corporation  */
                            19227 ; 24   |#define  WAVE_FORMAT_DIGISTD    0x0015  /*  DSP Solutions, Inc.  */
                            19228 ; 25   |#define  WAVE_FORMAT_DIGIFIX    0x0016  /*  DSP Solutions, Inc.  */
                            19229 ; 26   |#define  WAVE_FORMAT_DIALOGIC_OKI_ADPCM 0x0017  /*  Dialogic Corporation  */
                            19230 ; 27   |#define  WAVE_FORMAT_YAMAHA_ADPCM       0x0020  /*  Yamaha Corporation of America  */
                            19231 ; 28   |#define  WAVE_FORMAT_SONARC     0x0021  /*  Speech Compression  */
                            19232 ; 29   |#define  WAVE_FORMAT_DSPGROUP_TRUESPEECH        0x0022  /*  DSP Group, Inc  */
                            19233 ; 30   |#define  WAVE_FORMAT_ECHOSC1    0x0023  /*  Echo Speech Corporation  */
                            19234 ; 31   |#define  WAVE_FORMAT_AUDIOFILE_AF36     0x0024  /*    */
                            19235 ; 32   |#define  WAVE_FORMAT_APTX       0x0025  /*  Audio Processing Technology  */
                            19236 ; 33   |#define  WAVE_FORMAT_AUDIOFILE_AF10     0x0026  /*    */
                            19237 ; 34   |#define  WAVE_FORMAT_DOLBY_AC2  0x0030  /*  Dolby Laboratories  */
                            19238 ; 35   |#define  WAVE_FORMAT_GSM610     0x0031  /*  Microsoft Corporation  */
                            19239 ; 36   |#define  WAVE_FORMAT_ANTEX_ADPCME       0x0033  /*  Antex Electronics Corporation  */
                            19240 ; 37   |#define  WAVE_FORMAT_CONTROL_RES_VQLPC  0x0034  /*  Control Resources Limited  */
                            19241 ; 38   |#define  WAVE_FORMAT_DIGIREAL   0x0035  /*  DSP Solutions, Inc.  */
                            19242 ; 39   |#define  WAVE_FORMAT_DIGIADPCM  0x0036  /*  DSP Solutions, Inc.  */
                            19243 ; 40   |#define  WAVE_FORMAT_CONTROL_RES_CR10   0x0037  /*  Control Resources Limited  */
                            19244 ; 41   |#define  WAVE_FORMAT_NMS_VBXADPCM       0x0038  /*  Natural MicroSystems  */
                            19245 ; 42   |#define  WAVE_FORMAT_G721_ADPCM 0x0040  /*  Antex Electronics Corporation  */
                            19246 ; 43   |#define  WAVE_FORMAT_MPEG       0x0050  /*  Microsoft Corporation  */
                            19247 ; 44   |#define  WAVE_FORMAT_CREATIVE_ADPCM     0x0200  /*  Creative Labs, Inc  */
                            19248 ; 45   |#define  WAVE_FORMAT_CREATIVE_FASTSPEECH8       0x0202  /*  Creative Labs, Inc  */
                            19249 ; 46   |#define  WAVE_FORMAT_CREATIVE_FASTSPEECH10      0x0203  /*  Creative Labs, Inc  */
                            19250 ; 47   |#define  WAVE_FORMAT_FM_TOWNS_SND       0x0300  /*  Fujitsu Corp.  */
                            19251 ; 48   |#define  WAVE_FORMAT_OLIGSM     0x1000  /*  Ing C. Olivetti & C., S.p.A.  */
                            19252 ; 49   |#define  WAVE_FORMAT_OLIADPCM   0x1001  /*  Ing C. Olivetti & C., S.p.A.  */
                            19253 ; 50   |#define  WAVE_FORMAT_OLICELP    0x1002  /*  Ing C. Olivetti & C., S.p.A.  */
                            19254 ; 51   |#define  WAVE_FORMAT_OLISBC     0x1003  /*  Ing C. Olivetti & C., S.p.A.  */
                            19255 ; 52   |#define  WAVE_FORMAT_OLIOPR     0x1004  /*  Ing C. Olivetti & C., S.p.A.  */
                            19256 ; 53   |
                            19257 ; 54   |// Function Prototypes
                            19258 ; 55   |INT _reentrant GetRiffInfo(FILE_META_DATA * MetaData,  _packed BYTE *buf);
                            19259 ; 56   |RETCODE _reentrant GetWavMetaData (INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            19260 ; 57   |#ifdef MOTION_VIDEO
                            19261 ; 58   |RETCODE _reentrant GetSMVMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_MET
                                  A_DATA * MetaData);
                            19262 ; 59   |#endif
                            19263 
                            19265 
                            19266 ; 29   |#include "wmametadata.h"
                            19267 
                            19269 
                            19270 ; 1    |#ifndef _WMAMETADATA_H
                            19271 ; 2    |#define _WMAMETADATA_H
                            19272 ; 3    |
                            19273 ; 4    |#define WMA_HEADER_OBJECT_HEADER_SIZE 30
                            19274 ; 5    |
                            19275 ; 6    |#define ASF_HEADER_GUID_0               0xb22630
                            19276 ; 7    |#define ASF_HEADER_GUID_1               0x668e75
                            19277 ; 8    |#define ASF_HEADER_GUID_2               0xa611cf
                            19278 ; 9    |#define ASF_HEADER_GUID_3               0xaa00d9
                            19279 ; 10   |#define ASF_HEADER_GUID_4               0xce6200
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19280 ; 11   |#define ASF_HEADER_GUID_5               0x00006c
                            19281 ; 12   |
                            19282 ; 13   |#define ASF_FILE_PROPERTIES_GUID_0      0xabdca1
                            19283 ; 14   |#define ASF_FILE_PROPERTIES_GUID_1      0xa9478c
                            19284 ; 15   |#define ASF_FILE_PROPERTIES_GUID_2      0x8e11cf
                            19285 ; 16   |#define ASF_FILE_PROPERTIES_GUID_3      0xc000e4
                            19286 ; 17   |#define ASF_FILE_PROPERTIES_GUID_4      0x53200c
                            19287 ; 18   |#define ASF_FILE_PROPERTIES_GUID_5      0x000065
                            19288 ; 19   |
                            19289 ; 20   |#define ASF_STREAM_PROPERTIES_GUID_0    0xdc0791
                            19290 ; 21   |#define ASF_STREAM_PROPERTIES_GUID_1    0xa9b7b7
                            19291 ; 22   |#define ASF_STREAM_PROPERTIES_GUID_2    0x8e11cf
                            19292 ; 23   |#define ASF_STREAM_PROPERTIES_GUID_3    0xc000e6
                            19293 ; 24   |#define ASF_STREAM_PROPERTIES_GUID_4    0x53200c
                            19294 ; 25   |#define ASF_STREAM_PROPERTIES_GUID_5    0x000065
                            19295 ; 26   |
                            19296 ; 27   |#define ASF_STREAM_BITRATE_GUID_0       0xf875ce
                            19297 ; 28   |#define ASF_STREAM_BITRATE_GUID_1       0x468d7b
                            19298 ; 29   |#define ASF_STREAM_BITRATE_GUID_2       0x8d11d1
                            19299 ; 30   |#define ASF_STREAM_BITRATE_GUID_3       0x600082
                            19300 ; 31   |#define ASF_STREAM_BITRATE_GUID_4       0xa2c997
                            19301 ; 32   |#define ASF_STREAM_BITRATE_GUID_5       0x0000b2
                            19302 ; 33   |
                            19303 ; 34   |#define ASF_CONTENT_DESCRIPTION_GUID_0  0xb22633
                            19304 ; 35   |#define ASF_CONTENT_DESCRIPTION_GUID_1  0x668e75
                            19305 ; 36   |#define ASF_CONTENT_DESCRIPTION_GUID_2  0xa611cf
                            19306 ; 37   |#define ASF_CONTENT_DESCRIPTION_GUID_3  0xaa00d9
                            19307 ; 38   |#define ASF_CONTENT_DESCRIPTION_GUID_4  0xce6200
                            19308 ; 39   |#define ASF_CONTENT_DESCRIPTION_GUID_5  0x00006c
                            19309 ; 40   |
                            19310 ; 41   |#define ASF_EXTENDED_CONTENT_GUID_0     0xd0a440
                            19311 ; 42   |#define ASF_EXTENDED_CONTENT_GUID_1     0xe307d2
                            19312 ; 43   |#define ASF_EXTENDED_CONTENT_GUID_2     0x9711d2
                            19313 ; 44   |#define ASF_EXTENDED_CONTENT_GUID_3     0xa000f0
                            19314 ; 45   |#define ASF_EXTENDED_CONTENT_GUID_4     0xa85ec9
                            19315 ; 46   |#define ASF_EXTENDED_CONTENT_GUID_5     0x000050
                            19316 ; 47   |
                            19317 ; 48   |#define ASF_AUDIO_MEDIA_GUID_0          0x699e40
                            19318 ; 49   |#define ASF_AUDIO_MEDIA_GUID_1          0x5b4df8
                            19319 ; 50   |#define ASF_AUDIO_MEDIA_GUID_2          0xa811cf
                            19320 ; 51   |#define ASF_AUDIO_MEDIA_GUID_3          0x8000fd
                            19321 ; 52   |#define ASF_AUDIO_MEDIA_GUID_4          0x445c5f
                            19322 ; 53   |#define ASF_AUDIO_MEDIA_GUID_5          0x00002b
                            19323 ; 54   |
                            19324 ; 55   |#ifdef JANUS
                            19325 ; 56   |#define ASF_CONTENT_ENCRYPTION_GUID_0  0x8ae614
                            19326 ; 57   |#define ASF_CONTENT_ENCRYPTION_GUID_1  0x262229
                            19327 ; 58   |#define ASF_CONTENT_ENCRYPTION_GUID_2  0xb94c17
                            19328 ; 59   |#define ASF_CONTENT_ENCRYPTION_GUID_3  0xe0da35
                            19329 ; 60   |#define ASF_CONTENT_ENCRYPTION_GUID_4  0x28e97e
                            19330 ; 61   |#define ASF_CONTENT_ENCRYPTION_GUID_5  0x00009c
                            19331 ; 62   |#endif
                            19332 ; 63   |
                            19333 ; 64   |
                            19334 ; 65   |enum Descriptor_Value_Data_Type {
                            19335 ; 66   |    TYPE_UNICODE,
                            19336 ; 67   |    TYPE_BYTEARRAY,
                            19337 ; 68   |    TYPE_BOOL,
                            19338 ; 69   |    TYPE_DWORD,
                            19339 ; 70   |    TYPE_QWORD,
                            19340 ; 71   |    TYPE_WORD
                            19341 ; 72   |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19342 ; 73   |
                            19343 ; 74   |
                            19344 ; 75   |RETCODE _reentrant GetWmaMetaData (INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            19345 ; 76   |
                            19346 ; 77   |#endif
                            19347 
                            19349 
                            19350 ; 30   |
                            19351 ; 31   |#ifdef USE_PLAYLIST2
                            19352 ; 32   |#include "playlist2.h"
                            19353 ; 33   |#endif
                            19354 ; 34   |
                            19355 ; 35   |#ifdef SYNC_LYRICS
                            19356 ; 36   |#include "synclyrics.h"
                            19357 
                            19359 
                            19360 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19361 ; 2    |// Copyright(C) SigmaTel, Inc. 2004-2006
                            19362 ; 3    |//
                            19363 ; 4    |// File        : synclyrics.h
                            19364 ; 5    |// Description : sync lyrics header file
                            19365 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19366 ; 7    |#ifndef __SYNC_LYRICS_H
                            19367 ; 8    |#define __SYNC_LYRICS_H
                            19368 ; 9    |
                            19369 ; 10   |#include "types.h"
                            19370 
                            19372 
                            19373 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19374 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19375 ; 3    |//
                            19376 ; 4    |// Filename: types.h
                            19377 ; 5    |// Description: Standard data types
                            19378 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19379 ; 7    |
                            19380 ; 8    |#ifndef _TYPES_H
                            19381 ; 9    |#define _TYPES_H
                            19382 ; 10   |
                            19383 ; 11   |// TODO:  move this outta here!
                            19384 ; 12   |#if !defined(NOERROR)
                            19385 ; 13   |#define NOERROR 0
                            19386 ; 14   |#define SUCCESS 0
                            19387 ; 15   |#endif 
                            19388 ; 16   |#if !defined(SUCCESS)
                            19389 ; 17   |#define SUCCESS  0
                            19390 ; 18   |#endif
                            19391 ; 19   |#if !defined(ERROR)
                            19392 ; 20   |#define ERROR   -1
                            19393 ; 21   |#endif
                            19394 ; 22   |#if !defined(FALSE)
                            19395 ; 23   |#define FALSE 0
                            19396 ; 24   |#endif
                            19397 ; 25   |#if !defined(TRUE)
                            19398 ; 26   |#define TRUE  1
                            19399 ; 27   |#endif
                            19400 ; 28   |
                            19401 ; 29   |#if !defined(NULL)
                            19402 ; 30   |#define NULL 0
                            19403 ; 31   |#endif
                            19404 ; 32   |
                            19405 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19406 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19407 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19408 ; 36   |#define MAX_ULONG   (-1) 
                            19409 ; 37   |
                            19410 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19411 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19412 ; 40   |
                            19413 ; 41   |
                            19414 ; 42   |#define BYTE    unsigned char       // btVarName
                            19415 ; 43   |#define CHAR    signed char         // cVarName
                            19416 ; 44   |#define USHORT  unsigned short      // usVarName
                            19417 ; 45   |#define SHORT   unsigned short      // sVarName
                            19418 ; 46   |#define WORD    unsigned int        // wVarName
                            19419 ; 47   |#define INT     signed int          // iVarName
                            19420 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19421 ; 49   |#define LONG    signed long         // lVarName
                            19422 ; 50   |#define BOOL    unsigned int        // bVarName
                            19423 ; 51   |#define FRACT   _fract              // frVarName
                            19424 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19425 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19426 ; 54   |#define FLOAT   float               // fVarName
                            19427 ; 55   |#define DBL     double              // dVarName
                            19428 ; 56   |#define ENUM    enum                // eVarName
                            19429 ; 57   |#define CMX     _complex            // cmxVarName
                            19430 ; 58   |typedef WORD UCS3;                   // 
                            19431 ; 59   |
                            19432 ; 60   |#define UINT16  unsigned short
                            19433 ; 61   |#define UINT8   unsigned char   
                            19434 ; 62   |#define UINT32  unsigned long
                            19435 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19436 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19437 ; 65   |#define WCHAR   UINT16
                            19438 ; 66   |
                            19439 ; 67   |//UINT128 is 16 bytes or 6 words
                            19440 ; 68   |typedef struct UINT128_3500 {   
                            19441 ; 69   |    int val[6];     
                            19442 ; 70   |} UINT128_3500;
                            19443 ; 71   |
                            19444 ; 72   |#define UINT128   UINT128_3500
                            19445 ; 73   |
                            19446 ; 74   |// Little endian word packed byte strings:   
                            19447 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19448 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19449 ; 77   |// Little endian word packed byte strings:   
                            19450 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19451 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19452 ; 80   |
                            19453 ; 81   |// Declare Memory Spaces To Use When Coding
                            19454 ; 82   |// A. Sector Buffers
                            19455 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19456 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19457 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19458 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19459 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19460 ; 88   |// B. Media DDI Memory
                            19461 ; 89   |#define MEDIA_DDI_MEM _Y
                            19462 ; 90   |
                            19463 ; 91   |
                            19464 ; 92   |
                            19465 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19466 ; 94   |// Examples of circular pointers:
                            19467 ; 95   |//    INT CIRC cpiVarName
                            19468 ; 96   |//    DWORD CIRC cpdwVarName
                            19469 ; 97   |
                            19470 ; 98   |#define RETCODE INT                 // rcVarName
                            19471 ; 99   |
                            19472 ; 100  |// generic bitfield structure
                            19473 ; 101  |struct Bitfield {
                            19474 ; 102  |    unsigned int B0  :1;
                            19475 ; 103  |    unsigned int B1  :1;
                            19476 ; 104  |    unsigned int B2  :1;
                            19477 ; 105  |    unsigned int B3  :1;
                            19478 ; 106  |    unsigned int B4  :1;
                            19479 ; 107  |    unsigned int B5  :1;
                            19480 ; 108  |    unsigned int B6  :1;
                            19481 ; 109  |    unsigned int B7  :1;
                            19482 ; 110  |    unsigned int B8  :1;
                            19483 ; 111  |    unsigned int B9  :1;
                            19484 ; 112  |    unsigned int B10 :1;
                            19485 ; 113  |    unsigned int B11 :1;
                            19486 ; 114  |    unsigned int B12 :1;
                            19487 ; 115  |    unsigned int B13 :1;
                            19488 ; 116  |    unsigned int B14 :1;
                            19489 ; 117  |    unsigned int B15 :1;
                            19490 ; 118  |    unsigned int B16 :1;
                            19491 ; 119  |    unsigned int B17 :1;
                            19492 ; 120  |    unsigned int B18 :1;
                            19493 ; 121  |    unsigned int B19 :1;
                            19494 ; 122  |    unsigned int B20 :1;
                            19495 ; 123  |    unsigned int B21 :1;
                            19496 ; 124  |    unsigned int B22 :1;
                            19497 ; 125  |    unsigned int B23 :1;
                            19498 ; 126  |};
                            19499 ; 127  |
                            19500 ; 128  |union BitInt {
                            19501 ; 129  |        struct Bitfield B;
                            19502 ; 130  |        int        I;
                            19503 ; 131  |};
                            19504 ; 132  |
                            19505 ; 133  |#define MAX_MSG_LENGTH 10
                            19506 ; 134  |struct CMessage
                            19507 ; 135  |{
                            19508 ; 136  |        unsigned int m_uLength;
                            19509 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19510 ; 138  |};
                            19511 ; 139  |
                            19512 ; 140  |typedef struct {
                            19513 ; 141  |    WORD m_wLength;
                            19514 ; 142  |    WORD m_wMessage;
                            19515 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19516 ; 144  |} Message;
                            19517 ; 145  |
                            19518 ; 146  |struct MessageQueueDescriptor
                            19519 ; 147  |{
                            19520 ; 148  |        int *m_pBase;
                            19521 ; 149  |        int m_iModulo;
                            19522 ; 150  |        int m_iSize;
                            19523 ; 151  |        int *m_pHead;
                            19524 ; 152  |        int *m_pTail;
                            19525 ; 153  |};
                            19526 ; 154  |
                            19527 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19528 ; 156  |{
                            19529 ; 157  |    int m_iSignaledEventMask;
                            19530 ; 158  |    int m_iWaitEventMask;
                            19531 ; 159  |    int m_iResourceOfCode;
                            19532 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19533 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19534 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19535 ; 163  |    int m_uTimeOutHigh;
                            19536 ; 164  |    int m_uTimeOutLow;
                            19537 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19538 ; 166  |};
                            19539 ; 167  |
                            19540 ; 168  |union WaitMask{
                            19541 ; 169  |    struct B{
                            19542 ; 170  |        unsigned int m_bNone     :1;
                            19543 ; 171  |        unsigned int m_bMessage  :1;
                            19544 ; 172  |        unsigned int m_bTimer    :1;
                            19545 ; 173  |        unsigned int m_bButton   :1;
                            19546 ; 174  |    } B;
                            19547 ; 175  |    int I;
                            19548 ; 176  |} ;
                            19549 ; 177  |
                            19550 ; 178  |
                            19551 ; 179  |struct Button {
                            19552 ; 180  |        WORD wButtonEvent;
                            19553 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19554 ; 182  |};
                            19555 ; 183  |
                            19556 ; 184  |struct Message {
                            19557 ; 185  |        WORD wMsgLength;
                            19558 ; 186  |        WORD wMsgCommand;
                            19559 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19560 ; 188  |};
                            19561 ; 189  |
                            19562 ; 190  |union EventTypes {
                            19563 ; 191  |        struct CMessage msg;
                            19564 ; 192  |        struct Button Button ;
                            19565 ; 193  |        struct Message Message;
                            19566 ; 194  |};
                            19567 ; 195  |
                            19568 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19569 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19570 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19571 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19572 ; 200  |
                            19573 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19574 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19575 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19576 ; 204  |
                            19577 ; 205  |#if DEBUG
                            19578 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19579 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19580 ; 208  |#else 
                            19581 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19582 ; 210  |#define DebugBuildAssert(x)    
                            19583 ; 211  |#endif
                            19584 ; 212  |
                            19585 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19586 ; 214  |//  #pragma asm
                            19587 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19588 ; 216  |//  #pragma endasm
                            19589 ; 217  |
                            19590 ; 218  |
                            19591 ; 219  |#ifdef COLOR_262K
                            19592 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19593 ; 221  |#elif defined(COLOR_65K)
                            19594 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19595 ; 223  |#else
                            19596 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19597 ; 225  |#endif
                            19598 ; 226  |    
                            19599 ; 227  |#endif // #ifndef _TYPES_H
                            19600 
                            19602 
                            19603 ; 11   |#include "project.h"
                            19604 
                            19606 
                            19607 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            19608 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            19609 ; 3    |//  Filename: project.inc
                            19610 ; 4    |//  Description: 
                            19611 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            19612 ; 6    |
                            19613 ; 7    |#if (!defined(_PROJECT_INC))
                            19614 ; 8    |#define _PROJECT_INC 1
                            19615 ; 9    |
                            19616 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            19617 ; 11   |#include "hwequ.h"
                            19618 ; 12   |#else 
                            19619 ; 13   |//include "regscodec.inc"
                            19620 ; 14   |#endif
                            19621 ; 15   |
                            19622 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19623 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            19624 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            19625 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            19626 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            19627 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            19628 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19629 ; 23   |
                            19630 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19631 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19632 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19633 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            19634 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19635 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19636 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            19637 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            19638 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            19639 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19640 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19641 ; 35   |
                            19642 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19643 ; 37   |// MEDIA DEFINITIONS
                            19644 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19645 ; 39   |
                            19646 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19647 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19648 ; 42   |#if defined(NAND1)
                            19649 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19650 ; 44   |#else 
                            19651 ; 45   |#if defined(NAND2)
                            19652 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19653 ; 47   |#else 
                            19654 ; 48   |#if defined(NAND3)
                            19655 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19656 ; 50   |#else 
                            19657 ; 51   |#if defined(NAND4)
                            19658 ; 52   |#define SM_INTERNAL_CHIPS 4
                            19659 ; 53   |#else 
                            19660 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19661 ; 55   |#endif
                            19662 ; 56   |#endif
                            19663 ; 57   |#endif
                            19664 ; 58   |#endif
                            19665 ; 59   |
                            19666 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19667 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19668 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            19669 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            19670 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            19671 ; 65   |//*** comment out if active high ****
                            19672 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19673 ; 67   |
                            19674 ; 68   |#if defined(SMEDIA)
                            19675 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19676 ; 70   |#define NUM_SM_EXTERNAL 1
                            19677 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19678 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            19679 ; 73   |#else 
                            19680 ; 74   |#if defined(MMC)
                            19681 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            19682 ; 76   |#define NUM_SM_EXTERNAL 0
                            19683 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            19684 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            19685 ; 79   |#else 
                            19686 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            19687 ; 81   |#define NUM_SM_EXTERNAL 0
                            19688 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19689 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            19690 ; 84   |#endif
                            19691 ; 85   |#endif
                            19692 ; 86   |
                            19693 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            19694 ; 88   |// Mass Storage Class definitions
                            19695 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            19696 ; 90   |// Set to 0 if Composite Device build is desired.    
                            19697 ; 91   |#define MULTI_LUN_BUILD 1   
                            19698 ; 92   |
                            19699 ; 93   |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19700 ; 94   |//  SCSI
                            19701 ; 95   |#if (MULTI_LUN_BUILD==0)
                            19702 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19703 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            19704 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19705 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            19706 ; 100  |  #else
                            19707 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            19708 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19709 ; 103  |  #endif
                            19710 ; 104  |#else
                            19711 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            19712 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19713 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            19714 ; 108  |  #else
                            19715 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            19716 ; 110  |  #endif
                            19717 ; 111  |#endif
                            19718 ; 112  |
                            19719 ; 113  |
                            19720 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            19721 ; 115  |
                            19722 ; 116  |
                            19723 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            19724 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            19725 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            19726 ; 120  |#ifdef MMC
                            19727 ; 121  |#ifdef MTP_BUILD
                            19728 ; 122  |// --------------------
                            19729 ; 123  |// MTP and MMC
                            19730 ; 124  |// --------------------
                            19731 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            19732 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            19733 ; 127  |#else  // ifndef MTP_BUILD
                            19734 ; 128  |#ifdef STMP_BUILD_PLAYER
                            19735 ; 129  |// --------------------
                            19736 ; 130  |// Player and MMC
                            19737 ; 131  |// --------------------
                            19738 ; 132  |#else
                            19739 ; 133  |// --------------------
                            19740 ; 134  |// USBMSC and MMC
                            19741 ; 135  |// --------------------
                            19742 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            19743 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            19744 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            19745 ; 139  |#endif // ifdef MTP_BUILD
                            19746 ; 140  |#else  // ifndef MMC
                            19747 ; 141  |#ifdef MTP_BUILD
                            19748 ; 142  |// --------------------
                            19749 ; 143  |// MTP and NAND only
                            19750 ; 144  |// --------------------
                            19751 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            19752 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            19753 ; 147  |#else  // ifndef MTP_BUILD
                            19754 ; 148  |#ifdef STMP_BUILD_PLAYER
                            19755 ; 149  |// --------------------
                            19756 ; 150  |// Player and NAND only
                            19757 ; 151  |// --------------------
                            19758 ; 152  |#else
                            19759 ; 153  |// --------------------
                            19760 ; 154  |// USBMSC and NAND only
                            19761 ; 155  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19762 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            19763 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            19764 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            19765 ; 159  |#endif // ifdef MTP_BUILD
                            19766 ; 160  |#endif // ifdef MMC 
                            19767 ; 161  |
                            19768 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            19769 ; 163  |#if (defined(MTP_BUILD))
                            19770 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            19771 ; 165  |
                            19772 ; 166  |////!
                            19773 ; 167  |////! This varible holds the watchdog count for the store flush.
                            19774 ; 168  |////!
                            19775 ; 169  |///
                            19776 ; 170  |#include <types.h>
                            19777 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            19778 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            19779 ; 173  |#endif
                            19780 ; 174  |
                            19781 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            19782 ; 176  |// These are needed here for Mass Storage Class
                            19783 ; 177  |// Needs to be cleaned up
                            19784 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            19785 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            19786 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            19787 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            19788 ; 182  |
                            19789 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            19790 ; 184  |
                            19791 ; 185  |#endif
                            19792 ; 186  |
                            19793 ; 187  |
                            19794 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            19795 ; 189  |// SmartMedia/NAND defs
                            19796 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19797 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            19798 ; 192  |
                            19799 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            19800 ; 194  |// Sysloadresources defs
                            19801 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19802 ; 196  |
                            19803 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            19804 ; 198  |// MMC defs
                            19805 ; 199  |#define MMC_MAX_PARTITIONS 1
                            19806 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            19807 ; 201  |
                            19808 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            19809 ; 203  |// SPI defs
                            19810 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            19811 ; 205  |
                            19812 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            19813 ; 207  |// Global media defs
                            19814 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            19815 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            19816 ; 210  |
                            19817 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            19818 ; 212  |// DO NOT CHANGE THESE!!!
                            19819 ; 213  |#define SM_MAX_PARTITIONS 4
                            19820 ; 214  |#define MAX_HANDLES 2
                            19821 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            19822 ; 216  |
                            19823 ; 217  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19824 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            19825 ; 219  |// Battery LRADC Values 
                            19826 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            19827 ; 221  |// brownout trip point in mV (moved by RS)
                            19828 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            19829 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            19830 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            19831 ; 225  |//     audio recording to media.
                            19832 ; 226  |#define BATT_SAFETY_MARGIN 10
                            19833 ; 227  |
                            19834 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            19835 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            19836 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            19837 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            19838 ; 232  |
                            19839 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            19840 ; 234  |
                            19841 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            19842 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            19843 ; 237  |#if (!defined(CLCD))
                            19844 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            19845 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            19846 ; 240  |#else 
                            19847 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            19848 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            19849 ; 243  |#endif
                            19850 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            19851 ; 245  |
                            19852 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            19853 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            19854 ; 248  |// See mp3 encoder overlay.
                            19855 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            19856 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            19857 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            19858 ; 252  |
                            19859 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            19860 ; 254  |// Voice recording filenames
                            19861 ; 255  |// number of digits in filename Vxxx.wav
                            19862 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            19863 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            19864 ; 258  |
                            19865 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            19866 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            19867 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            19868 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            19869 ; 263  |#if defined(DEVICE_3500)
                            19870 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            19871 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            19872 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            19873 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            19874 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19875 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            19876 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            19877 ; 271  |
                            19878 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19879 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            19880 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            19881 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            19882 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            19883 ; 277  |
                            19884 ; 278  |#else 
                            19885 ; 279  |// STMP3410
                            19886 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            19887 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19888 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            19889 ; 283  |#endif
                            19890 ; 284  |
                            19891 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            19892 ; 286  |// Number of available soft timers
                            19893 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            19894 ; 288  |#if defined(SYNC_LYRICS)
                            19895 ; 289  |#define SOFT_TIMERS 10
                            19896 ; 290  |#else 
                            19897 ; 291  |#if defined(JPEG_DECODER)
                            19898 ; 292  |#define SOFT_TIMERS 10
                            19899 ; 293  |#else 
                            19900 ; 294  |#define SOFT_TIMERS 9
                            19901 ; 295  |#endif
                            19902 ; 296  |#endif
                            19903 ; 297  |
                            19904 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            19905 ; 299  |//  sizes
                            19906 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            19907 ; 301  |#if defined(MMC)
                            19908 ; 302  |#if defined(USE_PLAYLIST5)
                            19909 ; 303  |#define MENU_STACK_SIZE 1500
                            19910 ; 304  |#else 
                            19911 ; 305  |#define MENU_STACK_SIZE 1250
                            19912 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            19913 ; 307  |#else 
                            19914 ; 308  |#if defined(USE_PLAYLIST5)
                            19915 ; 309  |#define MENU_STACK_SIZE 1500
                            19916 ; 310  |#else 
                            19917 ; 311  |#define MENU_STACK_SIZE 1250
                            19918 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            19919 ; 313  |#endif //if @def('MMC')
                            19920 ; 314  |
                            19921 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            19922 ; 316  |// 
                            19923 ; 317  |#define STACK_L1_SIZE 750
                            19924 ; 318  |#define STACK_L2_SIZE 100
                            19925 ; 319  |#define STACK_L3_SIZE 160
                            19926 ; 320  |
                            19927 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            19928 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            19929 ; 323  |// is ok with switching code.
                            19930 ; 324  |#if defined(MTP_BUILD)
                            19931 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            19932 ; 326  |#endif
                            19933 ; 327  |
                            19934 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            19935 ; 329  |// maximum number of nested funclets 
                            19936 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            19937 ; 331  |#define MAX_NESTED_FUNCLET 6 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19938 ; 332  |
                            19939 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            19940 ; 334  |//    LCD DEFINITIONS
                            19941 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            19942 ; 336  |
                            19943 ; 337  |#define SPACE_CHAR 0x000020          
                            19944 ; 338  |#define ZERO_CHAR 0x000030
                            19945 ; 339  |#define COLON_CHAR 0x00003A
                            19946 ; 340  |#define PERIOD_CHAR 0x00002E
                            19947 ; 341  |
                            19948 ; 342  |#if (defined(S6B33B0A_LCD))
                            19949 ; 343  |#define LCD_X_SIZE 128
                            19950 ; 344  |#define LCD_Y_SIZE 159
                            19951 ; 345  |#endif
                            19952 ; 346  |
                            19953 ; 347  |#if (defined(SED15XX_LCD))
                            19954 ; 348  |#define LCD_X_SIZE 128
                            19955 ; 349  |#define LCD_Y_SIZE 64
                            19956 ; 350  |#endif
                            19957 ; 351  |
                            19958 ; 352  |
                            19959 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            19960 ; 354  |//   Details on Customizing Contrast
                            19961 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            19962 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            19963 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            19964 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            19965 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            19966 ; 360  |//   unless the ezact sequence is remembered.
                            19967 ; 361  |//   To find out what range your player supports: 
                            19968 ; 362  |//   change these equs to full range or comment out (full range is default)
                            19969 ; 363  |//;;;;;;
                            19970 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            19971 ; 365  |// recommended calibration using player -- uncomment 
                            19972 ; 366  |//;;;;;;
                            19973 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            19974 ; 368  |////////////////////////////
                            19975 ; 369  |#if (defined(DEMO_HW))
                            19976 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            19977 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            19978 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            19979 ; 373  |#else 
                            19980 ; 374  |
                            19981 ; 375  |#if (defined(S6B33B0A_LCD))
                            19982 ; 376  |#define LCD_MAX_CONTRAST 210
                            19983 ; 377  |#define LCD_MIN_CONTRAST 160    
                            19984 ; 378  |#endif
                            19985 ; 379  |
                            19986 ; 380  |#if (defined(SED15XX_LCD))
                            19987 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            19988 ; 382  |// Engineering board regs support range [17-37].
                            19989 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            19990 ; 384  |//   One default contrast range [24-42] works for both.
                            19991 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            19992 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            19993 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            19994 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            19995 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            19996 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            19997 ; 391  |
                            19998 ; 392  |#if (defined(NEWSHINGYIH))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19999 ; 393  |#define LCD_MAX_CONTRAST 250
                            20000 ; 394  |#define LCD_MIN_CONTRAST 0
                            20001 ; 395  |#else 
                            20002 ; 396  |//-----
                            20003 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20004 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            20005 ; 399  |#define LCD_MAX_CONTRAST 250
                            20006 ; 400  |#define LCD_MIN_CONTRAST 0
                            20007 ; 401  |
                            20008 ; 402  |//=====
                            20009 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20010 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            20011 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20012 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20013 ; 407  |
                            20014 ; 408  |#endif
                            20015 ; 409  |#endif
                            20016 ; 410  |
                            20017 ; 411  |#endif
                            20018 ; 412  |
                            20019 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20020 ; 414  |// The default value of the lcd contrast in % of range
                            20021 ; 415  |//   the default value is used when no settings.dat is available
                            20022 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20023 ; 417  |
                            20024 ; 418  |#if (defined(S6B33B0A_LCD))
                            20025 ; 419  |// 60% of range is default value
                            20026 ; 420  |#define DEFAULT_CONTRAST 50 
                            20027 ; 421  |#endif
                            20028 ; 422  |
                            20029 ; 423  |#if (defined(SED15XX_LCD))
                            20030 ; 424  |// % of range is default value (was 60%)
                            20031 ; 425  |#define DEFAULT_CONTRAST 50 
                            20032 ; 426  |#endif
                            20033 ; 427  |
                            20034 ; 428  |
                            20035 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20036 ; 430  |// make lower when doing calibration
                            20037 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20038 ; 432  |
                            20039 ; 433  |
                            20040 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20041 ; 435  |// For FFWD and RWND
                            20042 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20043 ; 437  |#define SECONDS_TO_SKIP 1
                            20044 ; 438  |#define SECONDS_TO_SKIP1 3
                            20045 ; 439  |#define SECONDS_TO_SKIP2 6
                            20046 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20047 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20048 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20049 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20050 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20051 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20052 ; 446  |
                            20053 ; 447  |// For audible FFW/RWD
                            20054 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20055 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20056 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20057 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20058 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20059 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20060 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20061 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20062 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20063 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20064 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20065 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20066 ; 460  |// Short Song Time, songs too short to play.
                            20067 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20068 ; 462  |
                            20069 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20070 ; 464  |// MP3 Sync Values
                            20071 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20072 ; 466  |// # bytes to look for sync before marking it bad
                            20073 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20074 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20075 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20076 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20077 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            20078 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20079 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20080 ; 474  |
                            20081 ; 475  |
                            20082 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20083 ; 477  |//// Multi-Stage Volume Control Definitions
                            20084 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20085 ; 479  |//// Use Multi-Stage Volume
                            20086 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20087 ; 481  |
                            20088 ; 482  |//// Master Volume definitions
                            20089 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20090 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20091 ; 485  |
                            20092 ; 486  |//// DAC-Mode definitions
                            20093 ; 487  |//// Adjusts 0dB point
                            20094 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20095 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20096 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            20097 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20098 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            20099 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            20100 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20101 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20102 ; 496  |
                            20103 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20104 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20105 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            20106 ; 500  |
                            20107 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            20108 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            20109 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20110 ; 504  |
                            20111 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            20112 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20113 ; 507  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20114 ; 508  |
                            20115 ; 509  |//// Line In definitions (used for Line-In 1)
                            20116 ; 510  |//// 0dB point of the Line In
                            20117 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20118 ; 512  |//// Minimum volume of Line In
                            20119 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20120 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20121 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20122 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20123 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20124 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            20125 ; 519  |
                            20126 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20127 ; 521  |//// 0dB point of the Line In
                            20128 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20129 ; 523  |//// Minimum volume of Line In
                            20130 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20131 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            20132 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20133 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20134 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20135 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20136 ; 530  |
                            20137 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20138 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            20139 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20140 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20141 ; 535  |
                            20142 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20143 ; 537  |////
                            20144 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20145 ; 539  |////
                            20146 ; 540  |///
                            20147 ; 541  |#include <types.h>
                            20148 ; 542  |extern volatile WORD g_wActivityState;
                            20149 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20150 ; 544  |
                            20151 ; 545  |void _reentrant Init5VSense(void);
                            20152 ; 546  |void _reentrant ServiceDCDC(void);
                            20153 ; 547  |
                            20154 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20155 ; 549  |//// JPEG Thumbnail Mode Setting
                            20156 ; 550  |//// number of column in thumbnail mode
                            20157 ; 551  |#define THUMBNAIL_X 2           
                            20158 ; 552  |//// number of row in  thumbnail mode
                            20159 ; 553  |#define THUMBNAIL_Y 2           
                            20160 ; 554  |//// thumbnail boundary offset x
                            20161 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20162 ; 556  |//// thumbnail boundary offset y
                            20163 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20164 ; 558  |
                            20165 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20166 ; 560  |
                            20167 
                            20169 
                            20170 ; 12   |#include "messages.h"
                            20171 
                            20173 
                            20174 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            20175 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20176 ; 3    |// Message defs
                            20177 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            20178 ; 5    |
                            20179 ; 6    |#if (!defined(MSGEQU_INC))
                            20180 ; 7    |#define MSGEQU_INC 1
                            20181 ; 8    |
                            20182 ; 9    |
                            20183 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            20184 ; 11   |
                            20185 ; 12   |
                            20186 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            20187 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            20188 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            20189 ; 16   |#define MSG_TYPE_LCD 0x030000
                            20190 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            20191 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            20192 ; 19   |#define MSG_TYPE_MENU 0x060000
                            20193 ; 20   |#define MSG_TYPE_LED 0x070000
                            20194 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            20195 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            20196 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            20197 ; 24   |// Equalizer and other effects
                            20198 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            20199 ; 26   |#if (defined(USE_PLAYLIST3))
                            20200 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            20201 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            20202 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            20203 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            20204 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            20205 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            20206 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            20207 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            20208 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            20209 ; 36   |#if defined(USE_PLAYLIST5)
                            20210 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            20211 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            20212 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            20213 ; 40   |
                            20214 ; 41   |// Message Structure Offsets
                            20215 ; 42   |#define MSG_Length 0
                            20216 ; 43   |#define MSG_ID 1
                            20217 ; 44   |#define MSG_Argument1 2
                            20218 ; 45   |#define MSG_Argument2 3
                            20219 ; 46   |#define MSG_Argument3 4
                            20220 ; 47   |#define MSG_Argument4 5
                            20221 ; 48   |#define MSG_Argument5 6
                            20222 ; 49   |#define MSG_Argument6 7
                            20223 ; 50   |
                            20224 ; 51   |
                            20225 ; 52   |
                            20226 ; 53   |// LCD Message IDs
                            20227 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            20228 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            20229 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            20230 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            20231 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            20232 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            20233 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            20234 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            20235 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            20236 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            20237 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20238 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            20239 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            20240 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            20241 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            20242 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            20243 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            20244 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            20245 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            20246 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            20247 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            20248 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            20249 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            20250 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            20251 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            20252 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            20253 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            20254 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            20255 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            20256 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            20257 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            20258 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            20259 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            20260 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            20261 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            20262 ; 89   |//Param1 = left
                            20263 ; 90   |//Param2 = top
                            20264 ; 91   |//Param3 = right
                            20265 ; 92   |//Param4 = bottom
                            20266 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            20267 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            20268 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            20269 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            20270 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            20271 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            20272 ; 99   |
                            20273 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            20274 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            20275 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            20276 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            20277 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            20278 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            20279 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            20280 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            20281 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            20282 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            20283 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            20284 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            20285 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            20286 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            20287 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            20288 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            20289 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            20290 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            20291 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            20292 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            20293 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            20294 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            20295 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            20296 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            20297 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            20298 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            20299 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20300 ; 127  |
                            20301 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            20302 ; 129  |
                            20303 ; 130  |#if defined(CLCD_16BIT)
                            20304 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            20305 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            20306 ; 133  |
                            20307 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            20308 ; 135  |#else 
                            20309 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            20310 ; 137  |#endif
                            20311 ; 138  |
                            20312 ; 139  |// If you change the LCD message ID's then you must
                            20313 ; 140  |// also change the jump table in lcdapi.asm
                            20314 ; 141  |
                            20315 ; 142  |// Character LCD Message IDs
                            20316 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            20317 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            20318 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            20319 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            20320 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            20321 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            20322 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            20323 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            20324 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            20325 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            20326 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            20327 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            20328 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            20329 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            20330 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            20331 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            20332 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            20333 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            20334 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            20335 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            20336 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            20337 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            20338 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            20339 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            20340 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            20341 ; 168  |// also change the jump table in lcdapi.asm
                            20342 ; 169  |
                            20343 ; 170  |// Decoder Message IDs
                            20344 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            20345 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            20346 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            20347 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            20348 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            20349 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            20350 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            20351 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            20352 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            20353 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            20354 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            20355 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            20356 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            20357 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            20358 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            20359 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            20360 ; 187  |// If you change the Decoder message ID's, then you must
                            20361 ; 188  |// also change the jump table in decoder_overlay.asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20362 ; 189  |// and in dec_adpcm_overlay.asm.
                            20363 ; 190  |
                            20364 ; 191  |// Encoder Message IDs
                            20365 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            20366 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            20367 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            20368 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            20369 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            20370 ; 197  |// If you change the Encoder message ID's, then you must
                            20371 ; 198  |// also change the jump table in all encoder overlay modules.
                            20372 ; 199  |
                            20373 ; 200  |// Parser Message IDs
                            20374 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            20375 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            20376 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            20377 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            20378 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            20379 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            20380 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            20381 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            20382 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            20383 ; 210  |// If you change the Parser message ID's, then you must
                            20384 ; 211  |// also change the jump table in parser.asm
                            20385 ; 212  |
                            20386 ; 213  |// Button Message IDs
                            20387 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            20388 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            20389 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            20390 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            20391 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            20392 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            20393 ; 220  |
                            20394 ; 221  |// Mixer Message IDs
                            20395 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            20396 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            20397 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            20398 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            20399 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            20400 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            20401 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            20402 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            20403 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            20404 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            20405 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            20406 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            20407 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            20408 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            20409 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            20410 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            20411 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            20412 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            20413 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            20414 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            20415 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            20416 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            20417 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            20418 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            20419 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            20420 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            20421 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            20422 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            20423 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20424 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            20425 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            20426 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            20427 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            20428 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            20429 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            20430 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            20431 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            20432 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            20433 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            20434 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            20435 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            20436 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            20437 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            20438 ; 265  |// If you change the mixer message ID's then you must
                            20439 ; 266  |// also change the jump table in mixer.asm
                            20440 ; 267  |#define MIXER_ON 0
                            20441 ; 268  |#define MIXER_OFF 1
                            20442 ; 269  |
                            20443 ; 270  |
                            20444 ; 271  |// System Message IDs
                            20445 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            20446 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            20447 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            20448 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            20449 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            20450 ; 277  |// If you change the system message ID's then you must
                            20451 ; 278  |// also change the jump table in systemapi.asm
                            20452 ; 279  |
                            20453 ; 280  |// Menu IDs
                            20454 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            20455 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            20456 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            20457 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            20458 ; 285  |//sub parameters for this message:
                            20459 ; 286  |#define RECORDER_START 0
                            20460 ; 287  |#define RECORDER_PAUSE 0x2000
                            20461 ; 288  |#define RECORDER_RESUME 0x4000
                            20462 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            20463 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            20464 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            20465 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            20466 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            20467 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            20468 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            20469 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            20470 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            20471 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            20472 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            20473 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            20474 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            20475 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            20476 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            20477 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            20478 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            20479 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            20480 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            20481 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            20482 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            20483 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            20484 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            20485 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20486 ; 313  |
                            20487 ; 314  |// Note that other versions of this file have different msg equates.
                            20488 ; 315  |// If you change the system message ID's then you must
                            20489 ; 316  |// also change the jump table in all menu *.asm
                            20490 ; 317  |
                            20491 ; 318  |// LED Message IDs
                            20492 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            20493 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            20494 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            20495 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            20496 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            20497 ; 324  |// If you change the LeD message ID's then you must
                            20498 ; 325  |// also change the jump table in ledapi.asm
                            20499 ; 326  |
                            20500 ; 327  |#if (!defined(REMOVE_FM))
                            20501 ; 328  |// FM Tuner Message IDs
                            20502 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            20503 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            20504 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            20505 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            20506 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            20507 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            20508 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            20509 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            20510 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            20511 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            20512 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            20513 ; 340  |//one parameter--the sensitivity in uV
                            20514 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            20515 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            20516 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            20517 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            20518 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            20519 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            20520 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            20521 ; 348  |#endif
                            20522 ; 349  |
                            20523 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            20524 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            20525 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            20526 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            20527 ; 354  |
                            20528 ; 355  |
                            20529 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            20530 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            20531 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            20532 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            20533 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            20534 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            20535 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            20536 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            20537 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            20538 ; 365  |
                            20539 ; 366  |#if (defined(USE_PLAYLIST3))
                            20540 ; 367  |// Music Library
                            20541 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            20542 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            20543 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            20544 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            20545 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            20546 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            20547 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20548 ; 375  |
                            20549 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            20550 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            20551 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            20552 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            20553 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            20554 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            20555 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            20556 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            20557 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            20558 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            20559 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            20560 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            20561 ; 388  |
                            20562 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20563 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20564 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20565 ; 392  |
                            20566 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20567 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20568 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20569 ; 396  |
                            20570 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20571 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20572 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20573 ; 400  |
                            20574 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            20575 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            20576 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            20577 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            20578 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            20579 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            20580 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            20581 ; 408  |
                            20582 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20583 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20584 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20585 ; 412  |
                            20586 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            20587 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            20588 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            20589 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            20590 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            20591 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            20592 ; 419  |
                            20593 ; 420  |#if defined(USE_PLAYLIST5)
                            20594 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            20595 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            20596 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            20597 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            20598 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            20599 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            20600 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            20601 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            20602 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            20603 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            20604 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            20605 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            20606 ; 433  |
                            20607 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            20608 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            20609 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20610 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            20611 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            20612 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            20613 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            20614 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            20615 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            20616 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            20617 ; 444  |// Events
                            20618 ; 445  |// No event
                            20619 ; 446  |#define EVENT_NONE 0x000001   
                            20620 ; 447  |// A message has been posted
                            20621 ; 448  |#define EVENT_MESSAGE 0x000002   
                            20622 ; 449  |// Run if wait time elapsed
                            20623 ; 450  |#define EVENT_TIMER 0x000004   
                            20624 ; 451  |// Run if a button event occured
                            20625 ; 452  |#define EVENT_BUTTON 0x000008   
                            20626 ; 453  |// Run if a background event occured
                            20627 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            20628 ; 455  |// The executive should immediately repeat this module
                            20629 ; 456  |#define EVENT_REPEAT 0x000020   
                            20630 ; 457  |// Run the module's init routine
                            20631 ; 458  |#define EVENT_INIT 0x800000   
                            20632 ; 459  |
                            20633 ; 460  |#define EVENT_NONE_BITPOS 0
                            20634 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            20635 ; 462  |#define EVENT_TIMER_BITPOS 2
                            20636 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            20637 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            20638 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            20639 ; 466  |#define EVENT_INIT_BITPOS 23
                            20640 ; 467  |
                            20641 ; 468  |// Parser Message Buffers
                            20642 ; 469  |#define ParserPlayBit 0
                            20643 ; 470  |#define ButtonPressBit 1
                            20644 ; 471  |#define ParserRwndBit 1
                            20645 ; 472  |#define ParserFfwdBit 2
                            20646 ; 473  |
                            20647 ; 474  |//NextSong Message Parameters
                            20648 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            20649 ; 476  |#define NEXT_SONG 2             
                            20650 ; 477  |// ButtonPressBit1 cleared
                            20651 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            20652 ; 479  |// ButtonPressBit1 set
                            20653 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            20654 ; 481  |// NextSong + Ffwd
                            20655 ; 482  |#define NEXT_SONG_FFWD 4          
                            20656 ; 483  |
                            20657 ; 484  |//PrevSong Message Parameters
                            20658 ; 485  |// PrevSong + Stopped
                            20659 ; 486  |#define PREV_SONG 0          
                            20660 ; 487  |// PrevSong + Play
                            20661 ; 488  |#define PREV_SONG_PLAY 1          
                            20662 ; 489  |// PrevSong + Rwnd
                            20663 ; 490  |#define PREV_SONG_RWND 2          
                            20664 ; 491  |
                            20665 ; 492  |
                            20666 ; 493  |
                            20667 ; 494  |
                            20668 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            20669 ; 496  |
                            20670 ; 497  |
                            20671 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20673 
                            20674 ; 13   |#include "metadata.h"
                            20675 
                            20677 
                            20678 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            20679 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            20680 ; 3    |//
                            20681 ; 4    |// Filename: metadata.h
                            20682 ; 5    |// Description:
                            20683 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            20684 ; 7    |
                            20685 ; 8    |#ifndef _METADATA_H
                            20686 ; 9    |#define _METADATA_H
                            20687 ; 10   |
                            20688 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            20689 ; 12   |// MetaData definitions
                            20690 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            20691 ; 14   |
                            20692 ; 15   |//#define MMC_CMD59       0x40|59
                            20693 ; 16   |
                            20694 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            20695 ; 18   |// Meta Data structure definitions
                            20696 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            20697 ; 20   |
                            20698 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            20699 ; 22   |// MetaData definitions
                            20700 ; 23   |
                            20701 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            20702 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            20703 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            20704 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            20705 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            20706 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            20707 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            20708 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            20709 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            20710 ; 33   |
                            20711 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            20712 ; 35   |
                            20713 ; 36   |// VBR
                            20714 ; 37   |#define VBR_NOT_DETERMINED 0
                            20715 ; 38   |#define VBR_TRUE 1
                            20716 ; 39   |
                            20717 ; 40   |#ifndef TITLE_SIZE
                            20718 ; 41   |//#define TITLE_SIZE 30
                            20719 ; 42   |#ifndef USE_PLAYLIST3
                            20720 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            20721 ; 44   |#else
                            20722 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            20723 ; 46   |#endif
                            20724 ; 47   |#endif
                            20725 ; 48   |
                            20726 ; 49   |#ifndef ARTIST_SIZE
                            20727 ; 50   |#ifndef USE_PLAYLIST3
                            20728 ; 51   |//#define ARTIST_SIZE 30
                            20729 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            20730 ; 53   |#else
                            20731 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            20732 ; 55   |#endif
                            20733 ; 56   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20734 ; 57   |
                            20735 ; 58   |#ifndef ALBUM_SIZE
                            20736 ; 59   |#ifndef USE_PLAYLIST3
                            20737 ; 60   |//#define ALBUM_SIZE 30
                            20738 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            20739 ; 62   |#else
                            20740 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            20741 ; 64   |#endif
                            20742 ; 65   |#endif
                            20743 ; 66   |
                            20744 ; 67   |#ifdef USE_PLAYLIST3
                            20745 ; 68   |#ifndef GENRE_SIZE
                            20746 ; 69   |#define GENRE_SIZE 20
                            20747 ; 70   |#endif
                            20748 ; 71   |
                            20749 ; 72   |#ifndef YEAR_SIZE
                            20750 ; 73   |#define YEAR_SIZE 8
                            20751 ; 74   |#endif
                            20752 ; 75   |
                            20753 ; 76   |#ifndef TRACKNUM_SIZE
                            20754 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            20755 ; 78   |#endif
                            20756 ; 79   |
                            20757 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            20758 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            20759 ; 82   |#endif
                            20760 ; 83   |
                            20761 ; 84   |#define XING_TOC_SIZE   100
                            20762 ; 85   |#if MTP_BUILD
                            20763 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            20764 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            20765 ; 88   |#define VBR_TOC_SIZE    2
                            20766 ; 89   |#else
                            20767 ; 90   |#define VBR_TOC_SIZE    200
                            20768 ; 91   |#endif
                            20769 ; 92   |
                            20770 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            20771 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            20772 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            20773 ; 96   |#ifdef USE_PLAYLIST3
                            20774 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            20775 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            20776 ; 99   |extern WORD g_wSongTrackNum;
                            20777 ; 100  |#endif
                            20778 ; 101  |
                            20779 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            20780 ; 103  |
                            20781 ; 104  |typedef struct {
                            20782 ; 105  |    WORD        iTitleBufferLength;
                            20783 ; 106  |        UCS3       *wTitle;        // Title of Song
                            20784 ; 107  |    WORD        iArtistBufferLength;
                            20785 ; 108  |    UCS3       *wArtist;
                            20786 ; 109  |    WORD        iAlbumBufferLength;
                            20787 ; 110  |    UCS3       *wAlbum;
                            20788 ; 111  |#ifdef USE_PLAYLIST3
                            20789 ; 112  |    WORD        iGenreBufferLength;
                            20790 ; 113  |    UCS3       *wGenre;
                            20791 ; 114  |    WORD        iYearBufferLength;
                            20792 ; 115  |    UCS3       *wYear;
                            20793 ; 116  |    WORD        wTrackNum;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20794 ; 117  |#endif
                            20795 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            20796 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            20797 ; 120  |        WORD       wNumChannels;
                            20798 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            20799 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            20800 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            20801 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            20802 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            20803 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            20804 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            20805 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            20806 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            20807 ; 130  |} FILE_META_DATA;
                            20808 ; 131  |
                            20809 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            20810 ; 133  |#define UNKNOWN_TYPE   0
                            20811 ; 134  |#define MP3_TYPE       1
                            20812 ; 135  |#define WMA_TYPE       2
                            20813 ; 136  |#define AAC_TYPE       4
                            20814 ; 137  |#define IMA_ADPCM_TYPE 8
                            20815 ; 138  |#define MS_ADPCM_TYPE  16
                            20816 ; 139  |#define PCM_WAV_TYPE   32
                            20817 ; 140  |#define ASF_TYPE       64
                            20818 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            20819 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            20820 ; 143  |
                            20821 ; 144  |#define SMV_ADPCM_TYPE 512
                            20822 ; 145  |
                            20823 ; 146  |
                            20824 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            20825 ; 148  |// Sample rates
                            20826 ; 149  |#ifdef WOW
                            20827 ; 150  |#define SR_48KHZ        48000
                            20828 ; 151  |#define SR_44KHZ        44100
                            20829 ; 152  |#define SR_32KHZ        32000
                            20830 ; 153  |#define SR_24KHZ        24000
                            20831 ; 154  |#define SR_22KHZ        22050
                            20832 ; 155  |#define SR_16KHZ        16000
                            20833 ; 156  |#define SR_12KHZ        12000
                            20834 ; 157  |#define SR_11KHZ        11025
                            20835 ; 158  |#define SR_8KHZ          8000
                            20836 ; 159  |#endif
                            20837 ; 160  |
                            20838 ; 161  |
                            20839 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            20840 ; 163  |// MetaData prototypes
                            20841 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            20842 ; 165  |
                            20843 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            20844 ; 167  |#ifdef USE_PLAYLIST3
                            20845 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            20846 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            20847 ; 170  |#endif
                            20848 ; 171  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20849 ; 172  |#endif // #ifndef _METADATA_H
                            20850 
                            20852 
                            20853 ; 14   |
                            20854 ; 15   |
                            20855 ; 16   |// Menu message, MUST check with menus.h to avoid duplicate
                            20856 ; 17   |// Change the menu message and timer value to match your project
                            20857 ; 18   |//#define MENU_MSG_LYRICS_UPDATE                MENU_LAST_MSG_ID+8              // moved i
                                  nto msgequ.inc
                            20858 ; 19   |#define TIMER_LYRICS_UPDATE                     9
                            20859 ; 20   |/////////////////////////////////////////////////////////////////
                            20860 ; 21   |
                            20861 ; 22   |#define SLT                                     ('S'|('L'<<8)|('T'<<16))        // V2.2 fr
                                  ame identifiers
                            20862 ; 23   |#define SYLT                            ('Y'|('L'<<8)|('T'<<16))        // V2.3 and V2.4 f
                                  rame identifiers
                            20863 ; 24   |#define MAX_LYRICS_STRING       100             // Max. number of characters per lyrics in
                                  cluding terminate zero
                            20864 ; 25   |#define LYRICS_ROW_BUF_SIZE     ((LCD_X_SIZE/4)+1)
                            20865 ; 26   |
                            20866 ; 27   |// ASF Header Extension Object
                            20867 ; 28   |#define ASF_HEADER_EXTENSION_GUID_0             0xbf03b5
                            20868 ; 29   |#define ASF_HEADER_EXTENSION_GUID_1             0xa92e5f
                            20869 ; 30   |#define ASF_HEADER_EXTENSION_GUID_2             0x8e11cf
                            20870 ; 31   |#define ASF_HEADER_EXTENSION_GUID_3             0xc000e3
                            20871 ; 32   |#define ASF_HEADER_EXTENSION_GUID_4             0x53200c
                            20872 ; 33   |#define ASF_HEADER_EXTENSION_GUID_5             0x000065
                            20873 ; 34   |
                            20874 ; 35   |// ASF Reserved 1
                            20875 ; 36   |#define ASF_RESERVED_1_GUID_0                   0xd3d211
                            20876 ; 37   |#define ASF_RESERVED_1_GUID_1                   0xa9baab
                            20877 ; 38   |#define ASF_RESERVED_1_GUID_2                   0x8e11cf
                            20878 ; 39   |#define ASF_RESERVED_1_GUID_3                   0xc000e6
                            20879 ; 40   |#define ASF_RESERVED_1_GUID_4                   0x53200c
                            20880 ; 41   |#define ASF_RESERVED_1_GUID_5                   0x000065
                            20881 ; 42   |
                            20882 ; 43   |// ASF Metadata Library Object
                            20883 ; 44   |#define ASF_METADATA_LIBRARY_GUID_0             0x231c94
                            20884 ; 45   |#define ASF_METADATA_LIBRARY_GUID_1             0x949844
                            20885 ; 46   |#define ASF_METADATA_LIBRARY_GUID_2             0xa149d1
                            20886 ; 47   |#define ASF_METADATA_LIBRARY_GUID_3             0x131d41
                            20887 ; 48   |#define ASF_METADATA_LIBRARY_GUID_4             0x70454e
                            20888 ; 49   |#define ASF_METADATA_LIBRARY_GUID_5             0x000054
                            20889 ; 50   |
                            20890 ; 51   |// Data structure for lyrics library
                            20891 ; 52   |typedef struct {
                            20892 ; 53   |        WORD    iTitleBufferLength;
                            20893 ; 54   |        UCS3    *wTitle;
                            20894 ; 55   |        WORD    iArtistBufferLength;
                            20895 ; 56   |        UCS3    *wArtist;
                            20896 ; 57   |        WORD    iAlbumBufferLength;
                            20897 ; 58   |        UCS3    *wAlbum;
                            20898 ; 59   |        DWORD   dwNumBytes;
                            20899 ; 60   |} LYRICS_FILE_META_DATA;
                            20900 ; 61   |
                            20901 ; 62   |// Function Prototypes
                            20902 ; 63   |RETCODE _reentrant Id3V2LyricsReadFrame(INT iHandle, WORD uFrameSize, INT *ptr);
                            20903 ; 64   |RETCODE _reentrant Mp3MetaDataReadLyrics3(INT iHandle,INT iIgnored, INT *pMetaData);
                            20904 ; 65   |RETCODE _reentrant Mp3MetaDataReadLRC(INT iIgnored1,INT iIgnored2, INT *pMetaData);
                            20905 ; 66   |RETCODE _reentrant WMALyricsReadFrame(INT iHandle, WORD uFrameSize, INT *ptr);
                            20906 ; 67   |RETCODE _reentrant LyricsInit(INT a, INT b, INT *c);
                            20907 ; 68   |RETCODE _reentrant LyricsStart(INT a, INT b, INT *c);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20908 ; 69   |RETCODE _reentrant LyricsPause(INT a, INT b, INT *c);
                            20909 ; 70   |RETCODE _reentrant LyricsGetNext(INT a, INT b, INT *c);
                            20910 ; 71   |RETCODE _reentrant LyricsStop(INT a, INT b, INT *c);
                            20911 ; 72   |RETCODE _reentrant LyricsIsValid(void);
                            20912 ; 73   |RETCODE _reentrant LyricsSkipping(INT a, INT b, INT *c);
                            20913 ; 74   |RETCODE _reentrant LyricsGetNextLyricsTime(INT a, INT b, INT *pTime);
                            20914 ; 75   |DWORD _reentrant LyricsGetFirstLyricsTime(void);
                            20915 ; 76   |
                            20916 ; 77   |extern UCS3 _X * _X     g_pSongLyrics;
                            20917 ; 78   |
                            20918 ; 79   |#endif
                            20919 
                            20921 
                            20922 ; 37   |#endif
                            20923 ; 38   |#ifdef JPEG_ALBUM_ART
                            20924 ; 39   |#include "attachedpictureframe.h"
                            20925 ; 40   |extern BOOL bPicOnlyFlag;
                            20926 ; 41   |#endif
                            20927 ; 42   |#ifdef USE_PLAYLIST3
                            20928 ; 43   |#include "exec.h"
                            20929 
                            20931 
                            20932 ; 1    |#ifndef EXEC_H
                            20933 ; 2    |#define EXEC_H
                            20934 ; 3    |
                            20935 ; 4    |
                            20936 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                            20937 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                            20938 ; 7    |long _asmfunc SysGetCurrentTime(void);
                            20939 ; 8    |
                            20940 ; 9    |
                            20941 ; 10   |#endif
                            20942 
                            20944 
                            20945 ; 44   |#include "types.h"
                            20946 
                            20948 
                            20949 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            20950 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            20951 ; 3    |//
                            20952 ; 4    |// Filename: types.h
                            20953 ; 5    |// Description: Standard data types
                            20954 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            20955 ; 7    |
                            20956 ; 8    |#ifndef _TYPES_H
                            20957 ; 9    |#define _TYPES_H
                            20958 ; 10   |
                            20959 ; 11   |// TODO:  move this outta here!
                            20960 ; 12   |#if !defined(NOERROR)
                            20961 ; 13   |#define NOERROR 0
                            20962 ; 14   |#define SUCCESS 0
                            20963 ; 15   |#endif 
                            20964 ; 16   |#if !defined(SUCCESS)
                            20965 ; 17   |#define SUCCESS  0
                            20966 ; 18   |#endif
                            20967 ; 19   |#if !defined(ERROR)
                            20968 ; 20   |#define ERROR   -1
                            20969 ; 21   |#endif
                            20970 ; 22   |#if !defined(FALSE)
                            20971 ; 23   |#define FALSE 0
                            20972 ; 24   |#endif
                            20973 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20974 ; 26   |#define TRUE  1
                            20975 ; 27   |#endif
                            20976 ; 28   |
                            20977 ; 29   |#if !defined(NULL)
                            20978 ; 30   |#define NULL 0
                            20979 ; 31   |#endif
                            20980 ; 32   |
                            20981 ; 33   |#define MAX_INT     0x7FFFFF
                            20982 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            20983 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            20984 ; 36   |#define MAX_ULONG   (-1) 
                            20985 ; 37   |
                            20986 ; 38   |#define WORD_SIZE   24              // word size in bits
                            20987 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            20988 ; 40   |
                            20989 ; 41   |
                            20990 ; 42   |#define BYTE    unsigned char       // btVarName
                            20991 ; 43   |#define CHAR    signed char         // cVarName
                            20992 ; 44   |#define USHORT  unsigned short      // usVarName
                            20993 ; 45   |#define SHORT   unsigned short      // sVarName
                            20994 ; 46   |#define WORD    unsigned int        // wVarName
                            20995 ; 47   |#define INT     signed int          // iVarName
                            20996 ; 48   |#define DWORD   unsigned long       // dwVarName
                            20997 ; 49   |#define LONG    signed long         // lVarName
                            20998 ; 50   |#define BOOL    unsigned int        // bVarName
                            20999 ; 51   |#define FRACT   _fract              // frVarName
                            21000 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21001 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21002 ; 54   |#define FLOAT   float               // fVarName
                            21003 ; 55   |#define DBL     double              // dVarName
                            21004 ; 56   |#define ENUM    enum                // eVarName
                            21005 ; 57   |#define CMX     _complex            // cmxVarName
                            21006 ; 58   |typedef WORD UCS3;                   // 
                            21007 ; 59   |
                            21008 ; 60   |#define UINT16  unsigned short
                            21009 ; 61   |#define UINT8   unsigned char   
                            21010 ; 62   |#define UINT32  unsigned long
                            21011 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21012 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21013 ; 65   |#define WCHAR   UINT16
                            21014 ; 66   |
                            21015 ; 67   |//UINT128 is 16 bytes or 6 words
                            21016 ; 68   |typedef struct UINT128_3500 {   
                            21017 ; 69   |    int val[6];     
                            21018 ; 70   |} UINT128_3500;
                            21019 ; 71   |
                            21020 ; 72   |#define UINT128   UINT128_3500
                            21021 ; 73   |
                            21022 ; 74   |// Little endian word packed byte strings:   
                            21023 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21024 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21025 ; 77   |// Little endian word packed byte strings:   
                            21026 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21027 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21028 ; 80   |
                            21029 ; 81   |// Declare Memory Spaces To Use When Coding
                            21030 ; 82   |// A. Sector Buffers
                            21031 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21032 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21033 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21034 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21035 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21036 ; 88   |// B. Media DDI Memory
                            21037 ; 89   |#define MEDIA_DDI_MEM _Y
                            21038 ; 90   |
                            21039 ; 91   |
                            21040 ; 92   |
                            21041 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21042 ; 94   |// Examples of circular pointers:
                            21043 ; 95   |//    INT CIRC cpiVarName
                            21044 ; 96   |//    DWORD CIRC cpdwVarName
                            21045 ; 97   |
                            21046 ; 98   |#define RETCODE INT                 // rcVarName
                            21047 ; 99   |
                            21048 ; 100  |// generic bitfield structure
                            21049 ; 101  |struct Bitfield {
                            21050 ; 102  |    unsigned int B0  :1;
                            21051 ; 103  |    unsigned int B1  :1;
                            21052 ; 104  |    unsigned int B2  :1;
                            21053 ; 105  |    unsigned int B3  :1;
                            21054 ; 106  |    unsigned int B4  :1;
                            21055 ; 107  |    unsigned int B5  :1;
                            21056 ; 108  |    unsigned int B6  :1;
                            21057 ; 109  |    unsigned int B7  :1;
                            21058 ; 110  |    unsigned int B8  :1;
                            21059 ; 111  |    unsigned int B9  :1;
                            21060 ; 112  |    unsigned int B10 :1;
                            21061 ; 113  |    unsigned int B11 :1;
                            21062 ; 114  |    unsigned int B12 :1;
                            21063 ; 115  |    unsigned int B13 :1;
                            21064 ; 116  |    unsigned int B14 :1;
                            21065 ; 117  |    unsigned int B15 :1;
                            21066 ; 118  |    unsigned int B16 :1;
                            21067 ; 119  |    unsigned int B17 :1;
                            21068 ; 120  |    unsigned int B18 :1;
                            21069 ; 121  |    unsigned int B19 :1;
                            21070 ; 122  |    unsigned int B20 :1;
                            21071 ; 123  |    unsigned int B21 :1;
                            21072 ; 124  |    unsigned int B22 :1;
                            21073 ; 125  |    unsigned int B23 :1;
                            21074 ; 126  |};
                            21075 ; 127  |
                            21076 ; 128  |union BitInt {
                            21077 ; 129  |        struct Bitfield B;
                            21078 ; 130  |        int        I;
                            21079 ; 131  |};
                            21080 ; 132  |
                            21081 ; 133  |#define MAX_MSG_LENGTH 10
                            21082 ; 134  |struct CMessage
                            21083 ; 135  |{
                            21084 ; 136  |        unsigned int m_uLength;
                            21085 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21086 ; 138  |};
                            21087 ; 139  |
                            21088 ; 140  |typedef struct {
                            21089 ; 141  |    WORD m_wLength;
                            21090 ; 142  |    WORD m_wMessage;
                            21091 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21092 ; 144  |} Message;
                            21093 ; 145  |
                            21094 ; 146  |struct MessageQueueDescriptor
                            21095 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21096 ; 148  |        int *m_pBase;
                            21097 ; 149  |        int m_iModulo;
                            21098 ; 150  |        int m_iSize;
                            21099 ; 151  |        int *m_pHead;
                            21100 ; 152  |        int *m_pTail;
                            21101 ; 153  |};
                            21102 ; 154  |
                            21103 ; 155  |struct ModuleEntry
                            21104 ; 156  |{
                            21105 ; 157  |    int m_iSignaledEventMask;
                            21106 ; 158  |    int m_iWaitEventMask;
                            21107 ; 159  |    int m_iResourceOfCode;
                            21108 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21109 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            21110 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21111 ; 163  |    int m_uTimeOutHigh;
                            21112 ; 164  |    int m_uTimeOutLow;
                            21113 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21114 ; 166  |};
                            21115 ; 167  |
                            21116 ; 168  |union WaitMask{
                            21117 ; 169  |    struct B{
                            21118 ; 170  |        unsigned int m_bNone     :1;
                            21119 ; 171  |        unsigned int m_bMessage  :1;
                            21120 ; 172  |        unsigned int m_bTimer    :1;
                            21121 ; 173  |        unsigned int m_bButton   :1;
                            21122 ; 174  |    } B;
                            21123 ; 175  |    int I;
                            21124 ; 176  |} ;
                            21125 ; 177  |
                            21126 ; 178  |
                            21127 ; 179  |struct Button {
                            21128 ; 180  |        WORD wButtonEvent;
                            21129 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21130 ; 182  |};
                            21131 ; 183  |
                            21132 ; 184  |struct Message {
                            21133 ; 185  |        WORD wMsgLength;
                            21134 ; 186  |        WORD wMsgCommand;
                            21135 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21136 ; 188  |};
                            21137 ; 189  |
                            21138 ; 190  |union EventTypes {
                            21139 ; 191  |        struct CMessage msg;
                            21140 ; 192  |        struct Button Button ;
                            21141 ; 193  |        struct Message Message;
                            21142 ; 194  |};
                            21143 ; 195  |
                            21144 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21145 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21146 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21147 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21148 ; 200  |
                            21149 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            21150 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21151 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21152 ; 204  |
                            21153 ; 205  |#if DEBUG
                            21154 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21155 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21156 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21157 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            21158 ; 210  |#define DebugBuildAssert(x)    
                            21159 ; 211  |#endif
                            21160 ; 212  |
                            21161 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21162 ; 214  |//  #pragma asm
                            21163 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            21164 ; 216  |//  #pragma endasm
                            21165 ; 217  |
                            21166 ; 218  |
                            21167 ; 219  |#ifdef COLOR_262K
                            21168 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            21169 ; 221  |#elif defined(COLOR_65K)
                            21170 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            21171 ; 223  |#else
                            21172 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            21173 ; 225  |#endif
                            21174 ; 226  |    
                            21175 ; 227  |#endif // #ifndef _TYPES_H
                            21176 
                            21178 
                            21179 ; 45   |#include "menumanager.h"
                            21180 
                            21182 
                            21183 ; 1    |#ifndef _EXEC_H
                            21184 ; 2    |#define _EXEC_H
                            21185 ; 3    |
                            21186 ; 4    |#include "types.h"
                            21187 ; 5    |
                            21188 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                            21189 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                            21190 ; 8    |
                            21191 ; 9    |#if !defined(NULL)
                            21192 ; 10   |#define NULL 0
                            21193 ; 11   |#endif 
                            21194 ; 12   |
                            21195 ; 13   |#if !defined(FALSE)
                            21196 ; 14   |#define FALSE 0
                            21197 ; 15   |#endif
                            21198 ; 16   |#if !defined(TRUE)
                            21199 ; 17   |#define TRUE  !FALSE
                            21200 ; 18   |#endif
                            21201 ; 19   |
                            21202 ; 20   |// The same memory location contains either a menu message or button event. 
                            21203 ; 21   |// The button info is stored in the first word or the entire message is stored.
                            21204 ; 22   |
                            21205 ; 23   |// CMessage is kept for backards compatibility.
                            21206 ; 24   |// The union and 2 new structures are added to aid in readability.
                            21207 ; 25   |
                            21208 ; 26   |
                            21209 ; 27   |#include "messages.h"
                            21210 ; 28   |
                            21211 ; 29   |#endif 
                            21212 
                            21214 
                            21215 ; 46   |#include "messages.h"
                            21216 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21218 
                            21219 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21220 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            21221 ; 3    |// Message defs
                            21222 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            21223 ; 5    |
                            21224 ; 6    |#if (!defined(MSGEQU_INC))
                            21225 ; 7    |#define MSGEQU_INC 1
                            21226 ; 8    |
                            21227 ; 9    |
                            21228 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            21229 ; 11   |
                            21230 ; 12   |
                            21231 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            21232 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            21233 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            21234 ; 16   |#define MSG_TYPE_LCD 0x030000
                            21235 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            21236 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            21237 ; 19   |#define MSG_TYPE_MENU 0x060000
                            21238 ; 20   |#define MSG_TYPE_LED 0x070000
                            21239 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            21240 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            21241 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            21242 ; 24   |// Equalizer and other effects
                            21243 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            21244 ; 26   |#if (defined(USE_PLAYLIST3))
                            21245 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            21246 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            21247 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            21248 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            21249 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            21250 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            21251 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            21252 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            21253 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            21254 ; 36   |#if defined(USE_PLAYLIST5)
                            21255 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            21256 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            21257 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            21258 ; 40   |
                            21259 ; 41   |// Message Structure Offsets
                            21260 ; 42   |#define MSG_Length 0
                            21261 ; 43   |#define MSG_ID 1
                            21262 ; 44   |#define MSG_Argument1 2
                            21263 ; 45   |#define MSG_Argument2 3
                            21264 ; 46   |#define MSG_Argument3 4
                            21265 ; 47   |#define MSG_Argument4 5
                            21266 ; 48   |#define MSG_Argument5 6
                            21267 ; 49   |#define MSG_Argument6 7
                            21268 ; 50   |
                            21269 ; 51   |
                            21270 ; 52   |
                            21271 ; 53   |// LCD Message IDs
                            21272 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            21273 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            21274 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            21275 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            21276 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            21277 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            21278 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            21279 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21280 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            21281 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            21282 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            21283 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            21284 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            21285 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            21286 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            21287 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            21288 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            21289 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            21290 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            21291 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            21292 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            21293 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            21294 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            21295 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            21296 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            21297 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            21298 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            21299 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            21300 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            21301 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            21302 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            21303 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            21304 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            21305 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            21306 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            21307 ; 89   |//Param1 = left
                            21308 ; 90   |//Param2 = top
                            21309 ; 91   |//Param3 = right
                            21310 ; 92   |//Param4 = bottom
                            21311 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            21312 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            21313 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            21314 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            21315 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            21316 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            21317 ; 99   |
                            21318 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            21319 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            21320 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            21321 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            21322 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            21323 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            21324 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            21325 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            21326 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            21327 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            21328 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            21329 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            21330 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            21331 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            21332 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            21333 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            21334 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            21335 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            21336 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            21337 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            21338 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            21339 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            21340 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            21341 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21342 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            21343 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            21344 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            21345 ; 127  |
                            21346 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            21347 ; 129  |
                            21348 ; 130  |#if defined(CLCD_16BIT)
                            21349 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            21350 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            21351 ; 133  |
                            21352 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            21353 ; 135  |#else 
                            21354 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            21355 ; 137  |#endif
                            21356 ; 138  |
                            21357 ; 139  |// If you change the LCD message ID's then you must
                            21358 ; 140  |// also change the jump table in lcdapi.asm
                            21359 ; 141  |
                            21360 ; 142  |// Character LCD Message IDs
                            21361 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            21362 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            21363 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            21364 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            21365 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            21366 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            21367 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            21368 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            21369 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            21370 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            21371 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            21372 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            21373 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            21374 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            21375 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            21376 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            21377 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            21378 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            21379 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            21380 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            21381 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            21382 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            21383 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            21384 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            21385 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            21386 ; 168  |// also change the jump table in lcdapi.asm
                            21387 ; 169  |
                            21388 ; 170  |// Decoder Message IDs
                            21389 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            21390 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            21391 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            21392 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            21393 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            21394 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            21395 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            21396 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            21397 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            21398 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            21399 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            21400 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            21401 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            21402 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            21403 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21404 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            21405 ; 187  |// If you change the Decoder message ID's, then you must
                            21406 ; 188  |// also change the jump table in decoder_overlay.asm
                            21407 ; 189  |// and in dec_adpcm_overlay.asm.
                            21408 ; 190  |
                            21409 ; 191  |// Encoder Message IDs
                            21410 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            21411 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            21412 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            21413 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            21414 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            21415 ; 197  |// If you change the Encoder message ID's, then you must
                            21416 ; 198  |// also change the jump table in all encoder overlay modules.
                            21417 ; 199  |
                            21418 ; 200  |// Parser Message IDs
                            21419 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            21420 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            21421 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            21422 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            21423 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            21424 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            21425 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            21426 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            21427 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            21428 ; 210  |// If you change the Parser message ID's, then you must
                            21429 ; 211  |// also change the jump table in parser.asm
                            21430 ; 212  |
                            21431 ; 213  |// Button Message IDs
                            21432 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            21433 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            21434 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            21435 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            21436 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            21437 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            21438 ; 220  |
                            21439 ; 221  |// Mixer Message IDs
                            21440 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            21441 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            21442 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            21443 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            21444 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            21445 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            21446 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            21447 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            21448 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            21449 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            21450 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            21451 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            21452 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            21453 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            21454 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            21455 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            21456 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            21457 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            21458 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            21459 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            21460 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            21461 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            21462 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            21463 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            21464 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            21465 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21466 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            21467 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            21468 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            21469 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            21470 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            21471 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            21472 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            21473 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            21474 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            21475 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            21476 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            21477 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            21478 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            21479 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            21480 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            21481 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            21482 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            21483 ; 265  |// If you change the mixer message ID's then you must
                            21484 ; 266  |// also change the jump table in mixer.asm
                            21485 ; 267  |#define MIXER_ON 0
                            21486 ; 268  |#define MIXER_OFF 1
                            21487 ; 269  |
                            21488 ; 270  |
                            21489 ; 271  |// System Message IDs
                            21490 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            21491 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            21492 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            21493 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            21494 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            21495 ; 277  |// If you change the system message ID's then you must
                            21496 ; 278  |// also change the jump table in systemapi.asm
                            21497 ; 279  |
                            21498 ; 280  |// Menu IDs
                            21499 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            21500 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            21501 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            21502 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            21503 ; 285  |//sub parameters for this message:
                            21504 ; 286  |#define RECORDER_START 0
                            21505 ; 287  |#define RECORDER_PAUSE 0x2000
                            21506 ; 288  |#define RECORDER_RESUME 0x4000
                            21507 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            21508 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            21509 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            21510 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            21511 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            21512 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            21513 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            21514 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            21515 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            21516 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            21517 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            21518 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            21519 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            21520 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            21521 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            21522 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            21523 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            21524 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            21525 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            21526 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            21527 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21528 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            21529 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            21530 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            21531 ; 313  |
                            21532 ; 314  |// Note that other versions of this file have different msg equates.
                            21533 ; 315  |// If you change the system message ID's then you must
                            21534 ; 316  |// also change the jump table in all menu *.asm
                            21535 ; 317  |
                            21536 ; 318  |// LED Message IDs
                            21537 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            21538 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            21539 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            21540 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            21541 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            21542 ; 324  |// If you change the LeD message ID's then you must
                            21543 ; 325  |// also change the jump table in ledapi.asm
                            21544 ; 326  |
                            21545 ; 327  |#if (!defined(REMOVE_FM))
                            21546 ; 328  |// FM Tuner Message IDs
                            21547 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            21548 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            21549 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            21550 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            21551 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            21552 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            21553 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            21554 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            21555 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            21556 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            21557 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            21558 ; 340  |//one parameter--the sensitivity in uV
                            21559 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            21560 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            21561 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            21562 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            21563 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            21564 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            21565 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            21566 ; 348  |#endif
                            21567 ; 349  |
                            21568 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            21569 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            21570 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            21571 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            21572 ; 354  |
                            21573 ; 355  |
                            21574 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            21575 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            21576 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            21577 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            21578 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            21579 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            21580 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            21581 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            21582 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            21583 ; 365  |
                            21584 ; 366  |#if (defined(USE_PLAYLIST3))
                            21585 ; 367  |// Music Library
                            21586 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            21587 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            21588 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            21589 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21590 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            21591 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            21592 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            21593 ; 375  |
                            21594 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            21595 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            21596 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            21597 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            21598 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            21599 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            21600 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            21601 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            21602 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            21603 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            21604 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            21605 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            21606 ; 388  |
                            21607 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            21608 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            21609 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            21610 ; 392  |
                            21611 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            21612 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            21613 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            21614 ; 396  |
                            21615 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            21616 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            21617 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            21618 ; 400  |
                            21619 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            21620 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            21621 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            21622 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            21623 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            21624 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            21625 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            21626 ; 408  |
                            21627 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            21628 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            21629 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            21630 ; 412  |
                            21631 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            21632 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            21633 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            21634 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            21635 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            21636 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            21637 ; 419  |
                            21638 ; 420  |#if defined(USE_PLAYLIST5)
                            21639 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            21640 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            21641 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            21642 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            21643 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            21644 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            21645 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            21646 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            21647 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            21648 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            21649 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            21650 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            21651 ; 433  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21652 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            21653 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            21654 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            21655 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            21656 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            21657 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            21658 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            21659 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            21660 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            21661 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            21662 ; 444  |// Events
                            21663 ; 445  |// No event
                            21664 ; 446  |#define EVENT_NONE 0x000001   
                            21665 ; 447  |// A message has been posted
                            21666 ; 448  |#define EVENT_MESSAGE 0x000002   
                            21667 ; 449  |// Run if wait time elapsed
                            21668 ; 450  |#define EVENT_TIMER 0x000004   
                            21669 ; 451  |// Run if a button event occured
                            21670 ; 452  |#define EVENT_BUTTON 0x000008   
                            21671 ; 453  |// Run if a background event occured
                            21672 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            21673 ; 455  |// The executive should immediately repeat this module
                            21674 ; 456  |#define EVENT_REPEAT 0x000020   
                            21675 ; 457  |// Run the module's init routine
                            21676 ; 458  |#define EVENT_INIT 0x800000   
                            21677 ; 459  |
                            21678 ; 460  |#define EVENT_NONE_BITPOS 0
                            21679 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            21680 ; 462  |#define EVENT_TIMER_BITPOS 2
                            21681 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            21682 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            21683 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            21684 ; 466  |#define EVENT_INIT_BITPOS 23
                            21685 ; 467  |
                            21686 ; 468  |// Parser Message Buffers
                            21687 ; 469  |#define ParserPlayBit 0
                            21688 ; 470  |#define ButtonPressBit 1
                            21689 ; 471  |#define ParserRwndBit 1
                            21690 ; 472  |#define ParserFfwdBit 2
                            21691 ; 473  |
                            21692 ; 474  |//NextSong Message Parameters
                            21693 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            21694 ; 476  |#define NEXT_SONG 2             
                            21695 ; 477  |// ButtonPressBit1 cleared
                            21696 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            21697 ; 479  |// ButtonPressBit1 set
                            21698 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            21699 ; 481  |// NextSong + Ffwd
                            21700 ; 482  |#define NEXT_SONG_FFWD 4          
                            21701 ; 483  |
                            21702 ; 484  |//PrevSong Message Parameters
                            21703 ; 485  |// PrevSong + Stopped
                            21704 ; 486  |#define PREV_SONG 0          
                            21705 ; 487  |// PrevSong + Play
                            21706 ; 488  |#define PREV_SONG_PLAY 1          
                            21707 ; 489  |// PrevSong + Rwnd
                            21708 ; 490  |#define PREV_SONG_RWND 2          
                            21709 ; 491  |
                            21710 ; 492  |
                            21711 ; 493  |
                            21712 ; 494  |
                            21713 ; 495  |#endif // IF (!@def(MSGEQU_INC))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21714 ; 496  |
                            21715 ; 497  |
                            21716 
                            21718 
                            21719 ; 47   |#include "resource.h"
                            21720 
                            21722 
                            21723 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                            21724 ; 2    |//  Do not edit it directly.
                            21725 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                            21726 ; 4    |
                            21727 ; 5    |
                            21728 ; 6    |
                            21729 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                            21730 ; 8    |//  Do not edit it directly.
                            21731 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                            21732 ; 10   |
                            21733 ; 11   |
                            21734 ; 12   |
                            21735 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21736 ; 14   |//  Do not edit it directly.
                            21737 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                            21738 ; 16   |
                            21739 ; 17   |
                            21740 ; 18   |
                            21741 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21742 ; 20   |//  Do not edit it directly.
                            21743 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                            21744 ; 22   |
                            21745 ; 23   |
                            21746 ; 24   |
                            21747 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21748 ; 26   |//  Do not edit it directly.
                            21749 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                            21750 ; 28   |
                            21751 ; 29   |
                            21752 ; 30   |
                            21753 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21754 ; 32   |//  Do not edit it directly.
                            21755 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                            21756 ; 34   |
                            21757 ; 35   |
                            21758 ; 36   |
                            21759 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21760 ; 38   |//  Do not edit it directly.
                            21761 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                            21762 ; 40   |
                            21763 ; 41   |
                            21764 ; 42   |
                            21765 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21766 ; 44   |//  Do not edit it directly.
                            21767 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                            21768 ; 46   |
                            21769 ; 47   |
                            21770 ; 48   |
                            21771 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21772 ; 50   |//  Do not edit it directly.
                            21773 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                            21774 ; 52   |
                            21775 ; 53   |
                            21776 ; 54   |
                            21777 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21778 ; 56   |//  Do not edit it directly.
                            21779 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                            21780 ; 58   |
                            21781 ; 59   |
                            21782 ; 60   |
                            21783 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21784 ; 62   |//  Do not edit it directly.
                            21785 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                            21786 ; 64   |
                            21787 ; 65   |
                            21788 ; 66   |
                            21789 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21790 ; 68   |//  Do not edit it directly.
                            21791 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                            21792 ; 70   |
                            21793 ; 71   |
                            21794 ; 72   |
                            21795 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21796 ; 74   |//  Do not edit it directly.
                            21797 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                            21798 ; 76   |
                            21799 ; 77   |
                            21800 ; 78   |
                            21801 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21802 ; 80   |//  Do not edit it directly.
                            21803 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                            21804 ; 82   |
                            21805 ; 83   |
                            21806 ; 84   |
                            21807 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21808 ; 86   |//  Do not edit it directly.
                            21809 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                            21810 ; 88   |
                            21811 ; 89   |
                            21812 ; 90   |
                            21813 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21814 ; 92   |//  Do not edit it directly.
                            21815 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                            21816 ; 94   |
                            21817 ; 95   |
                            21818 ; 96   |
                            21819 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                            21820 ; 98   |//  Do not edit it directly.
                            21821 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                            21822 ; 100  |
                            21823 ; 101  |
                            21824 ; 102  |
                            21825 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                            21826 ; 104  |//  Do not edit it directly.
                            21827 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                            21828 ; 106  |
                            21829 ; 107  |
                            21830 ; 108  |
                            21831 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                            21832 ; 110  |//  Do not edit it directly.
                            21833 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                            21834 ; 112  |
                            21835 ; 113  |
                            21836 ; 114  |
                            21837 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                            21838 ; 116  |//  Do not edit it directly.
                            21839 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21840 ; 118  |
                            21841 ; 119  |
                            21842 ; 120  |
                            21843 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                            21844 ; 122  |//  Do not edit it directly.
                            21845 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                            21846 ; 124  |
                            21847 ; 125  |
                            21848 ; 126  |
                            21849 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                            21850 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                            21851 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                            21852 ; 130  |// LCD example resource listing
                            21853 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                            21854 ; 132  |
                            21855 ; 133  |#if (!defined(resources))
                            21856 ; 134  |#define resources 1
                            21857 ; 135  |
                            21858 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                            21859 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                            21860 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            21861 ; 139  |
                            21862 ; 140  |#define VERSION_MAJOR 3
                            21863 ; 141  |#define VERSION_MIDDLE 200
                            21864 ; 142  |#define VERSION_MINOR 910
                            21865 ; 143  |
                            21866 ; 144  |#define LCD_SEG_OFFSET 0x000000
                            21867 ; 145  |#define NUMBER_OF_PRESETS 10
                            21868 ; 146  |
                            21869 ; 147  |
                            21870 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            21871 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                            21872 ; 150  |//  the resource index cache if it was added.
                            21873 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                            21874 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            21875 ; 153  |
                            21876 ; 154  |//$FILENAME searchdirectory.src
                            21877 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                            21878 ; 156  |//$FILENAME shortdirmatch.src
                            21879 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                            21880 ; 158  |//$FILENAME fopen.src
                            21881 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                            21882 ; 160  |//$FILENAME musicmenu.src
                            21883 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                            21884 ; 162  |//$FILENAME changepath.src
                            21885 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                            21886 ; 164  |//$FILENAME _openandverifyslot.src
                            21887 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                            21888 ; 166  |//$FILENAME _loadslot.src
                            21889 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                            21890 ; 168  |//$FILENAME getname.src
                            21891 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                            21892 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                            21893 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                            21894 ; 172  |//$FILENAME sethandleforsearch.src
                            21895 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                            21896 ; 174  |//$FILENAME wmaWrap.src
                            21897 ; 175  |#define RSRC_WMADEC_CODE 11    
                            21898 ; 176  |//$FILENAME extractfilename.src
                            21899 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                            21900 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                            21901 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21902 ; 180  |//$FILENAME SoftTimerMod.src
                            21903 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                            21904 ; 182  |//$FILENAME GetShortfilename.src
                            21905 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                            21906 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                            21907 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                            21908 ; 186  |//$FILENAME playerstatemachine.src
                            21909 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                            21910 ; 188  |//$FILENAME SysMod.src
                            21911 ; 189  |#define RSRC_SYSMOD_CODE 18    
                            21912 ; 190  |//$FILENAME drm_b64_decodew.src
                            21913 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                            21914 ; 192  |//$FILENAME discardtrailigperiods.src
                            21915 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                            21916 ; 194  |//$FILENAME uppercase.src
                            21917 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                            21918 ; 196  |//$FILENAME strlength.src
                            21919 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                            21920 ; 198  |//$FILENAME ConverToShortname.src
                            21921 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                            21922 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                            21923 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                            21924 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                            21925 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                            21926 ; 204  |//$FILENAME drm_sst_closekey.src
                            21927 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                            21928 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                            21929 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                            21930 ; 208  |//$FILENAME freehandle.src
                            21931 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                            21932 ; 210  |//$FILENAME searchfreehandleallocate.src
                            21933 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                            21934 ; 212  |//$FILENAME _parselicenseattributes.src
                            21935 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                            21936 ; 214  |//$FILENAME variablesecstategetorset.src
                            21937 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                            21938 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                            21939 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                            21940 ; 218  |//$FILENAME drm_mgr_initialize.src
                            21941 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                            21942 ; 220  |//$FILENAME display.src
                            21943 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                            21944 ; 222  |//$FILENAME DisplayModule.src
                            21945 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                            21946 ; 224  |//$FILENAME extractpath.src
                            21947 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                            21948 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                            21949 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                            21950 ; 228  |//$FILENAME _getprivatekey.src
                            21951 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                            21952 ; 230  |//$FILENAME drm_hds_opennamespace.src
                            21953 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                            21954 ; 232  |//$FILENAME drm_hds_openslot.src
                            21955 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                            21956 ; 234  |//$FILENAME fclose.src
                            21957 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                            21958 ; 236  |//$FILENAME drm_cphr_init.src
                            21959 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                            21960 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                            21961 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                            21962 ; 240  |//$FILENAME drm_mgr_bind.src
                            21963 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21964 ; 242  |//$FILENAME _decryptcontentkey.src
                            21965 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                            21966 ; 244  |//$FILENAME drm_mac_inv32.src
                            21967 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                            21968 ; 246  |//$FILENAME drm_lic_getattribute.src
                            21969 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                            21970 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                            21971 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                            21972 ; 250  |//$FILENAME drm_dcp_getattribute.src
                            21973 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                            21974 ; 252  |//$FILENAME effectsmodules.src
                            21975 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                            21976 ; 254  |//$FILENAME janusx.src
                            21977 ; 255  |#define RSRC_JANUSX_CODE 51    
                            21978 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                            21979 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                            21980 ; 258  |//$FILENAME eval.src
                            21981 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                            21982 ; 260  |//$FILENAME _verifyslothash.src
                            21983 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                            21984 ; 262  |//$FILENAME januscommon.src
                            21985 ; 263  |#define RSRC_JANUS_COMMON 55    
                            21986 ; 264  |//$FILENAME changecase.src
                            21987 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                            21988 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                            21989 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                            21990 ; 268  |//$FILENAME _loadlicenseattributes.src
                            21991 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                            21992 ; 270  |//$FILENAME drm_hds_slotseek.src
                            21993 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                            21994 ; 272  |//$FILENAME drm_hds_slotwrite.src
                            21995 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                            21996 ; 274  |//$FILENAME drm_levl_performoperations.src
                            21997 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                            21998 ; 276  |//$FILENAME drm_lic_verifysignature.src
                            21999 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                            22000 ; 278  |//$FILENAME drm_lst_getlicense.src
                            22001 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                            22002 ; 280  |//$FILENAME drm_utl_numbertostring.src
                            22003 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                            22004 ; 282  |//$FILENAME oem_writefile.src
                            22005 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                            22006 ; 284  |//$FILENAME drm_sst_getdata.src
                            22007 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                            22008 ; 286  |//$FILENAME updatehandlemode.src
                            22009 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                            22010 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                            22011 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                            22012 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                            22013 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                            22014 ; 292  |//$FILENAME doplay_p.src
                            22015 ; 293  |#define RSRC_DOPLAY_P 70    
                            22016 ; 294  |//$FILENAME fatwritep.src
                            22017 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                            22018 ; 296  |//$FILENAME findfirst.src
                            22019 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                            22020 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                            22021 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                            22022 ; 300  |//$FILENAME changetorootdirectory.src
                            22023 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                            22024 ; 302  |//$FILENAME _findkeypair.src
                            22025 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22026 ; 304  |//$FILENAME variablemachinegetorset.src
                            22027 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                            22028 ; 306  |//$FILENAME _hdsslotenumnext.src
                            22029 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                            22030 ; 308  |//$FILENAME getlspubkey.src
                            22031 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                            22032 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                            22033 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                            22034 ; 312  |//$FILENAME drm_utl_decodekid.src
                            22035 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                            22036 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                            22037 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                            22038 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                            22039 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                            22040 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                            22041 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                            22042 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                            22043 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                            22044 ; 322  |//$FILENAME aes_enc.src
                            22045 ; 323  |#define RSRC_AES_ENC 85    
                            22046 ; 324  |//$FILENAME getprivkey.src
                            22047 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                            22048 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                            22049 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                            22050 ; 328  |//$FILENAME playlist_codebank.src
                            22051 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                            22052 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                            22053 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                            22054 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                            22055 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                            22056 ; 334  |//$FILENAME _getdevicecert.src
                            22057 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                            22058 ; 336  |//$FILENAME drm_lic_reportactions.src
                            22059 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                            22060 ; 338  |//$FILENAME drmcrt_wcsntol.src
                            22061 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                            22062 ; 340  |//$FILENAME _basicheaderchecks.src
                            22063 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                            22064 ; 342  |//$FILENAME drm_hdr_getattribute.src
                            22065 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                            22066 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                            22067 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                            22068 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                            22069 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                            22070 ; 348  |//$FILENAME drm_lst_open.src
                            22071 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                            22072 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                            22073 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                            22074 ; 352  |//$FILENAME _verifysymmerticsignature.src
                            22075 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                            22076 ; 354  |//$FILENAME oem_openfile.src
                            22077 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                            22078 ; 356  |//$FILENAME _getdrmfullpathname.src
                            22079 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                            22080 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                            22081 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                            22082 ; 360  |//$FILENAME _applydiffstostore.src
                            22083 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                            22084 ; 362  |//$FILENAME drm_sst_setdata.src
                            22085 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                            22086 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                            22087 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22088 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                            22089 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                            22090 ; 368  |//$FILENAME playerlib_extra.src
                            22091 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                            22092 ; 370  |//$FILENAME wmaCommon.src
                            22093 ; 371  |#define RSRC_WMA_COMMON 109    
                            22094 ; 372  |//$FILENAME wmainit.src
                            22095 ; 373  |#define RSRC_WMA_INIT 110    
                            22096 ; 374  |//$FILENAME playlist2traverse_codebank.src
                            22097 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                            22098 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                            22099 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                            22100 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                            22101 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                            22102 ; 380  |//$FILENAME drm_hds_closestore.src
                            22103 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                            22104 ; 382  |//$FILENAME _hdsloadsrn.src
                            22105 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                            22106 ; 384  |//$FILENAME _loadproritizedlist.src
                            22107 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                            22108 ; 386  |//$FILENAME drm_lst_initenum.src
                            22109 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                            22110 ; 388  |//$FILENAME _loadattributesintocache.src
                            22111 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                            22112 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                            22113 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                            22114 ; 392  |
                            22115 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                            22116 ; 394  |//  Menu Modules (codebanks)
                            22117 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                            22118 ; 396  |//$FILENAME mainmenu.src
                            22119 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                            22120 ; 398  |//$FILENAME displaylists.src
                            22121 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                            22122 ; 400  |
                            22123 ; 401  |//$FILENAME voicemenu.src
                            22124 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                            22125 ; 403  |//$FILENAME fmtunermenu.src
                            22126 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                            22127 ; 405  |//$FILENAME recorderstatemachine.src
                            22128 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                            22129 ; 407  |
                            22130 ; 408  |//$FILENAME eqmenu.src
                            22131 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                            22132 ; 410  |//$FILENAME playmodemenu.src
                            22133 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                            22134 ; 412  |//$FILENAME contrastmenu.src
                            22135 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                            22136 ; 414  |//$FILENAME pwrsettingsmenu.src
                            22137 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                            22138 ; 416  |//$FILENAME timedatemenu.src
                            22139 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                            22140 ; 418  |//$FILENAME settimemenu.src
                            22141 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                            22142 ; 420  |//$FILENAME setdatemenu.src
                            22143 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                            22144 ; 422  |//$FILENAME settingsmenu.src
                            22145 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                            22146 ; 424  |//$FILENAME string_system_menu.src
                            22147 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                            22148 ; 426  |//$FILENAME deletemenu.src
                            22149 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22150 ; 428  |//$FILENAME aboutmenu.src
                            22151 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                            22152 ; 430  |
                            22153 ; 431  |//$FILENAME spectrogram.src
                            22154 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                            22155 ; 433  |
                            22156 ; 434  |//$FILENAME motionvideomenu.src
                            22157 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                            22158 ; 436  |//$FILENAME motionvideomenuinitstate.src
                            22159 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                            22160 ; 438  |//$FILENAME jpegdisplaymenu.src
                            22161 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                            22162 ; 440  |//$FILENAME jpegmanualmenu.src
                            22163 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                            22164 ; 442  |//$FILENAME jpegthumbnailmenu.src
                            22165 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                            22166 ; 444  |//$FILENAME jpegslideshowmenu.src
                            22167 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                            22168 ; 446  |//$FILENAME albumartmenu.src
                            22169 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                            22170 ; 448  |//$FILENAME jpegfileutilextra.src
                            22171 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                            22172 ; 450  |
                            22173 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22174 ; 452  |// General Modules
                            22175 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22176 ; 454  |//$FILENAME MixMod.src
                            22177 ; 455  |#define RSRC_MIXMOD_CODE 145    
                            22178 ; 456  |//$FILENAME TunerModule.src
                            22179 ; 457  |#define RSRC_TUNER_MODULE 146    
                            22180 ; 458  |//$FILENAME geqoverlay.src
                            22181 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                            22182 ; 460  |
                            22183 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22184 ; 462  |// Decoders/Encoders
                            22185 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22186 ; 464  |//$FILENAME DecMod.src
                            22187 ; 465  |#define RSRC_DECMOD_CODE 148    
                            22188 ; 466  |//$FILENAME mp3p.src
                            22189 ; 467  |#define RSRC_MP3P_CODE 149    
                            22190 ; 468  |//$FILENAME mp3x.src
                            22191 ; 469  |#define RSRC_MP3X_CODE 150    
                            22192 ; 470  |//$FILENAME mp3y.src
                            22193 ; 471  |#define RSRC_MP3Y_CODE 151    
                            22194 ; 472  |//$FILENAME janusp.src
                            22195 ; 473  |#define RSRC_JANUSP_CODE 152    
                            22196 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                            22197 ; 475  |
                            22198 ; 476  |//$FILENAME decadpcmimamod.src
                            22199 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                            22200 ; 478  |//$FILENAME dec_adpcmp.src
                            22201 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                            22202 ; 480  |//$FILENAME dec_adpcmx.src
                            22203 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                            22204 ; 482  |//$FILENAME dec_adpcmy.src
                            22205 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                            22206 ; 484  |
                            22207 ; 485  |//$FILENAME decadpcmsmvmod.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22208 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                            22209 ; 487  |//$FILENAME dec_smvadpcmp.src
                            22210 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                            22211 ; 489  |//$FILENAME dec_smvadpcmx.src
                            22212 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                            22213 ; 491  |//$FILENAME dec_smvadpcmy.src
                            22214 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                            22215 ; 493  |
                            22216 ; 494  |//$FILENAME encadpcmimamod.src
                            22217 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                            22218 ; 496  |//$FILENAME enc_adpcmp.src
                            22219 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                            22220 ; 498  |//$FILENAME enc_adpcmx.src
                            22221 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                            22222 ; 500  |//$FILENAME enc_adpcmy.src
                            22223 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                            22224 ; 502  |
                            22225 ; 503  |//$FILENAME jpeg_p.src
                            22226 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                            22227 ; 505  |//$FILENAME jpeg_x.src
                            22228 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                            22229 ; 507  |//$FILENAME jpeg_y.src
                            22230 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                            22231 ; 509  |//$FILENAME jpeg2_y.src
                            22232 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                            22233 ; 511  |//$FILENAME bmp2_y.src
                            22234 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                            22235 ; 513  |//$FILENAME bmp_p.src
                            22236 ; 514  |#define RSRC_BMP_DECODER_P 170    
                            22237 ; 515  |
                            22238 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                            22239 ; 517  |//$FILENAME smvjpeg_x.src
                            22240 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                            22241 ; 519  |//$FILENAME smvjpeg_y.src
                            22242 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                            22243 ; 521  |
                            22244 ; 522  |
                            22245 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22246 ; 524  |// System Settings
                            22247 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22248 ; 526  |//$FILENAME settings.src
                            22249 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                            22250 ; 528  |
                            22251 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22252 ; 530  |// Media Device Drivers
                            22253 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22254 ; 532  |//This resource is filled with garbage unless it is the MMC build
                            22255 ; 533  |//$FILENAME null.src
                            22256 ; 534  |#define RSRC_MMCDD_CODE 174    
                            22257 ; 535  |//$FILENAME null.src
                            22258 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                            22259 ; 537  |
                            22260 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                            22261 ; 539  |//  PlayState resources
                            22262 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            22263 ; 541  |//$FILENAME play_icon_with_border.src
                            22264 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                            22265 ; 543  |//$FILENAME pause_icon_with_border.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22266 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                            22267 ; 545  |//$FILENAME stop_icon_with_border.src
                            22268 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                            22269 ; 547  |//$FILENAME record_icon_with_border.src
                            22270 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                            22271 ; 549  |//$FILENAME paused_record_icon_with_border.src
                            22272 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                            22273 ; 551  |//$FILENAME ffwd_icon_with_border.src
                            22274 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                            22275 ; 553  |//$FILENAME rwnd_icon_with_border.src
                            22276 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                            22277 ; 555  |
                            22278 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                            22279 ; 557  |//  PlayMode resources
                            22280 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                            22281 ; 559  |//$FILENAME repeatall_icon.src
                            22282 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                            22283 ; 561  |//$FILENAME repeatsong_icon.src
                            22284 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                            22285 ; 563  |//$FILENAME shuffle_icon.src
                            22286 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                            22287 ; 565  |//$FILENAME random_icon.src
                            22288 ; 566  |#define RSRC_RANDOM_ICON 186    
                            22289 ; 567  |//$FILENAME repeatallclear_icon.src
                            22290 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                            22291 ; 569  |//$FILENAME repeatsongclear_icon.src
                            22292 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                            22293 ; 571  |//$FILENAME shuffleclear_icon.src
                            22294 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                            22295 ; 573  |
                            22296 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                            22297 ; 575  |//  Battery Status
                            22298 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                            22299 ; 577  |//$FILENAME battery_00.src
                            22300 ; 578  |#define RSRC_BATTERY_00 190    
                            22301 ; 579  |//$FILENAME battery_01.src
                            22302 ; 580  |#define RSRC_BATTERY_01 191    
                            22303 ; 581  |//$FILENAME battery_02.src
                            22304 ; 582  |#define RSRC_BATTERY_02 192    
                            22305 ; 583  |//$FILENAME battery_03.src
                            22306 ; 584  |#define RSRC_BATTERY_03 193    
                            22307 ; 585  |//$FILENAME battery_04.src
                            22308 ; 586  |#define RSRC_BATTERY_04 194    
                            22309 ; 587  |//$FILENAME battery_05.src
                            22310 ; 588  |#define RSRC_BATTERY_05 195    
                            22311 ; 589  |//$FILENAME battery_06.src
                            22312 ; 590  |#define RSRC_BATTERY_06 196    
                            22313 ; 591  |//$FILENAME battery_07.src
                            22314 ; 592  |#define RSRC_BATTERY_07 197    
                            22315 ; 593  |//$FILENAME battery_08.src
                            22316 ; 594  |#define RSRC_BATTERY_08 198    
                            22317 ; 595  |//$FILENAME battery_09.src
                            22318 ; 596  |#define RSRC_BATTERY_09 199    
                            22319 ; 597  |//$FILENAME battery_10.src
                            22320 ; 598  |#define RSRC_BATTERY_10 200    
                            22321 ; 599  |
                            22322 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                            22323 ; 601  |//  System Icons
                            22324 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                            22325 ; 603  |//$FILENAME disk_small.src
                            22326 ; 604  |#define RSRC_DISK_ICON 201    
                            22327 ; 605  |//$FILENAME lock_small.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22328 ; 606  |#define RSRC_LOCK_ICON 202    
                            22329 ; 607  |//$FILENAME icon_music_mode.src
                            22330 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                            22331 ; 609  |//$FILENAME icon_voice_mode.src
                            22332 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                            22333 ; 611  |
                            22334 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22335 ; 613  |// Volume Bitmaps
                            22336 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22337 ; 615  |//$FILENAME icon_vol_00.src
                            22338 ; 616  |#define RSRC_ICON_VOL_00 205    
                            22339 ; 617  |//$FILENAME icon_vol_01.src
                            22340 ; 618  |#define RSRC_ICON_VOL_01 206    
                            22341 ; 619  |//$FILENAME icon_vol_02.src
                            22342 ; 620  |#define RSRC_ICON_VOL_02 207    
                            22343 ; 621  |//$FILENAME icon_vol_03.src
                            22344 ; 622  |#define RSRC_ICON_VOL_03 208    
                            22345 ; 623  |//$FILENAME icon_vol_04.src
                            22346 ; 624  |#define RSRC_ICON_VOL_04 209    
                            22347 ; 625  |//$FILENAME icon_vol_05.src
                            22348 ; 626  |#define RSRC_ICON_VOL_05 210    
                            22349 ; 627  |//$FILENAME icon_vol_06.src
                            22350 ; 628  |#define RSRC_ICON_VOL_06 211    
                            22351 ; 629  |//$FILENAME icon_vol_07.src
                            22352 ; 630  |#define RSRC_ICON_VOL_07 212    
                            22353 ; 631  |//$FILENAME icon_vol_08.src
                            22354 ; 632  |#define RSRC_ICON_VOL_08 213    
                            22355 ; 633  |//$FILENAME icon_vol_09.src
                            22356 ; 634  |#define RSRC_ICON_VOL_09 214    
                            22357 ; 635  |//$FILENAME icon_vol_10.src
                            22358 ; 636  |#define RSRC_ICON_VOL_10 215    
                            22359 ; 637  |//$FILENAME icon_vol_11.src
                            22360 ; 638  |#define RSRC_ICON_VOL_11 216    
                            22361 ; 639  |//$FILENAME icon_vol_12.src
                            22362 ; 640  |#define RSRC_ICON_VOL_12 217    
                            22363 ; 641  |//$FILENAME icon_vol_13.src
                            22364 ; 642  |#define RSRC_ICON_VOL_13 218    
                            22365 ; 643  |//$FILENAME icon_vol_14.src
                            22366 ; 644  |#define RSRC_ICON_VOL_14 219    
                            22367 ; 645  |//$FILENAME icon_vol_15.src
                            22368 ; 646  |#define RSRC_ICON_VOL_15 220    
                            22369 ; 647  |//$FILENAME icon_vol_16.src
                            22370 ; 648  |#define RSRC_ICON_VOL_16 221    
                            22371 ; 649  |//$FILENAME icon_vol_17.src
                            22372 ; 650  |#define RSRC_ICON_VOL_17 222    
                            22373 ; 651  |//$FILENAME icon_vol_18.src
                            22374 ; 652  |#define RSRC_ICON_VOL_18 223    
                            22375 ; 653  |//$FILENAME icon_vol_19.src
                            22376 ; 654  |#define RSRC_ICON_VOL_19 224    
                            22377 ; 655  |//$FILENAME icon_vol_20.src
                            22378 ; 656  |#define RSRC_ICON_VOL_20 225    
                            22379 ; 657  |//$FILENAME icon_vol_21.src
                            22380 ; 658  |#define RSRC_ICON_VOL_21 226    
                            22381 ; 659  |//$FILENAME icon_vol_22.src
                            22382 ; 660  |#define RSRC_ICON_VOL_22 227    
                            22383 ; 661  |//$FILENAME icon_vol_23.src
                            22384 ; 662  |#define RSRC_ICON_VOL_23 228    
                            22385 ; 663  |//$FILENAME icon_vol_24.src
                            22386 ; 664  |#define RSRC_ICON_VOL_24 229    
                            22387 ; 665  |//$FILENAME icon_vol_25.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22388 ; 666  |#define RSRC_ICON_VOL_25 230    
                            22389 ; 667  |//$FILENAME icon_vol_26.src
                            22390 ; 668  |#define RSRC_ICON_VOL_26 231    
                            22391 ; 669  |//$FILENAME icon_vol_27.src
                            22392 ; 670  |#define RSRC_ICON_VOL_27 232    
                            22393 ; 671  |//$FILENAME icon_vol_28.src
                            22394 ; 672  |#define RSRC_ICON_VOL_28 233    
                            22395 ; 673  |//$FILENAME icon_vol_29.src
                            22396 ; 674  |#define RSRC_ICON_VOL_29 234    
                            22397 ; 675  |//$FILENAME icon_vol_30.src
                            22398 ; 676  |#define RSRC_ICON_VOL_30 235    
                            22399 ; 677  |//$FILENAME icon_vol_31.src
                            22400 ; 678  |#define RSRC_ICON_VOL_31 236    
                            22401 ; 679  |
                            22402 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            22403 ; 681  |// Splash Screen Stuff
                            22404 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            22405 ; 683  |//$FILENAME st_bw1.src
                            22406 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                            22407 ; 685  |//$FILENAME siglogo1.src
                            22408 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                            22409 ; 687  |//$FILENAME siglogo2.src
                            22410 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                            22411 ; 689  |//$FILENAME siglogo3.src
                            22412 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                            22413 ; 691  |//$FILENAME siglogo4.src
                            22414 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                            22415 ; 693  |//$FILENAME siglogo5.src
                            22416 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                            22417 ; 695  |//$FILENAME siglogo6.src
                            22418 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                            22419 ; 697  |//$FILENAME siglogo7.src
                            22420 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                            22421 ; 699  |//$FILENAME siglogo8.src
                            22422 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                            22423 ; 701  |//$FILENAME siglogo9.src
                            22424 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                            22425 ; 703  |//$FILENAME siglogo10.src
                            22426 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                            22427 ; 705  |//$FILENAME siglogo11.src
                            22428 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                            22429 ; 707  |//$FILENAME siglogo12.src
                            22430 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                            22431 ; 709  |//$FILENAME siglogo13.src
                            22432 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                            22433 ; 711  |//$FILENAME siglogo.src
                            22434 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                            22435 ; 713  |
                            22436 ; 714  |//$FILENAME locked.src
                            22437 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                            22438 ; 716  |
                            22439 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                            22440 ; 718  |//  Shutdown
                            22441 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                            22442 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                            22443 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                            22444 ; 722  |//$FILENAME status_16_6_steps_0.src
                            22445 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                            22446 ; 724  |//$FILENAME status_16_6_steps_1.src
                            22447 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22448 ; 726  |//$FILENAME status_16_6_steps_2.src
                            22449 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                            22450 ; 728  |//$FILENAME status_16_6_steps_3.src
                            22451 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                            22452 ; 730  |//$FILENAME status_16_6_steps_4.src
                            22453 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                            22454 ; 732  |//$FILENAME status_16_6_steps_5.src
                            22455 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                            22456 ; 734  |//$FILENAME status_16_6_steps_6.src
                            22457 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                            22458 ; 736  |
                            22459 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            22460 ; 738  |// EQ
                            22461 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            22462 ; 740  |//$FILENAME eq_clear_icon.src
                            22463 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                            22464 ; 742  |//$FILENAME rock_icon.src
                            22465 ; 743  |#define RSRC_ROCK_ICON 262    
                            22466 ; 744  |//$FILENAME jazz_icon.src
                            22467 ; 745  |#define RSRC_JAZZ_ICON 263    
                            22468 ; 746  |//$FILENAME classic_icon.src
                            22469 ; 747  |#define RSRC_CLASSIC_ICON 264    
                            22470 ; 748  |//$FILENAME pop_icon.src
                            22471 ; 749  |#define RSRC_POP_ICON 265    
                            22472 ; 750  |//$FILENAME custom_icon.src
                            22473 ; 751  |#define RSRC_CUSTOM_ICON 266    
                            22474 ; 752  |
                            22475 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            22476 ; 754  |// AB
                            22477 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            22478 ; 756  |//$FILENAME ab_mark_a.src
                            22479 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                            22480 ; 758  |//$FILENAME ab_mark_b.src
                            22481 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                            22482 ; 760  |
                            22483 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            22484 ; 762  |// Menu Display Resources
                            22485 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            22486 ; 764  |//$FILENAME string_music_menu.src
                            22487 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                            22488 ; 766  |//$FILENAME string_mvideo_menu.src
                            22489 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                            22490 ; 768  |//$FILENAME string_jpeg_display_menu.src
                            22491 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                            22492 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                            22493 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                            22494 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                            22495 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                            22496 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                            22497 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                            22498 ; 776  |//$FILENAME string_voice_menu.src
                            22499 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                            22500 ; 778  |//$FILENAME string_audible_menu.src
                            22501 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                            22502 ; 780  |//$FILENAME string_fmtuner_menu.src
                            22503 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22504 ; 782  |//$FILENAME string_settings_menu.src
                            22505 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                            22506 ; 784  |//$FILENAME string_eq_menu.src
                            22507 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                            22508 ; 786  |//$FILENAME string_playmode_menu.src
                            22509 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                            22510 ; 788  |//$FILENAME string_contrast_menu.src
                            22511 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                            22512 ; 790  |//$FILENAME string_pwrsavings_menu.src
                            22513 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                            22514 ; 792  |//$FILENAME string_time_date_menu.src
                            22515 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                            22516 ; 794  |//$FILENAME string_set_time_menu.src
                            22517 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                            22518 ; 796  |//$FILENAME string_set_date_menu.src
                            22519 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                            22520 ; 798  |//$FILENAME string_exit_menu.src
                            22521 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                            22522 ; 800  |//$FILENAME string_rock_menu.src
                            22523 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                            22524 ; 802  |//$FILENAME string_pop_menu.src
                            22525 ; 803  |#define RSRC_STRING_POP_MENU 288    
                            22526 ; 804  |//$FILENAME string_classic_menu.src
                            22527 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                            22528 ; 806  |//$FILENAME string_normal_menu.src
                            22529 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                            22530 ; 808  |//$FILENAME string_jazz_menu.src
                            22531 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                            22532 ; 810  |//$FILENAME string_repeat1_menu.src
                            22533 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                            22534 ; 812  |//$FILENAME string_repeatall_menu.src
                            22535 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                            22536 ; 814  |//$FILENAME string_shuffle_menu.src
                            22537 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                            22538 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                            22539 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                            22540 ; 818  |//$FILENAME string_disable_menu.src
                            22541 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                            22542 ; 820  |//$FILENAME string_1min_menu.src
                            22543 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                            22544 ; 822  |//$FILENAME string_2min_menu.src
                            22545 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                            22546 ; 824  |//$FILENAME string_5min_menu.src
                            22547 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                            22548 ; 826  |//$FILENAME string_10min_menu.src
                            22549 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                            22550 ; 828  |//$FILENAME string_system_menu.src
                            22551 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                            22552 ; 830  |//$FILENAME string_about_menu.src
                            22553 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                            22554 ; 832  |//$FILENAME string_delete_menu.src
                            22555 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                            22556 ; 834  |//$FILENAME string_record_menu.src
                            22557 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                            22558 ; 836  |//$FILENAME string_spectrogram_menu.src
                            22559 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                            22560 ; 838  |
                            22561 ; 839  |//$FILENAME string_end_of_slide_show.src
                            22562 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                            22563 ; 841  |
                            22564 ; 842  |//$FILENAME string_mb.src
                            22565 ; 843  |#define RSRC_STRING_MB 307    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22566 ; 844  |
                            22567 ; 845  |//$FILENAME internal_media.src
                            22568 ; 846  |#define RSRC_INT_MEDIA 308    
                            22569 ; 847  |//$FILENAME external_media.src
                            22570 ; 848  |#define RSRC_EXT_MEDIA 309    
                            22571 ; 849  |
                            22572 ; 850  |//$FILENAME about_title.src
                            22573 ; 851  |#define RSRC_ABOUT_TITLE 310    
                            22574 ; 852  |//$FILENAME player_name.src
                            22575 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                            22576 ; 854  |
                            22577 ; 855  |//$FILENAME settings_title.src
                            22578 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                            22579 ; 857  |//$FILENAME jpeg_display_title.src
                            22580 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                            22581 ; 859  |//$FILENAME erase_title.src
                            22582 ; 860  |#define RSRC_ERASE_TITLE 314    
                            22583 ; 861  |
                            22584 ; 862  |//$FILENAME del_warning_no.src
                            22585 ; 863  |#define RSRC_DELETE_NO 315    
                            22586 ; 864  |//$FILENAME del_warning_yes.src
                            22587 ; 865  |#define RSRC_DELETE_YES 316    
                            22588 ; 866  |//$FILENAME del_warning_line1.src
                            22589 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                            22590 ; 868  |//$FILENAME del_warning_line2.src
                            22591 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                            22592 ; 870  |//$FILENAME lowbattery.src
                            22593 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                            22594 ; 872  |//$FILENAME vbr.src
                            22595 ; 873  |#define RSRC_VBR_BITMAP 320    
                            22596 ; 874  |
                            22597 ; 875  |//$FILENAME string_song.src
                            22598 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                            22599 ; 877  |//$FILENAME string_voice.src
                            22600 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                            22601 ; 879  |
                            22602 ; 880  |//$FILENAME time_date_title.src
                            22603 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                            22604 ; 882  |//$FILENAME set_time_title.src
                            22605 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                            22606 ; 884  |//$FILENAME set_date_title.src
                            22607 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                            22608 ; 886  |//$FILENAME string_searching.src
                            22609 ; 887  |#define RSRC_STRING_SEARCHING 326    
                            22610 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                            22611 ; 889  |//  Save Changes
                            22612 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                            22613 ; 891  |//$FILENAME save_changes_yes.src
                            22614 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                            22615 ; 893  |//$FILENAME save_changes_no.src
                            22616 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                            22617 ; 895  |//$FILENAME save_changes_cancel.src
                            22618 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                            22619 ; 897  |//$FILENAME save_changes_clear.src
                            22620 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                            22621 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                            22622 ; 900  |//  Contrast
                            22623 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                            22624 ; 902  |//$FILENAME contrast_title.src
                            22625 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                            22626 ; 904  |//$FILENAME contrast_frame.src
                            22627 ; 905  |#define RSRC_CONTRAST_FRAME 332    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22628 ; 906  |//$FILENAME contrast_level0.src
                            22629 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                            22630 ; 908  |//$FILENAME contrast_level1.src
                            22631 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                            22632 ; 910  |//$FILENAME contrast_level2.src
                            22633 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                            22634 ; 912  |//$FILENAME contrast_level3.src
                            22635 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                            22636 ; 914  |//$FILENAME contrast_level4.src
                            22637 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                            22638 ; 916  |//$FILENAME contrast_level5.src
                            22639 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                            22640 ; 918  |//$FILENAME contrast_level6.src
                            22641 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                            22642 ; 920  |//$FILENAME contrast_level7.src
                            22643 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                            22644 ; 922  |//$FILENAME contrast_level8.src
                            22645 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                            22646 ; 924  |//$FILENAME contrast_level9.src
                            22647 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                            22648 ; 926  |//$FILENAME contrast_level10.src
                            22649 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                            22650 ; 928  |
                            22651 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22652 ; 930  |// Funclets
                            22653 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22654 ; 932  |//$FILENAME Funclet_SetRTC.src
                            22655 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                            22656 ; 934  |//$FILENAME Funclet_InitRTC.src
                            22657 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                            22658 ; 936  |//$FILENAME Funclet_ReadRTC.src
                            22659 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                            22660 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                            22661 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                            22662 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                            22663 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                            22664 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                            22665 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                            22666 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                            22667 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                            22668 ; 946  |//$FILENAME Funclet_AnalogInit.src
                            22669 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                            22670 ; 948  |//$FILENAME Funclet_UsbConnected.src
                            22671 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                            22672 ; 950  |//$FILENAME Funclet_ButtonInit.src
                            22673 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                            22674 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                            22675 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                            22676 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                            22677 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                            22678 ; 956  |//$FILENAME Funclet_StartProject.src
                            22679 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                            22680 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                            22681 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                            22682 ; 960  |//$FILENAME null.src
                            22683 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                            22684 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                            22685 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                            22686 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                            22687 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22688 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                            22689 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                            22690 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                            22691 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                            22692 ; 970  |//$FILENAME null.src
                            22693 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                            22694 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                            22695 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                            22696 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                            22697 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                            22698 ; 976  |//$FILENAME null.src
                            22699 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                            22700 ; 978  |//$FILENAME null.src
                            22701 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                            22702 ; 980  |//$FILENAME null.src
                            22703 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                            22704 ; 982  |//$FILENAME null.src
                            22705 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                            22706 ; 984  |//$FILENAME null.src
                            22707 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                            22708 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                            22709 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                            22710 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                            22711 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                            22712 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                            22713 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                            22714 ; 992  |//$FILENAME null.src
                            22715 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                            22716 ; 994  |//$FILENAME null.src
                            22717 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                            22718 ; 996  |//$FILENAME Funclet_SaveSettings.src
                            22719 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                            22720 ; 998  |//$FILENAME Funclet_LoadSettings.src
                            22721 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                            22722 ; 1000 |///////////////////////////////////////////////////////////////
                            22723 ; 1001 |// Sanyo FM Tuner Fuclet
                            22724 ; 1002 |///////////////////////////////////////////////////////////////
                            22725 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                            22726 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                            22727 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                            22728 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                            22729 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                            22730 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                            22731 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                            22732 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                            22733 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                            22734 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                            22735 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                            22736 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                            22737 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                            22738 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22739 ; 1017 |
                            22740 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22741 ; 1019 |// WMA Resources
                            22742 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22743 ; 1021 |//$FILENAME wmaCore.src
                            22744 ; 1022 |#define RSRC_WMA_CORE 378    
                            22745 ; 1023 |//$FILENAME wmaMidLow.src
                            22746 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                            22747 ; 1025 |//$FILENAME wmaHigh.src
                            22748 ; 1026 |#define RSRC_WMA_HIGH 380    
                            22749 ; 1027 |//$FILENAME wmaHighMid.src
                            22750 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                            22751 ; 1029 |//$FILENAME wmaMid.src
                            22752 ; 1030 |#define RSRC_WMA_MID 382    
                            22753 ; 1031 |//$FILENAME wmaLow.src
                            22754 ; 1032 |#define RSRC_WMA_LOW 383    
                            22755 ; 1033 |//$FILENAME wmaX1mem.src
                            22756 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                            22757 ; 1035 |//$FILENAME wmaYmem.src
                            22758 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                            22759 ; 1037 |//$FILENAME wmaLXmem.src
                            22760 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                            22761 ; 1039 |//$FILENAME wmaLYmem.src
                            22762 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                            22763 ; 1041 |//$FILENAME wmaHuff44Qb.src
                            22764 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                            22765 ; 1043 |//$FILENAME wmaHuff44Ob.src
                            22766 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                            22767 ; 1045 |//$FILENAME wmaHuff16Ob.src
                            22768 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                            22769 ; 1047 |//$FILENAME drmpdcommon.src
                            22770 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                            22771 ; 1049 |//$FILENAME januswmasupport.src
                            22772 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                            22773 ; 1051 |//$FILENAME wmalicenseinit.src
                            22774 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                            22775 ; 1053 |//$FILENAME wma_tables.src
                            22776 ; 1054 |#define RSRC_WMA_TABLES 394    
                            22777 ; 1055 |//$FILENAME janus_tables.src
                            22778 ; 1056 |#define RSRC_JANUS_TABLES 395    
                            22779 ; 1057 |//$FILENAME wma_constants.src
                            22780 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                            22781 ; 1059 |//$FILENAME janus_constants.src
                            22782 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                            22783 ; 1061 |//$FILENAME janus_xmem.src
                            22784 ; 1062 |#define RSRC_JANUS_X 398    
                            22785 ; 1063 |//$FILENAME janusy_data.src
                            22786 ; 1064 |#define RSRC_JANUSY_DATA 399    
                            22787 ; 1065 |
                            22788 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22789 ; 1067 |// Fonts -- these are last because they are very large
                            22790 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            22791 ; 1069 |//$FILENAME font_table.src
                            22792 ; 1070 |#define RSRC_FONT_TABLE 400    
                            22793 ; 1071 |//$FILENAME font_PGM.src
                            22794 ; 1072 |#define RSRC_PGM_8 401    
                            22795 ; 1073 |//$FILENAME font_SGMs.src
                            22796 ; 1074 |#define RSRC_SGMS_8 402    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22797 ; 1075 |//$FILENAME font_script_00.src
                            22798 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                            22799 ; 1077 |//$FILENAME font_scripts.src
                            22800 ; 1078 |#define RSRC_SCRIPTS_8 404    
                            22801 ; 1079 |//$FILENAME font_PDM.src
                            22802 ; 1080 |#define RSRC_PDM 405    
                            22803 ; 1081 |//$FILENAME font_SDMs.src
                            22804 ; 1082 |#define RSRC_SDMS 406    
                            22805 ; 1083 |//$FILENAME bitmap_warning.src
                            22806 ; 1084 |#define RSRC_WARNING 407    
                            22807 ; 1085 |//$FILENAME bitmap_device_full.src
                            22808 ; 1086 |#define RSRC_DEVICE_FULL 408    
                            22809 ; 1087 |
                            22810 ; 1088 |
                            22811 ; 1089 |//$FILENAME lcd_controller_init.src
                            22812 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                            22813 ; 1091 |
                            22814 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                            22815 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                            22816 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                            22817 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                            22818 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                            22819 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                            22820 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                            22821 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                            22822 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                            22823 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                            22824 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                            22825 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                            22826 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                            22827 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                            22828 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                            22829 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                            22830 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                            22831 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                            22832 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                            22833 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                            22834 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                            22835 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                            22836 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                            22837 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                            22838 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                            22839 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                            22840 ; 1118 |
                            22841 ; 1119 |
                            22842 ; 1120 |//$FILENAME sysrecord.src
                            22843 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                            22844 ; 1122 |
                            22845 ; 1123 |//$FILENAME string_record_settings.src
                            22846 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                            22847 ; 1125 |//$FILENAME string_sample_rate.src
                            22848 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                            22849 ; 1127 |//$FILENAME string_encoder.src
                            22850 ; 1128 |#define RSRC_STRING_ENCODER 426    
                            22851 ; 1129 |//$FILENAME string_adpcm.src
                            22852 ; 1130 |#define RSRC_STRING_ADPCM 427    
                            22853 ; 1131 |//$FILENAME string_msadpcm.src
                            22854 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                            22855 ; 1133 |//$FILENAME string_imadpcm.src
                            22856 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                            22857 ; 1135 |//$FILENAME string_pcm.src
                            22858 ; 1136 |#define RSRC_STRING_PCM 430    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22859 ; 1137 |//$FILENAME string_internal.src
                            22860 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                            22861 ; 1139 |//$FILENAME string_external.src
                            22862 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                            22863 ; 1141 |//$FILENAME string_device.src
                            22864 ; 1142 |#define RSRC_STRING_DEVICE 433    
                            22865 ; 1143 |//$FILENAME string_source.src
                            22866 ; 1144 |#define RSRC_STRING_SOURCE 434    
                            22867 ; 1145 |//$FILENAME string_microphone.src
                            22868 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                            22869 ; 1147 |//$FILENAME string_linein.src
                            22870 ; 1148 |#define RSRC_STRING_LINEIN 436    
                            22871 ; 1149 |//$FILENAME string_bits.src
                            22872 ; 1150 |#define RSRC_STRING_BITS 437    
                            22873 ; 1151 |//$FILENAME string_4.src
                            22874 ; 1152 |#define RSRC_STRING_4 438    
                            22875 ; 1153 |//$FILENAME string_8.src
                            22876 ; 1154 |#define RSRC_STRING_8 439    
                            22877 ; 1155 |//$FILENAME string_16.src
                            22878 ; 1156 |#define RSRC_STRING_16 440    
                            22879 ; 1157 |//$FILENAME string_24.src
                            22880 ; 1158 |#define RSRC_STRING_24 441    
                            22881 ; 1159 |//$FILENAME string_fm.src
                            22882 ; 1160 |#define RSRC_STRING_FM 442    
                            22883 ; 1161 |//$FILENAME string_mono.src
                            22884 ; 1162 |#define RSRC_STRING_MONO 443    
                            22885 ; 1163 |//$FILENAME string_stereo.src
                            22886 ; 1164 |#define RSRC_STRING_STEREO 444    
                            22887 ; 1165 |//$FILENAME string_8000hz.src
                            22888 ; 1166 |#define RSRC_STRING_8000HZ 445    
                            22889 ; 1167 |//$FILENAME string_11025hz.src
                            22890 ; 1168 |#define RSRC_STRING_11025HZ 446    
                            22891 ; 1169 |//$FILENAME string_16000hz.src
                            22892 ; 1170 |#define RSRC_STRING_16000HZ 447    
                            22893 ; 1171 |//$FILENAME string_22050hz.src
                            22894 ; 1172 |#define RSRC_STRING_22050HZ 448    
                            22895 ; 1173 |//$FILENAME string_32000hz.src
                            22896 ; 1174 |#define RSRC_STRING_32000HZ 449    
                            22897 ; 1175 |//$FILENAME string_44100hz.src
                            22898 ; 1176 |#define RSRC_STRING_44100HZ 450    
                            22899 ; 1177 |//$FILENAME string_48000hz.src
                            22900 ; 1178 |#define RSRC_STRING_48000HZ 451    
                            22901 ; 1179 |//$FILENAME string_channels.src
                            22902 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                            22903 ; 1181 |//$FILENAME string_spaces.src
                            22904 ; 1182 |#define RSRC_STRING_SPACES 453    
                            22905 ; 1183 |//$FILENAME slider_bar.src
                            22906 ; 1184 |#define RSRC_SLIDER_BAR 454    
                            22907 ; 1185 |//$FILENAME slider_bar_inv.src
                            22908 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                            22909 ; 1187 |//$FILENAME slider_track.src
                            22910 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                            22911 ; 1189 |//$FILENAME string_no_files.src
                            22912 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                            22913 ; 1191 |
                            22914 ; 1192 |/////////////////////////////////////////////////////////////////////
                            22915 ; 1193 |//  Time and Date Resource Strings
                            22916 ; 1194 |/////////////////////////////////////////////////////////////////////
                            22917 ; 1195 |//$FILENAME string_sunday.src
                            22918 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                            22919 ; 1197 |//$FILENAME string_monday.src
                            22920 ; 1198 |#define RSRC_STRING_MONDAY 459    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22921 ; 1199 |//$FILENAME string_tuesday.src
                            22922 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                            22923 ; 1201 |//$FILENAME string_wednesday.src
                            22924 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                            22925 ; 1203 |//$FILENAME string_thursday.src
                            22926 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                            22927 ; 1205 |//$FILENAME string_friday.src
                            22928 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                            22929 ; 1207 |//$FILENAME string_saturday.src
                            22930 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                            22931 ; 1209 |//$FILENAME string_am.src
                            22932 ; 1210 |#define RSRC_STRING_AM 465    
                            22933 ; 1211 |//$FILENAME string_pm.src
                            22934 ; 1212 |#define RSRC_STRING_PM 466    
                            22935 ; 1213 |//$FILENAME string_amclear.src
                            22936 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                            22937 ; 1215 |//$FILENAME string_slash.src
                            22938 ; 1216 |#define RSRC_STRING_SLASH 468    
                            22939 ; 1217 |//$FILENAME string_colon.src
                            22940 ; 1218 |#define RSRC_STRING_COLON 469    
                            22941 ; 1219 |//$FILENAME string_12hour.src
                            22942 ; 1220 |#define RSRC_STRING_12HOUR 470    
                            22943 ; 1221 |//$FILENAME string_24hour.src
                            22944 ; 1222 |#define RSRC_STRING_24HOUR 471    
                            22945 ; 1223 |//$FILENAME string_format.src
                            22946 ; 1224 |#define RSRC_STRING_FORMAT 472    
                            22947 ; 1225 |//$FILENAME string_mmddyyyy.src
                            22948 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                            22949 ; 1227 |//$FILENAME string_ddmmyyyy.src
                            22950 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                            22951 ; 1229 |//$FILENAME string_yyyymmdd.src
                            22952 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                            22953 ; 1231 |//$FILENAME string_ok.src
                            22954 ; 1232 |#define RSRC_STRING_OK 476    
                            22955 ; 1233 |//$FILENAME string_cancel.src
                            22956 ; 1234 |#define RSRC_STRING_CANCEL 477    
                            22957 ; 1235 |//$FILENAME negative_sign.src
                            22958 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                            22959 ; 1237 |//$FILENAME string_dec_pt5.src
                            22960 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                            22961 ; 1239 |//$FILENAME string_dec_pt0.src
                            22962 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                            22963 ; 1241 |//$FILENAME string_db.src
                            22964 ; 1242 |#define RSRC_DB_STRING 481    
                            22965 ; 1243 |//$FILENAME string_hz2.src
                            22966 ; 1244 |#define RSRC_HZ2_STRING 482    
                            22967 ; 1245 |
                            22968 ; 1246 |
                            22969 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                            22970 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                            22971 ; 1249 |//$FILENAME metadata_codebank.src
                            22972 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                            22973 ; 1251 |//$FILENAME mp3metadata_codebank.src
                            22974 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                            22975 ; 1253 |//$FILENAME wmametadata_codebank.src
                            22976 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                            22977 ; 1255 |//$FILENAME wavmetadata_codebank.src
                            22978 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                            22979 ; 1257 |//$FILENAME smvmetadata_codebank.src
                            22980 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                            22981 ; 1259 |//$FILENAME playlist2init_codebank.src
                            22982 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22983 ; 1261 |
                            22984 ; 1262 |//$FILENAME delete_successful.src
                            22985 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                            22986 ; 1264 |//$FILENAME delete_error.src
                            22987 ; 1265 |#define RSRC_DELETE_ERROR 491    
                            22988 ; 1266 |//$FILENAME lic_expired.src
                            22989 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                            22990 ; 1268 |//$FILENAME id3v2_codebank.src
                            22991 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                            22992 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                            22993 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                            22994 ; 1272 |//$FILENAME lyrics3_codebank.src
                            22995 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                            22996 ; 1274 |//$FILENAME lrc_codebank.src
                            22997 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                            22998 ; 1276 |//$FILENAME lyrics_api_codebank.src
                            22999 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                            23000 ; 1278 |//$FILENAME wmalyrics_codebank.src
                            23001 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                            23002 ; 1280 |//$FILENAME apicframe_codebank.src
                            23003 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                            23004 ; 1282 |
                            23005 ; 1283 |//$FILENAME exmediaerror1.src
                            23006 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                            23007 ; 1285 |//$FILENAME exmediaerror2.src
                            23008 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                            23009 ; 1287 |//$FILENAME inmediaerror1.src
                            23010 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                            23011 ; 1289 |
                            23012 ; 1290 |//$FILENAME backlight_title.src
                            23013 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                            23014 ; 1292 |//$FILENAME backlight_state_on.src
                            23015 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                            23016 ; 1294 |//$FILENAME backlight_state_off.src
                            23017 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                            23018 ; 1296 |//$FILENAME backlightmenu.src
                            23019 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                            23020 ; 1298 |//$FILENAME string_backlight_menu.src
                            23021 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                            23022 ; 1300 |
                            23023 ; 1301 |//$FILENAME enc_mp3mod.src
                            23024 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                            23025 ; 1303 |//$FILENAME enc_mp3p.src
                            23026 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                            23027 ; 1305 |//$FILENAME enc_mp3x.src
                            23028 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                            23029 ; 1307 |//$FILENAME enc_mp3y.src
                            23030 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                            23031 ; 1309 |//$FILENAME mp3_implementation.src
                            23032 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                            23033 ; 1311 |//$FILENAME string_mp3.src
                            23034 ; 1312 |#define RSRC_STRING_MP3 513    
                            23035 ; 1313 |//$FILENAME string_all.src
                            23036 ; 1314 |#define RSRC_STRING_ALL 514    
                            23037 ; 1315 |
                            23038 ; 1316 |//$FILENAME mediastartup.src
                            23039 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                            23040 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                            23041 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                            23042 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                            23043 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                            23044 ; 1322 |#define RSRC_NANDMEDIAERASE 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23045 ; 1323 |
                            23046 ; 1324 |//$FILENAME nanddatadriveinit.src
                            23047 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                            23048 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                            23049 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                            23050 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                            23051 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                            23052 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                            23053 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                            23054 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                            23055 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                            23056 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                            23057 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                            23058 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                            23059 ; 1337 |
                            23060 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                            23061 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                            23062 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                            23063 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                            23064 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                            23065 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                            23066 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                            23067 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                            23068 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                            23069 ; 1347 |
                            23070 ; 1348 |//$FILENAME vbr_codebank.src
                            23071 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                            23072 ; 1350 |
                            23073 ; 1351 |//$FILENAME string_recordtest_menu.src
                            23074 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                            23075 ; 1353 |//$FILENAME string_recordtest_duration.src
                            23076 ; 1354 |#define RSRC_STRING_DURATION 520    
                            23077 ; 1355 |//$FILENAME string_recordtest_time5.src
                            23078 ; 1356 |#define RSRC_STRING_TIME5 521    
                            23079 ; 1357 |//$FILENAME string_recordtest_time10.src
                            23080 ; 1358 |#define RSRC_STRING_TIME10 522    
                            23081 ; 1359 |//$FILENAME string_recordtest_time30.src
                            23082 ; 1360 |#define RSRC_STRING_TIME30 523    
                            23083 ; 1361 |//$FILENAME string_recordtest_time60.src
                            23084 ; 1362 |#define RSRC_STRING_TIME60 524    
                            23085 ; 1363 |//$FILENAME string_recordtest_time300.src
                            23086 ; 1364 |#define RSRC_STRING_TIME300 525    
                            23087 ; 1365 |//$FILENAME string_recordtest_time600.src
                            23088 ; 1366 |#define RSRC_STRING_TIME600 526    
                            23089 ; 1367 |
                            23090 ; 1368 |//$FILENAME test_title.src
                            23091 ; 1369 |#define RSRC_TEST_TITLE 527    
                            23092 ; 1370 |//$FILENAME testmenu.src
                            23093 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                            23094 ; 1372 |
                            23095 ; 1373 |
                            23096 ; 1374 |//$FILENAME mmcmediastartup.src
                            23097 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                            23098 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                            23099 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                            23100 ; 1378 |//$FILENAME mmcinfo.src
                            23101 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                            23102 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                            23103 ; 1381 |//$FILENAME mmcerase.src
                            23104 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                            23105 ; 1383 |
                            23106 ; 1384 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23107 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                            23108 ; 1386 |
                            23109 ; 1387 |//$FILENAME mmcenumerate.src
                            23110 ; 1388 |#define RSRC_MMCENUMERATE 532    
                            23111 ; 1389 |//$FILENAME mmcresetdevice.src
                            23112 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                            23113 ; 1391 |//$FILENAME mmcprocesscsd.src
                            23114 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                            23115 ; 1393 |//$FILENAME mmcprocesscid.src
                            23116 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                            23117 ; 1395 |//$FILENAME mmcprocesscid2.src
                            23118 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                            23119 ; 1397 |//$FILENAME mmcdetectpresence.src
                            23120 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                            23121 ; 1399 |//$FILENAME mmcserialnumberinit.src
                            23122 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                            23123 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                            23124 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                            23125 ; 1403 |
                            23126 ; 1404 |//$FILENAME mmcread.src
                            23127 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                            23128 ; 1406 |//$FILENAME mmcmediainit.src
                            23129 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                            23130 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                            23131 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                            23132 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                            23133 ; 1411 |//$FILENAME mmcdatadriveerase.src
                            23134 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                            23135 ; 1413 |
                            23136 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                            23137 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                            23138 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                            23139 ; 1417 |
                            23140 ; 1418 |
                            23141 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                            23142 ; 1420 |//  File system
                            23143 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                            23144 ; 1422 |//$FILENAME arrangefilename.src
                            23145 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                            23146 ; 1424 |//$FILENAME clearcluster.src
                            23147 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                            23148 ; 1426 |//$FILENAME createdirectory.src
                            23149 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                            23150 ; 1428 |//$FILENAME deletecontent.src
                            23151 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                            23152 ; 1430 |//$FILENAME deleterecord.src
                            23153 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                            23154 ; 1432 |//$FILENAME fastopen.src
                            23155 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                            23156 ; 1434 |//$FILENAME fcreate.src
                            23157 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                            23158 ; 1436 |//$FILENAME filegetattrib.src
                            23159 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                            23160 ; 1438 |//$FILENAME filegetdate.src
                            23161 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                            23162 ; 1440 |//$FILENAME filesetattrib.src
                            23163 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                            23164 ; 1442 |//$FILENAME filesetdate.src
                            23165 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                            23166 ; 1444 |//$FILENAME fsinit.src
                            23167 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                            23168 ; 1446 |//$FILENAME fsshutdown.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23169 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                            23170 ; 1448 |//$FILENAME readdevicerecord.src
                            23171 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                            23172 ; 1450 |//$FILENAME checkspaceinrootdir.src
                            23173 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                            23174 ; 1452 |//$FILENAME setcwdhandle.src
                            23175 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                            23176 ; 1454 |//$FILENAME fsdriveinit.src
                            23177 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                            23178 ; 1456 |//$FILENAME fsclearBuf.src
                            23179 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                            23180 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                            23181 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                            23182 ; 1460 |//$FILENAME fgetfasthandle.src
                            23183 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                            23184 ; 1462 |//$FILENAME ishandlewriteallocated.src
                            23185 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                            23186 ; 1464 |//$FILENAME isfileopen.src
                            23187 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                            23188 ; 1466 |//$FILENAME iscurrworkdir.src
                            23189 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                            23190 ; 1468 |//$FILENAME chdir.src
                            23191 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                            23192 ; 1470 |//$FILENAME chdirFromOffset.src
                            23193 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                            23194 ; 1472 |//$FILENAME deletetree.src
                            23195 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                            23196 ; 1474 |//$FILENAME deleteallrecords.src
                            23197 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                            23198 ; 1476 |//$FILENAME cleardata.src
                            23199 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                            23200 ; 1478 |//$FILENAME changetolowleveldir.src
                            23201 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                            23202 ; 1480 |//$FILENAME getrecordnumber.src
                            23203 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                            23204 ; 1482 |//$FILENAME fileremove.src
                            23205 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                            23206 ; 1484 |//$FILENAME charactersearch.src
                            23207 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                            23208 ; 1486 |//$FILENAME stringcompare.src
                            23209 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                            23210 ; 1488 |//$FILENAME fopenw.src
                            23211 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                            23212 ; 1490 |//$FILENAME fremove.src
                            23213 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                            23214 ; 1492 |//$FILENAME fremovew.src
                            23215 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                            23216 ; 1494 |//$FILENAME mkdir.src
                            23217 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                            23218 ; 1496 |//$FILENAME mkdirw.src
                            23219 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                            23220 ; 1498 |//$FILENAME rmdir.src
                            23221 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                            23222 ; 1500 |//$FILENAME rmdirw.src
                            23223 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                            23224 ; 1502 |//$FILENAME fgetc.src
                            23225 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                            23226 ; 1504 |//$FILENAME fgets.src
                            23227 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                            23228 ; 1506 |//$FILENAME fputc.src
                            23229 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23230 ; 1508 |//$FILENAME fputs.src
                            23231 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                            23232 ; 1510 |//$FILENAME arrangelongfilename.src
                            23233 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                            23234 ; 1512 |//$FILENAME convert_itoa.src
                            23235 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                            23236 ; 1514 |//$FILENAME createdirrecord.src
                            23237 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                            23238 ; 1516 |//$FILENAME chksum.src
                            23239 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                            23240 ; 1518 |//$FILENAME createshortdirrecord.src
                            23241 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                            23242 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                            23243 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                            23244 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                            23245 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                            23246 ; 1524 |//$FILENAME extractfilenamew.src
                            23247 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                            23248 ; 1526 |//$FILENAME extractpathw.src
                            23249 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                            23250 ; 1528 |//$FILENAME findfreerecord.src
                            23251 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                            23252 ; 1530 |//$FILENAME getnamew.src
                            23253 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                            23254 ; 1532 |//$FILENAME isdirectoryempty.src
                            23255 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                            23256 ; 1534 |//$FILENAME isshortnamevalid.src
                            23257 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                            23258 ; 1536 |//$FILENAME longdirmatch.src
                            23259 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                            23260 ; 1538 |//$FILENAME unicodetooem.src
                            23261 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                            23262 ; 1540 |//$FILENAME matchdirrecordw.src
                            23263 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                            23264 ; 1542 |//$FILENAME setcwd.src
                            23265 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                            23266 ; 1544 |//$FILENAME setshortfilename.src
                            23267 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                            23268 ; 1546 |//$FILENAME generatefilenametail.src
                            23269 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                            23270 ; 1548 |//$FILENAME dbcstounicode.src
                            23271 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                            23272 ; 1550 |//$FILENAME strcpy.src
                            23273 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                            23274 ; 1552 |//$FILENAME strcpyw.src
                            23275 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                            23276 ; 1554 |//$FILENAME strlengthw.src
                            23277 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                            23278 ; 1556 |//$FILENAME filesystempresent.src
                            23279 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                            23280 ; 1558 |//$FILENAME DataDriveInit.src
                            23281 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                            23282 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                            23283 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                            23284 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                            23285 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                            23286 ; 1564 |//$FILENAME DataDriveGetSize.src
                            23287 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                            23288 ; 1566 |//$FILENAME ConstructLongFileName.src
                            23289 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                            23290 ; 1568 |//$FILENAME strcpyucs3_2.src
                            23291 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23292 ; 1570 |//$FILENAME getvolumelabel.src
                            23293 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                            23294 ; 1572 |//$FILENAME setvolumelabel.src
                            23295 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                            23296 ; 1574 |//$FILENAME disk_full.src
                            23297 ; 1575 |#define RSRC_DISK_FULL 619    
                            23298 ; 1576 |//$FILENAME chkdskstartup.src
                            23299 ; 1577 |#define RSRC_CHECKDISK 620    
                            23300 ; 1578 |//$FILENAME chkdskstartupy.src
                            23301 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                            23302 ; 1580 |//$FILENAME low_level_pwr_line1.src
                            23303 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                            23304 ; 1582 |//$FILENAME low_level_pwr_line2.src
                            23305 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                            23306 ; 1584 |//$FILENAME string_bit_rate.src
                            23307 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                            23308 ; 1586 |//$FILENAME string_96000hz.src
                            23309 ; 1587 |#define RSRC_STRING_96KBPS 625    
                            23310 ; 1588 |//$FILENAME string_112000hz.src
                            23311 ; 1589 |#define RSRC_STRING_112KBPS 626    
                            23312 ; 1590 |//$FILENAME string_128000hz.src
                            23313 ; 1591 |#define RSRC_STRING_128KBPS 627    
                            23314 ; 1592 |//$FILENAME string_160000hz.src
                            23315 ; 1593 |#define RSRC_STRING_160KBPS 628    
                            23316 ; 1594 |//$FILENAME string_192000hz.src
                            23317 ; 1595 |#define RSRC_STRING_192KBPS 629    
                            23318 ; 1596 |//$FILENAME string_224000hz.src
                            23319 ; 1597 |#define RSRC_STRING_224KBPS 630    
                            23320 ; 1598 |//$FILENAME string_256000hz.src
                            23321 ; 1599 |#define RSRC_STRING_256KBPS 631    
                            23322 ; 1600 |//$FILENAME string_320000hz.src
                            23323 ; 1601 |#define RSRC_STRING_320KBPS 632    
                            23324 ; 1602 |//$FILENAME string_hz.src
                            23325 ; 1603 |#define RSRC_STRING_HZ 633    
                            23326 ; 1604 |//$FILENAME EncCommonp.src
                            23327 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                            23328 ; 1606 |//$FILENAME adc_adcx.src
                            23329 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                            23330 ; 1608 |//$FILENAME adc_adcy.src
                            23331 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                            23332 ; 1610 |//$FILENAME Funclet_encodercommon.src
                            23333 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                            23334 ; 1612 |//$FILENAME string_album.src
                            23335 ; 1613 |#define RSRC_STRING_ALBUM 638    
                            23336 ; 1614 |//$FILENAME string_encoder_song.src
                            23337 ; 1615 |#define RSRC_STRING_SONG 639    
                            23338 ; 1616 |//$FILENAME string_mode.src
                            23339 ; 1617 |#define RSRC_STRING_MODE 640    
                            23340 ; 1618 |
                            23341 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                            23342 ; 1620 |// display related
                            23343 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                            23344 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                            23345 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                            23346 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                            23347 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                            23348 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                            23349 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                            23350 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                            23351 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                            23352 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                            23353 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23354 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                            23355 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                            23356 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                            23357 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                            23358 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                            23359 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                            23360 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                            23361 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                            23362 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                            23363 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                            23364 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                            23365 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                            23366 ; 1644 |
                            23367 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                            23368 ; 1646 |//WMDRM Related
                            23369 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                            23370 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                            23371 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                            23372 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                            23373 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                            23374 ; 1652 |//$FILENAME drm_bbx_initialize.src
                            23375 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                            23376 ; 1654 |//$FILENAME drm_bbx_canbind.src
                            23377 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                            23378 ; 1656 |//$FILENAME verifychecksum.src
                            23379 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                            23380 ; 1658 |//$FILENAME drm_b64_encodew.src
                            23381 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                            23382 ; 1660 |//$FILENAME _performactions.src
                            23383 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                            23384 ; 1662 |//$FILENAME _processendofchain.src
                            23385 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                            23386 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                            23387 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                            23388 ; 1666 |//$FILENAME drmcrt_towlower.src
                            23389 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                            23390 ; 1668 |//$FILENAME drmcrt_wcslen.src
                            23391 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                            23392 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                            23393 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                            23394 ; 1672 |//$FILENAME drmcrt_memmove.src
                            23395 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                            23396 ; 1674 |//$FILENAME performoperation_part1.src
                            23397 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                            23398 ; 1676 |//$FILENAME performoperation_part2.src
                            23399 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                            23400 ; 1678 |//$FILENAME performoperation_part3.src
                            23401 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                            23402 ; 1680 |//$FILENAME performoperation_part4.src
                            23403 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                            23404 ; 1682 |//$FILENAME performoperation_part5.src
                            23405 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                            23406 ; 1684 |//$FILENAME performoperation_part6.src
                            23407 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                            23408 ; 1686 |//$FILENAME isvalidfunction.src
                            23409 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                            23410 ; 1688 |//$FILENAME functiongetvalue.src
                            23411 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                            23412 ; 1690 |//$FILENAME globalsetvariable.src
                            23413 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                            23414 ; 1692 |//$FILENAME variabledrmkgetorset.src
                            23415 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23416 ; 1694 |//$FILENAME variabledrmgetorset.src
                            23417 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                            23418 ; 1696 |//$FILENAME variableappgetorset.src
                            23419 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                            23420 ; 1698 |//$FILENAME variablelicensegetorset.src
                            23421 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                            23422 ; 1700 |//$FILENAME variablecontentgetorset.src
                            23423 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                            23424 ; 1702 |//$FILENAME variabledevicegetorset.src
                            23425 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                            23426 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                            23427 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                            23428 ; 1706 |//$FILENAME drm_hds_createstore.src
                            23429 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                            23430 ; 1708 |//$FILENAME drm_hds_init.src
                            23431 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                            23432 ; 1710 |//$FILENAME drm_hds_uninit.src
                            23433 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                            23434 ; 1712 |//$FILENAME drm_hds_openstore.src
                            23435 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                            23436 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                            23437 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                            23438 ; 1716 |//$FILENAME drm_hds_slotresize.src
                            23439 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                            23440 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                            23441 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                            23442 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                            23443 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                            23444 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                            23445 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                            23446 ; 1724 |//$FILENAME _hdscopychildpayload.src
                            23447 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                            23448 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                            23449 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                            23450 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                            23451 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                            23452 ; 1730 |//$FILENAME _hdscleanupstore.src
                            23453 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                            23454 ; 1732 |//$FILENAME drm_lst_clean.src
                            23455 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                            23456 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                            23457 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                            23458 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                            23459 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                            23460 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                            23461 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                            23462 ; 1740 |//$FILENAME _hdscreatenamespace.src
                            23463 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                            23464 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                            23465 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                            23466 ; 1744 |//$FILENAME _writesrn.src
                            23467 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                            23468 ; 1746 |//$FILENAME _writecommonblockheader.src
                            23469 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                            23470 ; 1748 |//$FILENAME _writechildblockheader.src
                            23471 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                            23472 ; 1750 |//$FILENAME _readdatablockheader.src
                            23473 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                            23474 ; 1752 |//$FILENAME _writedatablockheader.src
                            23475 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                            23476 ; 1754 |//$FILENAME _hdsexpandstore.src
                            23477 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23478 ; 1756 |//$FILENAME _hdsallocblock.src
                            23479 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                            23480 ; 1758 |//$FILENAME _hdsfreeblock.src
                            23481 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                            23482 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                            23483 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                            23484 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                            23485 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                            23486 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                            23487 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                            23488 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                            23489 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                            23490 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                            23491 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                            23492 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                            23493 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                            23494 ; 1772 |//$FILENAME _hdsremoveslot.src
                            23495 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                            23496 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                            23497 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                            23498 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                            23499 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                            23500 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                            23501 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                            23502 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                            23503 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                            23504 ; 1782 |//$FILENAME _hdsslotresize.src
                            23505 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                            23506 ; 1784 |//$FILENAME _isnull.src
                            23507 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                            23508 ; 1786 |//$FILENAME _hdsgensrnhash.src
                            23509 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                            23510 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                            23511 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                            23512 ; 1790 |//$FILENAME _readsrn.src
                            23513 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                            23514 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                            23515 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                            23516 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                            23517 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                            23518 ; 1796 |//$FILENAME _hdsslotwrite.src
                            23519 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                            23520 ; 1798 |//$FILENAME _hdsinitslotenum.src
                            23521 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                            23522 ; 1800 |//$FILENAME drm_lst_close.src
                            23523 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                            23524 ; 1802 |//$FILENAME drm_lst_enumnext.src
                            23525 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                            23526 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                            23527 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                            23528 ; 1806 |//$FILENAME _processextensions.src
                            23529 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                            23530 ; 1808 |//$FILENAME _processidlist.src
                            23531 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                            23532 ; 1810 |//$FILENAME _processexclusions.src
                            23533 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                            23534 ; 1812 |//$FILENAME _processinclusions.src
                            23535 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                            23536 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                            23537 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                            23538 ; 1816 |//$FILENAME _getopllevel.src
                            23539 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23540 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                            23541 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                            23542 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                            23543 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                            23544 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                            23545 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                            23546 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                            23547 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                            23548 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                            23549 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                            23550 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                            23551 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                            23552 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                            23553 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                            23554 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                            23555 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                            23556 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                            23557 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                            23558 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                            23559 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                            23560 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                            23561 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                            23562 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                            23563 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                            23564 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                            23565 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                            23566 ; 1844 |//$FILENAME overlappingdates.src
                            23567 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                            23568 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                            23569 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                            23570 ; 1848 |//$FILENAME neginfdate.src
                            23571 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                            23572 ; 1850 |//$FILENAME infdate.src
                            23573 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                            23574 ; 1852 |//$FILENAME isexpired.src
                            23575 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                            23576 ; 1854 |//$FILENAME getsecstateattr.src
                            23577 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                            23578 ; 1856 |//$FILENAME setexpirycategory.src
                            23579 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                            23580 ; 1858 |//$FILENAME getv2licenseinfo.src
                            23581 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                            23582 ; 1860 |//$FILENAME getnextlicense.src
                            23583 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                            23584 ; 1862 |//$FILENAME aggregate.src
                            23585 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                            23586 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                            23587 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                            23588 ; 1866 |//$FILENAME _scannodeforattributew.src
                            23589 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                            23590 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                            23591 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                            23592 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                            23593 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                            23594 ; 1872 |//$FILENAME _createdevicestore.src
                            23595 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                            23596 ; 1874 |//$FILENAME _mapdrmerror.src
                            23597 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                            23598 ; 1876 |//$FILENAME _comparemachineid.src
                            23599 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                            23600 ; 1878 |//$FILENAME initmgrcontext.src
                            23601 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23602 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                            23603 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                            23604 ; 1882 |//$FILENAME drm_mgr_commit.src
                            23605 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                            23606 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                            23607 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                            23608 ; 1886 |//$FILENAME januscleandatastore.src
                            23609 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                            23610 ; 1888 |//$FILENAME drm_mtr_openid.src
                            23611 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                            23612 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                            23613 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                            23614 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                            23615 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                            23616 ; 1894 |//$FILENAME oem_setendoffile.src
                            23617 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                            23618 ; 1896 |//$FILENAME oem_genrandombytes.src
                            23619 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                            23620 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                            23621 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                            23622 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                            23623 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                            23624 ; 1902 |//$FILENAME oem_setdevicecert.src
                            23625 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                            23626 ; 1904 |//$FILENAME oem_getclockresetstate.src
                            23627 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                            23628 ; 1906 |//$FILENAME oem_setclockresetstate.src
                            23629 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                            23630 ; 1908 |//$FILENAME oem_getuniqueid.src
                            23631 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                            23632 ; 1910 |//$FILENAME oem_getdevicecert.src
                            23633 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                            23634 ; 1912 |//$FILENAME drm_snc_openstore.src
                            23635 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                            23636 ; 1914 |//$FILENAME drm_snc_closestore.src
                            23637 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                            23638 ; 1916 |//$FILENAME _setkidstoredata.src
                            23639 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                            23640 ; 1918 |//$FILENAME drm_snc_deletekid.src
                            23641 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                            23642 ; 1920 |//$FILENAME drm_snc_updatekid.src
                            23643 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                            23644 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                            23645 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                            23646 ; 1924 |//$FILENAME functiongetvalue_part1.src
                            23647 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                            23648 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                            23649 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                            23650 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                            23651 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                            23652 ; 1930 |//$FILENAME drm_hds_createstore2.src
                            23653 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                            23654 ; 1932 |//$FILENAME drm_hds_openstore2.src
                            23655 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                            23656 ; 1934 |//$FILENAME _hdsprealloc.src
                            23657 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                            23658 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                            23659 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                            23660 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                            23661 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                            23662 ; 1940 |//$FILENAME gendevicecertificate.src
                            23663 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23664 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                            23665 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                            23666 ; 1944 |//$FILENAME copyhdsdtore.src
                            23667 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                            23668 ; 1946 |//$FILENAME generatedevicecert.src
                            23669 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                            23670 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                            23671 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                            23672 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                            23673 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                            23674 ; 1952 |//$FILENAME _hdsupdatesrn.src
                            23675 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                            23676 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                            23677 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                            23678 ; 1956 |//$FILENAME _checksecureclock.src
                            23679 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                            23680 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                            23681 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                            23682 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                            23683 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                            23684 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                            23685 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                            23686 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                            23687 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                            23688 ; 1966 |//$FILENAME strtol.src
                            23689 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                            23690 ; 1968 |//$FILENAME mktime.src
                            23691 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                            23692 ; 1970 |//$FILENAME gmtime.src
                            23693 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                            23694 ; 1972 |//$FILENAME localtime.src
                            23695 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                            23696 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                            23697 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                            23698 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                            23699 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                            23700 ; 1978 |//$FILENAME _systemtimetotime_t.src
                            23701 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                            23702 ; 1980 |//$FILENAME oem_setsystemtime.src
                            23703 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                            23704 ; 1982 |//$FILENAME const_pkcrypto.src
                            23705 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                            23706 ; 1984 |//$FILENAME const_y.src
                            23707 ; 1985 |#define RSRC_CONST_Y 820    
                            23708 ; 1986 |//$FILENAME aes_dec_table.src
                            23709 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                            23710 ; 1988 |//$FILENAME aes_key_table.src
                            23711 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                            23712 ; 1990 |//$FILENAME aes_enc_table.src
                            23713 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                            23714 ; 1992 |//$FILENAME device_cert.src
                            23715 ; 1993 |#define RSRC_DEVCERT 824    
                            23716 ; 1994 |//$FILENAME devcert_template.src
                            23717 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                            23718 ; 1996 |//$FILENAME getbase64decodedkey.src
                            23719 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                            23720 ; 1998 |//$FILENAME _initslot.src
                            23721 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                            23722 ; 2000 |//$FILENAME hdsimplcommon.src
                            23723 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                            23724 ; 2002 |//$FILENAME hdsimpl_p.src
                            23725 ; 2003 |#define RSRC_HDSIMPL_P 829    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23726 ; 2004 |
                            23727 ; 2005 |
                            23728 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                            23729 ; 2007 |//pkcrypto Related
                            23730 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                            23731 ; 2009 |//$FILENAME two_adic_inverse.src
                            23732 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                            23733 ; 2011 |//$FILENAME mp_shift.src
                            23734 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                            23735 ; 2013 |//$FILENAME mp_significant_bit_count.src
                            23736 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                            23737 ; 2015 |//$FILENAME set_immediate.src
                            23738 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                            23739 ; 2017 |//$FILENAME multiply_immediate.src
                            23740 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                            23741 ; 2019 |//$FILENAME multiply.src
                            23742 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                            23743 ; 2021 |//$FILENAME divide_precondition_1.src
                            23744 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                            23745 ; 2023 |//$FILENAME divide_immediate.src
                            23746 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                            23747 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                            23748 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                            23749 ; 2027 |//$FILENAME ecaffine_table_construction.src
                            23750 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                            23751 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                            23752 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                            23753 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                            23754 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                            23755 ; 2033 |//$FILENAME ecaffine_on_curve.src
                            23756 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                            23757 ; 2035 |//$FILENAME ecaffine_addition.src
                            23758 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                            23759 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                            23760 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                            23761 ; 2039 |//$FILENAME ecaffine_attributes2.src
                            23762 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                            23763 ; 2041 |//$FILENAME kfdesc_initialize.src
                            23764 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                            23765 ; 2043 |//$FILENAME kimmediate.src
                            23766 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                            23767 ; 2045 |//$FILENAME kprime_immediater.src
                            23768 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                            23769 ; 2047 |//$FILENAME kprime_sqrter.src
                            23770 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                            23771 ; 2049 |//$FILENAME kinitialize_prime.src
                            23772 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                            23773 ; 2051 |//$FILENAME mod_lucasuv.src
                            23774 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                            23775 ; 2053 |//$FILENAME mod_lucas.src
                            23776 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                            23777 ; 2055 |//$FILENAME bucket_multiply.src
                            23778 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                            23779 ; 2057 |//$FILENAME mod_exp2000.src
                            23780 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                            23781 ; 2059 |//$FILENAME mod_exp.src
                            23782 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                            23783 ; 2061 |//$FILENAME modmul_choices1.src
                            23784 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                            23785 ; 2063 |//$FILENAME mod_sqrt.src
                            23786 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                            23787 ; 2065 |//$FILENAME create_modulus.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23788 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                            23789 ; 2067 |//$FILENAME from_modular.src
                            23790 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                            23791 ; 2069 |//$FILENAME add_immediate.src
                            23792 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                            23793 ; 2071 |//$FILENAME add_diff.src
                            23794 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                            23795 ; 2073 |//$FILENAME add_full.src
                            23796 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                            23797 ; 2075 |//$FILENAME compare_sum_same.src
                            23798 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                            23799 ; 2077 |//$FILENAME sub_immediate.src
                            23800 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                            23801 ; 2079 |//$FILENAME mp_initialization.src
                            23802 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                            23803 ; 2081 |//$FILENAME new_random_bytes.src
                            23804 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                            23805 ; 2083 |//$FILENAME new_random_dword_interval.src
                            23806 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                            23807 ; 2085 |//$FILENAME new_random_digit_interval.src
                            23808 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                            23809 ; 2087 |//$FILENAME new_random_mod.src
                            23810 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                            23811 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                            23812 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                            23813 ; 2091 |//$FILENAME new_random_digits.src
                            23814 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                            23815 ; 2093 |//$FILENAME words_to_ecaffine.src
                            23816 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                            23817 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                            23818 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                            23819 ; 2097 |//$FILENAME _threadunsafepkinit.src
                            23820 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                            23821 ; 2099 |//$FILENAME pkinit.src
                            23822 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                            23823 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                            23824 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                            23825 ; 2103 |//$FILENAME drm_pk_encrypt.src
                            23826 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                            23827 ; 2105 |//$FILENAME drm_pk_decrypt.src
                            23828 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                            23829 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                            23830 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                            23831 ; 2109 |//$FILENAME fe2ipmod.src
                            23832 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                            23833 ; 2111 |//$FILENAME drm_pk_sign.src
                            23834 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                            23835 ; 2113 |//$FILENAME drm_pk_verify.src
                            23836 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                            23837 ; 2115 |//$FILENAME random_bytes.src
                            23838 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                            23839 ; 2117 |//$FILENAME mp_gcdex.src
                            23840 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                            23841 ; 2119 |//$FILENAME mp_gcdex_split1.src
                            23842 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                            23843 ; 2121 |//$FILENAME pkcrypto_p.src
                            23844 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                            23845 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                            23846 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                            23847 ; 2125 |//$FILENAME del_all_warning_line2.src
                            23848 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                            23849 ; 2127 |//$FILENAME del_all_file_star.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23850 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                            23851 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                            23852 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                            23853 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                            23854 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                            23855 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                            23856 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                            23857 ; 2135 |//$FILENAME Funclet_changeplayset.src
                            23858 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                            23859 ; 2137 |
                            23860 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                            23861 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                            23862 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                            23863 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                            23864 ; 2142 |
                            23865 ; 2143 |
                            23866 ; 2144 |// Added to allow rechargeable battery configurations to build
                            23867 ; 2145 |//$FILENAME battery_charging.src
                            23868 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                            23869 ; 2147 |//$FILENAME batterychargecodebank.src
                            23870 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                            23871 ; 2149 |//$FILENAME updatevolume.src
                            23872 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                            23873 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                            23874 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                            23875 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                            23876 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                            23877 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                            23878 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                            23879 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                            23880 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                            23881 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                            23882 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                            23883 ; 2161 |//$FILENAME _iscachedevent.src
                            23884 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                            23885 ; 2163 |//$FILENAME setcountedexpirycategory.src
                            23886 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                            23887 ; 2165 |//$FILENAME oem_data.src
                            23888 ; 2166 |#define RSRC_OEM_DATA 906    
                            23889 ; 2167 |//$FILENAME gpk_p.src
                            23890 ; 2168 |#define RSRC_GPK_P 907    
                            23891 ; 2169 |//$FILENAME key_data.src
                            23892 ; 2170 |#define RSRC_KEY_DATA 908    
                            23893 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                            23894 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                            23895 ; 2173 |//$FILENAME string_working.src
                            23896 ; 2174 |#define RSRC_STRING_WORKING 910    
                            23897 ; 2175 |//$FILENAME Funclet_loadusertime.src
                            23898 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                            23899 ; 2177 |//$FILENAME Funclet_saveusertime.src
                            23900 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                            23901 ; 2179 |
                            23902 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                            23903 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                            23904 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                            23905 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                            23906 ; 2184 |
                            23907 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            23908 ; 2186 |// Audible ACELP Resources
                            23909 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23910 ; 2188 |//$FILENAME AudibleAcelpDec.src
                            23911 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                            23912 ; 2190 |//$FILENAME AudibleAcelpP.src
                            23913 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                            23914 ; 2192 |//$FILENAME AudibleAcelpX.src
                            23915 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                            23916 ; 2194 |//$FILENAME AudibleAcelpY.src
                            23917 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                            23918 ; 2196 |
                            23919 ; 2197 |//$FILENAME AudibleDecMod.src
                            23920 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                            23921 ; 2199 |//$FILENAME audiblemp3p.src
                            23922 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                            23923 ; 2201 |//$FILENAME audiblemp3x.src
                            23924 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                            23925 ; 2203 |//$FILENAME audiblemp3y.src
                            23926 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                            23927 ; 2205 |
                            23928 ; 2206 |//$FILENAME audiblemetadata_p.src
                            23929 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                            23930 ; 2208 |//$FILENAME audiblemetadata_y.src
                            23931 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                            23932 ; 2210 |//$FILENAME audiblesongposition_p.src
                            23933 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                            23934 ; 2212 |//$FILENAME audibletargetcheck_p.src
                            23935 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                            23936 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                            23937 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                            23938 ; 2216 |//$FILENAME audibledsa_p.src
                            23939 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                            23940 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                            23941 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                            23942 ; 2220 |//$FILENAME audiblemetastrings_p.src
                            23943 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                            23944 ; 2222 |//$FILENAME aaactivationrecords_p.src
                            23945 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                            23946 ; 2224 |
                            23947 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            23948 ; 2226 |// Effects and SRS Resources
                            23949 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            23950 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                            23951 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                            23952 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                            23953 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                            23954 ; 2232 |//$FILENAME wowctrl.src
                            23955 ; 2233 |#define RSRC_WOW_CTRL 934    
                            23956 ; 2234 |
                            23957 ; 2235 |//$FILENAME wowmenu.src
                            23958 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                            23959 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                            23960 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                            23961 ; 2239 |//$FILENAME string_wow_menu.src
                            23962 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                            23963 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                            23964 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                            23965 ; 2243 |//$FILENAME string_wowvolume_menu.src
                            23966 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                            23967 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                            23968 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                            23969 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23970 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                            23971 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                            23972 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                            23973 ; 2251 |//$FILENAME wow_icon.src
                            23974 ; 2252 |#define RSRC_WOW_ICON 943    
                            23975 ; 2253 |
                            23976 ; 2254 |//$FILENAME wow16k.src
                            23977 ; 2255 |#define RSRC_WOW16K 944    
                            23978 ; 2256 |//$FILENAME wow32k.src
                            23979 ; 2257 |#define RSRC_WOW32K 945    
                            23980 ; 2258 |//$FILENAME wow8k.src
                            23981 ; 2259 |#define RSRC_WOW8K 946    
                            23982 ; 2260 |//$FILENAME wow11k.src
                            23983 ; 2261 |#define RSRC_WOW11K 947    
                            23984 ; 2262 |//$FILENAME wow22k.src
                            23985 ; 2263 |#define RSRC_WOW22K 948    
                            23986 ; 2264 |//$FILENAME wow24k.src
                            23987 ; 2265 |#define RSRC_WOW24K 949    
                            23988 ; 2266 |//$FILENAME wow44k.src
                            23989 ; 2267 |#define RSRC_WOW44K 950    
                            23990 ; 2268 |//$FILENAME wow48k.src
                            23991 ; 2269 |#define RSRC_WOW48K 951    
                            23992 ; 2270 |
                            23993 ; 2271 |//$FILENAME wow16k_Y.src
                            23994 ; 2272 |#define RSRC_WOW16K_Y 952    
                            23995 ; 2273 |//$FILENAME wow32k_Y.src
                            23996 ; 2274 |#define RSRC_WOW32K_Y 953    
                            23997 ; 2275 |//$FILENAME wow8k_Y.src
                            23998 ; 2276 |#define RSRC_WOW8K_Y 954    
                            23999 ; 2277 |//$FILENAME wow11k_Y.src
                            24000 ; 2278 |#define RSRC_WOW11K_Y 955    
                            24001 ; 2279 |//$FILENAME wow22k_Y.src
                            24002 ; 2280 |#define RSRC_WOW22K_Y 956    
                            24003 ; 2281 |//$FILENAME wow24k_Y.src
                            24004 ; 2282 |#define RSRC_WOW24K_Y 957    
                            24005 ; 2283 |//$FILENAME wow44k_Y.src
                            24006 ; 2284 |#define RSRC_WOW44K_Y 958    
                            24007 ; 2285 |//$FILENAME wow48k_Y.src
                            24008 ; 2286 |#define RSRC_WOW48K_Y 959    
                            24009 ; 2287 |
                            24010 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            24011 ; 2289 |// Audible Section Navigation
                            24012 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            24013 ; 2291 |//$FILENAME audible_secnav.src
                            24014 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                            24015 ; 2293 |
                            24016 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            24017 ; 2295 |// PLAYLIST3 and Music Library
                            24018 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            24019 ; 2297 |
                            24020 ; 2298 |//$FILENAME build_ml.src
                            24021 ; 2299 |#define RSRC_BUILD_ML 961    
                            24022 ; 2300 |//$FILENAME build_ml_warning.src
                            24023 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                            24024 ; 2302 |//$FILENAME build_ml_warning2.src
                            24025 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                            24026 ; 2304 |//$FILENAME build_flash1.src
                            24027 ; 2305 |#define RSRC_BUILD_FLASH1 964    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24028 ; 2306 |//$FILENAME build_flash2.src
                            24029 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                            24030 ; 2308 |//$FILENAME build_flash3.src
                            24031 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                            24032 ; 2310 |//$FILENAME build_sd1.src
                            24033 ; 2311 |#define RSRC_BUILD_SD1 967    
                            24034 ; 2312 |//$FILENAME build_sd2.src
                            24035 ; 2313 |#define RSRC_BUILD_SD2 968    
                            24036 ; 2314 |//$FILENAME build_sd3.src
                            24037 ; 2315 |#define RSRC_BUILD_SD3 969    
                            24038 ; 2316 |//$FILENAME build_newmusic.src
                            24039 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                            24040 ; 2318 |//$FILENAME sdmd.src
                            24041 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                            24042 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                            24043 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                            24044 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                            24045 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                            24046 ; 2324 |//$FILENAME MusicLibBuildModule.src
                            24047 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                            24048 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                            24049 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                            24050 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                            24051 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                            24052 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                            24053 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                            24054 ; 2332 |//$FILENAME MusicLibPlayModule.src
                            24055 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                            24056 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                            24057 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                            24058 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                            24059 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                            24060 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                            24061 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                            24062 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                            24063 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                            24064 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                            24065 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                            24066 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                            24067 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                            24068 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                            24069 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                            24070 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                            24071 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                            24072 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                            24073 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                            24074 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                            24075 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                            24076 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                            24077 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                            24078 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                            24079 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                            24080 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                            24081 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                            24082 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                            24083 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                            24084 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                            24085 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                            24086 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                            24087 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                            24088 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                            24089 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24090 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                            24091 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                            24092 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                            24093 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                            24094 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                            24095 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                            24096 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                            24097 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                            24098 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                            24099 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                            24100 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                            24101 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                            24102 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                            24103 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                            24104 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                            24105 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                            24106 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                            24107 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                            24108 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                            24109 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                            24110 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                            24111 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                            24112 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                            24113 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                            24114 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                            24115 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                            24116 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                            24117 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                            24118 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                            24119 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                            24120 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                            24121 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                            24122 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                            24123 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                            24124 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                            24125 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                            24126 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                            24127 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                            24128 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                            24129 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                            24130 ; 2408 |//$FILENAME MusicLibMergeModule.src
                            24131 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                            24132 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                            24133 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                            24134 ; 2412 |//$FILENAME playmusicmenu.src
                            24135 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                            24136 ; 2414 |//$FILENAME browsemenu.src
                            24137 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                            24138 ; 2416 |//$FILENAME browsemenu_extra.src
                            24139 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                            24140 ; 2418 |//$FILENAME string_play_all.src
                            24141 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                            24142 ; 2420 |//$FILENAME string_play.src
                            24143 ; 2421 |#define RSRC_STRING_PLAY 1022    
                            24144 ; 2422 |//$FILENAME string_unknown_year.src
                            24145 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                            24146 ; 2424 |//$FILENAME string_year_width.src
                            24147 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                            24148 ; 2426 |//$FILENAME string_artist.src
                            24149 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                            24150 ; 2428 |//$FILENAME string_songs.src
                            24151 ; 2429 |#define RSRC_STRING_SONGS 1026    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 400

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24152 ; 2430 |//$FILENAME string_on_the_fly.src
                            24153 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                            24154 ; 2432 |//$FILENAME string_new_music.src
                            24155 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                            24156 ; 2434 |//$FILENAME string_genre.src
                            24157 ; 2435 |#define RSRC_STRING_GENRE 1029    
                            24158 ; 2436 |//$FILENAME string_year.src
                            24159 ; 2437 |#define RSRC_STRING_YEAR 1030    
                            24160 ; 2438 |//$FILENAME string_playlist.src
                            24161 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                            24162 ; 2440 |//$FILENAME string_fm_rec.src
                            24163 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                            24164 ; 2442 |//$FILENAME string_linein_rec.src
                            24165 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                            24166 ; 2444 |//$FILENAME string_play_music.src
                            24167 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                            24168 ; 2446 |//$FILENAME highlight_back.src
                            24169 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                            24170 ; 2448 |//$FILENAME newmusicmenu.src
                            24171 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                            24172 ; 2450 |//$FILENAME string_1_day.src
                            24173 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                            24174 ; 2452 |//$FILENAME string_1_week.src
                            24175 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                            24176 ; 2454 |//$FILENAME string_1_month.src
                            24177 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                            24178 ; 2456 |//$FILENAME on_the_fly_full.src
                            24179 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                            24180 ; 2458 |//$FILENAME on_the_fly_free1.src
                            24181 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                            24182 ; 2460 |//$FILENAME on_the_fly_free2.src
                            24183 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                            24184 ; 2462 |//$FILENAME on_the_fly_delete1.src
                            24185 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                            24186 ; 2464 |//$FILENAME on_the_fly_delete2.src
                            24187 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                            24188 ; 2466 |//$FILENAME empty_favourite.src
                            24189 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                            24190 ; 2468 |//$FILENAME sd_remove.src
                            24191 ; 2469 |#define RSRC_SD_REMOVE 1046    
                            24192 ; 2470 |//$FILENAME sd_insert.src
                            24193 ; 2471 |#define RSRC_SD_INSERT 1047    
                            24194 ; 2472 |//$FILENAME check_disk_1.src
                            24195 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                            24196 ; 2474 |//$FILENAME check_disk_2.src
                            24197 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                            24198 ; 2476 |//$FILENAME check_disk_3.src
                            24199 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                            24200 ; 2478 |//$FILENAME flash_error.src
                            24201 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                            24202 ; 2480 |
                            24203 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            24204 ; 2482 |// STFM1000 Tuner funclet
                            24205 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            24206 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                            24207 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                            24208 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                            24209 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                            24210 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                            24211 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                            24212 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                            24213 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 401

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24214 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                            24215 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                            24216 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                            24217 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                            24218 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                            24219 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                            24220 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                            24221 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                            24222 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                            24223 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                            24224 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                            24225 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                            24226 ; 2504 |//$FILENAME decstfmmod.src
                            24227 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                            24228 ; 2506 |//$FILENAME dec_stfmp.src
                            24229 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                            24230 ; 2508 |//$FILENAME dec_stfmx.src
                            24231 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                            24232 ; 2510 |//$FILENAME dec_stfmy.src
                            24233 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                            24234 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                            24235 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                            24236 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                            24237 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                            24238 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                            24239 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                            24240 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                            24241 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                            24242 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                            24243 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                            24244 ; 2522 |//$FILENAME Funclet_I2CReset.src
                            24245 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                            24246 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                            24247 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                            24248 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                            24249 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                            24250 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                            24251 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                            24252 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                            24253 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                            24254 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                            24255 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                            24256 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                            24257 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                            24258 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                            24259 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                            24260 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                            24261 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                            24262 ; 2540 |// for RestoreDriveFromBackup
                            24263 ; 2541 |//$FILENAME restoresysdrive.src
                            24264 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                            24265 ; 2543 |
                            24266 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            24267 ; 2545 |// Playlist5 sources
                            24268 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            24269 ; 2547 |//$FILENAME playlist5_browsemenu.src
                            24270 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                            24271 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                            24272 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                            24273 ; 2551 |//$FILENAME playlist5_browse_submenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 402

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24274 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                            24275 ; 2553 |//$FILENAME playlist5_playback_module.src
                            24276 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                            24277 ; 2555 |//$FILENAME playlist5_browse_module.src
                            24278 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                            24279 ; 2557 |
                            24280 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                            24281 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                            24282 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                            24283 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                            24284 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                            24285 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                            24286 ; 2564 |
                            24287 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            24288 ; 2566 |// DanhNguyen added bitmaps
                            24289 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            24290 ; 2568 |//$FILENAME icon_folder.src
                            24291 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                            24292 ; 2570 |//$FILENAME icon_song.src
                            24293 ; 2571 |#define RSRC_ICON_SONG 1089    
                            24294 ; 2572 |
                            24295 ; 2573 |//$FILENAME menu_music.src
                            24296 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                            24297 ; 2575 |//$FILENAME vie_menu_music.src
                            24298 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                            24299 ; 2577 |
                            24300 ; 2578 |//$FILENAME menu_voice.src
                            24301 ; 2579 |#define RSRC_MENU_VOICE 1092    
                            24302 ; 2580 |//$FILENAME vie_menu_voice.src
                            24303 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                            24304 ; 2582 |
                            24305 ; 2583 |//$FILENAME menu_fmtuner.src
                            24306 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                            24307 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                            24308 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                            24309 ; 2587 |
                            24310 ; 2588 |//$FILENAME menu_record.src
                            24311 ; 2589 |#define RSRC_MENU_RECORD 1096    
                            24312 ; 2590 |//$FILENAME vie_menu_record.src
                            24313 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                            24314 ; 2592 |
                            24315 ; 2593 |//$FILENAME menu_settings.src
                            24316 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                            24317 ; 2595 |//$FILENAME vie_menu_settings.src
                            24318 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                            24319 ; 2597 |
                            24320 ; 2598 |//$FILENAME menu_shutdown.src
                            24321 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                            24322 ; 2600 |//$FILENAME vie_menu_shutdown.src
                            24323 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                            24324 ; 2602 |
                            24325 ; 2603 |//$FILENAME menu_clock.src
                            24326 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                            24327 ; 2605 |//$FILENAME vie_menu_clock.src
                            24328 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                            24329 ; 2607 |
                            24330 ; 2608 |//$FILENAME menu_ab.src
                            24331 ; 2609 |#define RSRC_MENU_AB 1104    
                            24332 ; 2610 |//$FILENAME vie_menu_ab.src
                            24333 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                            24334 ; 2612 |
                            24335 ; 2613 |//$FILENAME menu_delete.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 403

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24336 ; 2614 |#define RSRC_MENU_DELETE 1106    
                            24337 ; 2615 |//$FILENAME vie_menu_delete.src
                            24338 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                            24339 ; 2617 |
                            24340 ; 2618 |//$FILENAME menu_about.src
                            24341 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                            24342 ; 2620 |//$FILENAME vie_menu_about.src
                            24343 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                            24344 ; 2622 |
                            24345 ; 2623 |//$FILENAME menu_exit.src
                            24346 ; 2624 |#define RSRC_MENU_EXIT 1110    
                            24347 ; 2625 |//$FILENAME vie_menu_exit.src
                            24348 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                            24349 ; 2627 |
                            24350 ; 2628 |//$FILENAME music_play_all.src
                            24351 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                            24352 ; 2630 |//$FILENAME vie_music_play_all.src
                            24353 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                            24354 ; 2632 |
                            24355 ; 2633 |//$FILENAME music_folder_internal.src
                            24356 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                            24357 ; 2635 |//$FILENAME vie_music_folder_internal.src
                            24358 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                            24359 ; 2637 |
                            24360 ; 2638 |//$FILENAME music_folder_external.src
                            24361 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                            24362 ; 2640 |//$FILENAME vie_music_folder_external.src
                            24363 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                            24364 ; 2642 |
                            24365 ; 2643 |//$FILENAME music_songs.src
                            24366 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                            24367 ; 2645 |//$FILENAME vie_music_songs.src
                            24368 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                            24369 ; 2647 |
                            24370 ; 2648 |//$FILENAME music_favorites.src
                            24371 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                            24372 ; 2650 |//$FILENAME vie_music_favorites.src
                            24373 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                            24374 ; 2652 |
                            24375 ; 2653 |//$FILENAME music_fm_record.src
                            24376 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                            24377 ; 2655 |//$FILENAME vie_music_fm_record.src
                            24378 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                            24379 ; 2657 |
                            24380 ; 2658 |//$FILENAME music_exit.src
                            24381 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                            24382 ; 2660 |//$FILENAME vie_music_exit.src
                            24383 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                            24384 ; 2662 |
                            24385 ; 2663 |//$FILENAME browse_music_folder_internal.src
                            24386 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                            24387 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                            24388 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                            24389 ; 2667 |
                            24390 ; 2668 |//$FILENAME browse_music_folder_external.src
                            24391 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                            24392 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                            24393 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                            24394 ; 2672 |
                            24395 ; 2673 |//$FILENAME browse_music_list_songs.src
                            24396 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                            24397 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 404

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24398 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                            24399 ; 2677 |
                            24400 ; 2678 |//$FILENAME browse_music_favourites.src
                            24401 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                            24402 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                            24403 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                            24404 ; 2682 |
                            24405 ; 2683 |//$FILENAME browse_music_fm_files.src
                            24406 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                            24407 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                            24408 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                            24409 ; 2687 |
                            24410 ; 2688 |//$FILENAME browse_voice.src
                            24411 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                            24412 ; 2690 |//$FILENAME vie_browse_voice.src
                            24413 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                            24414 ; 2692 |
                            24415 ; 2693 |//$FILENAME favourites_list_add.src
                            24416 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                            24417 ; 2695 |//$FILENAME vie_favourites_list_add.src
                            24418 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                            24419 ; 2697 |
                            24420 ; 2698 |//$FILENAME favourites_list_remove.src
                            24421 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                            24422 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                            24423 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                            24424 ; 2702 |
                            24425 ; 2703 |//$FILENAME favourites_list_is_full.src
                            24426 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                            24427 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                            24428 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                            24429 ; 2707 |
                            24430 ; 2708 |//$FILENAME about_screen_1.src
                            24431 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                            24432 ; 2710 |//$FILENAME vie_about_screen_1.src
                            24433 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                            24434 ; 2712 |
                            24435 ; 2713 |//$FILENAME about_screen_2.src
                            24436 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                            24437 ; 2715 |//$FILENAME vie_about_screen_2.src
                            24438 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                            24439 ; 2717 |
                            24440 ; 2718 |//$FILENAME about_screen_3.src
                            24441 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                            24442 ; 2720 |//$FILENAME vie_about_screen_3.src
                            24443 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                            24444 ; 2722 |
                            24445 ; 2723 |//$FILENAME about_screen_4.src
                            24446 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                            24447 ; 2725 |//$FILENAME vie_about_screen_4.src
                            24448 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                            24449 ; 2727 |
                            24450 ; 2728 |//$FILENAME time_date_exit_title.src
                            24451 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                            24452 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                            24453 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                            24454 ; 2732 |
                            24455 ; 2733 |//$FILENAME time_clean_desktop.src
                            24456 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                            24457 ; 2735 |//$FILENAME time_dash.src
                            24458 ; 2736 |#define RSRC_TIME_DASH 1155    
                            24459 ; 2737 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 405

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24460 ; 2738 |//$FILENAME time_day_7.src
                            24461 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                            24462 ; 2740 |//$FILENAME vie_time_day_7.src
                            24463 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                            24464 ; 2742 |//$FILENAME time_day_cn.src
                            24465 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                            24466 ; 2744 |//$FILENAME vie_time_day_cn.src
                            24467 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                            24468 ; 2746 |//$FILENAME time_day_2.src
                            24469 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                            24470 ; 2748 |//$FILENAME vie_time_day_2.src
                            24471 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                            24472 ; 2750 |//$FILENAME time_day_3.src
                            24473 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                            24474 ; 2752 |//$FILENAME vie_time_day_3.src
                            24475 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                            24476 ; 2754 |//$FILENAME time_day_4.src
                            24477 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                            24478 ; 2756 |//$FILENAME vie_time_day_4.src
                            24479 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                            24480 ; 2758 |//$FILENAME time_day_5.src
                            24481 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                            24482 ; 2760 |//$FILENAME vie_time_day_5.src
                            24483 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                            24484 ; 2762 |//$FILENAME time_day_6.src
                            24485 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                            24486 ; 2764 |//$FILENAME vie_time_day_6.src
                            24487 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                            24488 ; 2766 |
                            24489 ; 2767 |//$FILENAME time_month_1.src
                            24490 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                            24491 ; 2769 |//$FILENAME vie_time_month_1.src
                            24492 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                            24493 ; 2771 |//$FILENAME time_month_2.src
                            24494 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                            24495 ; 2773 |//$FILENAME vie_time_month_2.src
                            24496 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                            24497 ; 2775 |//$FILENAME time_month_3.src
                            24498 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                            24499 ; 2777 |//$FILENAME vie_time_month_3.src
                            24500 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                            24501 ; 2779 |//$FILENAME time_month_4.src
                            24502 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                            24503 ; 2781 |//$FILENAME vie_time_month_4.src
                            24504 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                            24505 ; 2783 |//$FILENAME time_month_5.src
                            24506 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                            24507 ; 2785 |//$FILENAME vie_time_month_5.src
                            24508 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                            24509 ; 2787 |//$FILENAME time_month_6.src
                            24510 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                            24511 ; 2789 |//$FILENAME vie_time_month_6.src
                            24512 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                            24513 ; 2791 |//$FILENAME time_month_7.src
                            24514 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                            24515 ; 2793 |//$FILENAME vie_time_month_7.src
                            24516 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                            24517 ; 2795 |//$FILENAME time_month_8.src
                            24518 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                            24519 ; 2797 |//$FILENAME vie_time_month_8.src
                            24520 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                            24521 ; 2799 |//$FILENAME time_month_9.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 406

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24522 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                            24523 ; 2801 |//$FILENAME vie_time_month_9.src
                            24524 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                            24525 ; 2803 |//$FILENAME time_month_10.src
                            24526 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                            24527 ; 2805 |//$FILENAME vie_time_month_10.src
                            24528 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                            24529 ; 2807 |//$FILENAME time_month_11.src
                            24530 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                            24531 ; 2809 |//$FILENAME vie_time_month_11.src
                            24532 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                            24533 ; 2811 |//$FILENAME time_month_12.src
                            24534 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                            24535 ; 2813 |//$FILENAME vie_time_month_12.src
                            24536 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                            24537 ; 2815 |
                            24538 ; 2816 |//$FILENAME time_num_am.src
                            24539 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                            24540 ; 2818 |//$FILENAME time_num_am.src
                            24541 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                            24542 ; 2820 |//$FILENAME settime_format_12h.src
                            24543 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                            24544 ; 2822 |//$FILENAME settime_format_24h.src
                            24545 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                            24546 ; 2824 |//$FILENAME setdate_format_dmy.src
                            24547 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                            24548 ; 2826 |//$FILENAME setdate_format_mdy.src
                            24549 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                            24550 ; 2828 |//$FILENAME setdate_format_ymd.src
                            24551 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                            24552 ; 2830 |
                            24553 ; 2831 |//$FILENAME time_num_large_0.src
                            24554 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                            24555 ; 2833 |//$FILENAME time_num_large_1.src
                            24556 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                            24557 ; 2835 |//$FILENAME time_num_large_2.src
                            24558 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                            24559 ; 2837 |//$FILENAME time_num_large_3.src
                            24560 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                            24561 ; 2839 |//$FILENAME time_num_large_4.src
                            24562 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                            24563 ; 2841 |//$FILENAME time_num_large_5.src
                            24564 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                            24565 ; 2843 |//$FILENAME time_num_large_6.src
                            24566 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                            24567 ; 2845 |//$FILENAME time_num_large_7.src
                            24568 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                            24569 ; 2847 |//$FILENAME time_num_large_8.src
                            24570 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                            24571 ; 2849 |//$FILENAME time_num_large_9.src
                            24572 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                            24573 ; 2851 |
                            24574 ; 2852 |//$FILENAME time_num_medium_0.src
                            24575 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                            24576 ; 2854 |//$FILENAME time_num_medium_1.src
                            24577 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                            24578 ; 2856 |//$FILENAME time_num_medium_2.src
                            24579 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                            24580 ; 2858 |//$FILENAME time_num_medium_3.src
                            24581 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                            24582 ; 2860 |//$FILENAME time_num_medium_4.src
                            24583 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 407

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24584 ; 2862 |//$FILENAME time_num_medium_5.src
                            24585 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                            24586 ; 2864 |//$FILENAME time_num_medium_6.src
                            24587 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                            24588 ; 2866 |//$FILENAME time_num_medium_7.src
                            24589 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                            24590 ; 2868 |//$FILENAME time_num_medium_8.src
                            24591 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                            24592 ; 2870 |//$FILENAME time_num_medium_9.src
                            24593 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                            24594 ; 2872 |
                            24595 ; 2873 |//$FILENAME time_colon.src
                            24596 ; 2874 |#define RSRC_TIME_COLON 1221    
                            24597 ; 2875 |
                            24598 ; 2876 |//$FILENAME settings_backlight_title.src
                            24599 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                            24600 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                            24601 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                            24602 ; 2880 |//$FILENAME settings_playmode_title.src
                            24603 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                            24604 ; 2882 |
                            24605 ; 2883 |//$FILENAME settings_contrast_title.src
                            24606 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                            24607 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                            24608 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                            24609 ; 2887 |
                            24610 ; 2888 |//$FILENAME settings_eq_title.src
                            24611 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                            24612 ; 2890 |//$FILENAME vie_settings_eq_title.src
                            24613 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                            24614 ; 2892 |
                            24615 ; 2893 |//$FILENAME settings_exit_title.src
                            24616 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                            24617 ; 2895 |//$FILENAME vie_settings_exit_title.src
                            24618 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                            24619 ; 2897 |
                            24620 ; 2898 |//$FILENAME settings_set_date_title.src
                            24621 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                            24622 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                            24623 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                            24624 ; 2902 |
                            24625 ; 2903 |//$FILENAME settings_set_time_title.src
                            24626 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                            24627 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                            24628 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                            24629 ; 2907 |
                            24630 ; 2908 |//$FILENAME settings_playmode_normal.src
                            24631 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                            24632 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                            24633 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                            24634 ; 2912 |
                            24635 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                            24636 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                            24637 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                            24638 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                            24639 ; 2917 |
                            24640 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                            24641 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                            24642 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                            24643 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                            24644 ; 2922 |
                            24645 ; 2923 |//$FILENAME settings_playmode_shuffle.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 408

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24646 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                            24647 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                            24648 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                            24649 ; 2927 |
                            24650 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                            24651 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                            24652 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                            24653 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                            24654 ; 2932 |
                            24655 ; 2933 |//$FILENAME settings_backlight_on.src
                            24656 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                            24657 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                            24658 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                            24659 ; 2937 |
                            24660 ; 2938 |//$FILENAME settings_backlight_10s.src
                            24661 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                            24662 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                            24663 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                            24664 ; 2942 |
                            24665 ; 2943 |//$FILENAME settings_backlight_20s.src
                            24666 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                            24667 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                            24668 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                            24669 ; 2947 |
                            24670 ; 2948 |//$FILENAME settings_backlight_30s.src
                            24671 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                            24672 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                            24673 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                            24674 ; 2952 |
                            24675 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                            24676 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                            24677 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                            24678 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                            24679 ; 2957 |
                            24680 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                            24681 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                            24682 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                            24683 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                            24684 ; 2962 |
                            24685 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                            24686 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                            24687 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                            24688 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                            24689 ; 2967 |
                            24690 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                            24691 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                            24692 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                            24693 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                            24694 ; 2972 |
                            24695 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                            24696 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                            24697 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                            24698 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                            24699 ; 2977 |
                            24700 ; 2978 |//$FILENAME settings_languages_eng.src
                            24701 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                            24702 ; 2980 |//$FILENAME settings_languages_vie.src
                            24703 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                            24704 ; 2982 |
                            24705 ; 2983 |//$FILENAME fraction_dot.src
                            24706 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                            24707 ; 2985 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 409

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24708 ; 2986 |//$FILENAME fm_background.src
                            24709 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                            24710 ; 2988 |//$FILENAME vie_fm_background.src
                            24711 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                            24712 ; 2990 |
                            24713 ; 2991 |//$FILENAME searching_please_wait.src
                            24714 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                            24715 ; 2993 |//$FILENAME vie_searching_please_wait.src
                            24716 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                            24717 ; 2995 |
                            24718 ; 2996 |//$FILENAME fm_auto_search.src
                            24719 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                            24720 ; 2998 |//$FILENAME vie_fm_auto_search.src
                            24721 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                            24722 ; 3000 |
                            24723 ; 3001 |//$FILENAME jvj_shutdown_player.src
                            24724 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                            24725 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                            24726 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                            24727 ; 3005 |
                            24728 ; 3006 |#endif //IF (!@def(resources))
                            24729 ; 3007 |
                            24730 
                            24732 
                            24733 ; 48   |#include "sysresource.h"
                            24734 
                            24736 
                            24737 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24738 ; 2    |// Copyright(C) SigmaTel, Inc. 2002 - 2005
                            24739 ; 3    |//
                            24740 ; 4    |// File : SysResource.h
                            24741 ; 5    |// Description : Structures and Functions Definitions for System Resource
                            24742 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24743 ; 7    |
                            24744 ; 8    |#ifndef __SysResource_h__
                            24745 ; 9    |#define __SysResource_h__ 1
                            24746 ; 10   |
                            24747 ; 11   |#include "types.h"
                            24748 
                            24750 
                            24751 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24752 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24753 ; 3    |//
                            24754 ; 4    |// Filename: types.h
                            24755 ; 5    |// Description: Standard data types
                            24756 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24757 ; 7    |
                            24758 ; 8    |#ifndef _TYPES_H
                            24759 ; 9    |#define _TYPES_H
                            24760 ; 10   |
                            24761 ; 11   |// TODO:  move this outta here!
                            24762 ; 12   |#if !defined(NOERROR)
                            24763 ; 13   |#define NOERROR 0
                            24764 ; 14   |#define SUCCESS 0
                            24765 ; 15   |#endif 
                            24766 ; 16   |#if !defined(SUCCESS)
                            24767 ; 17   |#define SUCCESS  0
                            24768 ; 18   |#endif
                            24769 ; 19   |#if !defined(ERROR)
                            24770 ; 20   |#define ERROR   -1
                            24771 ; 21   |#endif
                            24772 ; 22   |#if !defined(FALSE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 410

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24773 ; 23   |#define FALSE 0
                            24774 ; 24   |#endif
                            24775 ; 25   |#if !defined(TRUE)
                            24776 ; 26   |#define TRUE  1
                            24777 ; 27   |#endif
                            24778 ; 28   |
                            24779 ; 29   |#if !defined(NULL)
                            24780 ; 30   |#define NULL 0
                            24781 ; 31   |#endif
                            24782 ; 32   |
                            24783 ; 33   |#define MAX_INT     0x7FFFFF
                            24784 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24785 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24786 ; 36   |#define MAX_ULONG   (-1) 
                            24787 ; 37   |
                            24788 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24789 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24790 ; 40   |
                            24791 ; 41   |
                            24792 ; 42   |#define BYTE    unsigned char       // btVarName
                            24793 ; 43   |#define CHAR    signed char         // cVarName
                            24794 ; 44   |#define USHORT  unsigned short      // usVarName
                            24795 ; 45   |#define SHORT   unsigned short      // sVarName
                            24796 ; 46   |#define WORD    unsigned int        // wVarName
                            24797 ; 47   |#define INT     signed int          // iVarName
                            24798 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24799 ; 49   |#define LONG    signed long         // lVarName
                            24800 ; 50   |#define BOOL    unsigned int        // bVarName
                            24801 ; 51   |#define FRACT   _fract              // frVarName
                            24802 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24803 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24804 ; 54   |#define FLOAT   float               // fVarName
                            24805 ; 55   |#define DBL     double              // dVarName
                            24806 ; 56   |#define ENUM    enum                // eVarName
                            24807 ; 57   |#define CMX     _complex            // cmxVarName
                            24808 ; 58   |typedef WORD UCS3;                   // 
                            24809 ; 59   |
                            24810 ; 60   |#define UINT16  unsigned short
                            24811 ; 61   |#define UINT8   unsigned char   
                            24812 ; 62   |#define UINT32  unsigned long
                            24813 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24814 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24815 ; 65   |#define WCHAR   UINT16
                            24816 ; 66   |
                            24817 ; 67   |//UINT128 is 16 bytes or 6 words
                            24818 ; 68   |typedef struct UINT128_3500 {   
                            24819 ; 69   |    int val[6];     
                            24820 ; 70   |} UINT128_3500;
                            24821 ; 71   |
                            24822 ; 72   |#define UINT128   UINT128_3500
                            24823 ; 73   |
                            24824 ; 74   |// Little endian word packed byte strings:   
                            24825 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24826 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24827 ; 77   |// Little endian word packed byte strings:   
                            24828 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24829 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24830 ; 80   |
                            24831 ; 81   |// Declare Memory Spaces To Use When Coding
                            24832 ; 82   |// A. Sector Buffers
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 411

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24833 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24834 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24835 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24836 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24837 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24838 ; 88   |// B. Media DDI Memory
                            24839 ; 89   |#define MEDIA_DDI_MEM _Y
                            24840 ; 90   |
                            24841 ; 91   |
                            24842 ; 92   |
                            24843 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24844 ; 94   |// Examples of circular pointers:
                            24845 ; 95   |//    INT CIRC cpiVarName
                            24846 ; 96   |//    DWORD CIRC cpdwVarName
                            24847 ; 97   |
                            24848 ; 98   |#define RETCODE INT                 // rcVarName
                            24849 ; 99   |
                            24850 ; 100  |// generic bitfield structure
                            24851 ; 101  |struct Bitfield {
                            24852 ; 102  |    unsigned int B0  :1;
                            24853 ; 103  |    unsigned int B1  :1;
                            24854 ; 104  |    unsigned int B2  :1;
                            24855 ; 105  |    unsigned int B3  :1;
                            24856 ; 106  |    unsigned int B4  :1;
                            24857 ; 107  |    unsigned int B5  :1;
                            24858 ; 108  |    unsigned int B6  :1;
                            24859 ; 109  |    unsigned int B7  :1;
                            24860 ; 110  |    unsigned int B8  :1;
                            24861 ; 111  |    unsigned int B9  :1;
                            24862 ; 112  |    unsigned int B10 :1;
                            24863 ; 113  |    unsigned int B11 :1;
                            24864 ; 114  |    unsigned int B12 :1;
                            24865 ; 115  |    unsigned int B13 :1;
                            24866 ; 116  |    unsigned int B14 :1;
                            24867 ; 117  |    unsigned int B15 :1;
                            24868 ; 118  |    unsigned int B16 :1;
                            24869 ; 119  |    unsigned int B17 :1;
                            24870 ; 120  |    unsigned int B18 :1;
                            24871 ; 121  |    unsigned int B19 :1;
                            24872 ; 122  |    unsigned int B20 :1;
                            24873 ; 123  |    unsigned int B21 :1;
                            24874 ; 124  |    unsigned int B22 :1;
                            24875 ; 125  |    unsigned int B23 :1;
                            24876 ; 126  |};
                            24877 ; 127  |
                            24878 ; 128  |union BitInt {
                            24879 ; 129  |        struct Bitfield B;
                            24880 ; 130  |        int        I;
                            24881 ; 131  |};
                            24882 ; 132  |
                            24883 ; 133  |#define MAX_MSG_LENGTH 10
                            24884 ; 134  |struct CMessage
                            24885 ; 135  |{
                            24886 ; 136  |        unsigned int m_uLength;
                            24887 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24888 ; 138  |};
                            24889 ; 139  |
                            24890 ; 140  |typedef struct {
                            24891 ; 141  |    WORD m_wLength;
                            24892 ; 142  |    WORD m_wMessage;
                            24893 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24894 ; 144  |} Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 412

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24895 ; 145  |
                            24896 ; 146  |struct MessageQueueDescriptor
                            24897 ; 147  |{
                            24898 ; 148  |        int *m_pBase;
                            24899 ; 149  |        int m_iModulo;
                            24900 ; 150  |        int m_iSize;
                            24901 ; 151  |        int *m_pHead;
                            24902 ; 152  |        int *m_pTail;
                            24903 ; 153  |};
                            24904 ; 154  |
                            24905 ; 155  |struct ModuleEntry
                            24906 ; 156  |{
                            24907 ; 157  |    int m_iSignaledEventMask;
                            24908 ; 158  |    int m_iWaitEventMask;
                            24909 ; 159  |    int m_iResourceOfCode;
                            24910 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24911 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            24912 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24913 ; 163  |    int m_uTimeOutHigh;
                            24914 ; 164  |    int m_uTimeOutLow;
                            24915 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24916 ; 166  |};
                            24917 ; 167  |
                            24918 ; 168  |union WaitMask{
                            24919 ; 169  |    struct B{
                            24920 ; 170  |        unsigned int m_bNone     :1;
                            24921 ; 171  |        unsigned int m_bMessage  :1;
                            24922 ; 172  |        unsigned int m_bTimer    :1;
                            24923 ; 173  |        unsigned int m_bButton   :1;
                            24924 ; 174  |    } B;
                            24925 ; 175  |    int I;
                            24926 ; 176  |} ;
                            24927 ; 177  |
                            24928 ; 178  |
                            24929 ; 179  |struct Button {
                            24930 ; 180  |        WORD wButtonEvent;
                            24931 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24932 ; 182  |};
                            24933 ; 183  |
                            24934 ; 184  |struct Message {
                            24935 ; 185  |        WORD wMsgLength;
                            24936 ; 186  |        WORD wMsgCommand;
                            24937 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24938 ; 188  |};
                            24939 ; 189  |
                            24940 ; 190  |union EventTypes {
                            24941 ; 191  |        struct CMessage msg;
                            24942 ; 192  |        struct Button Button ;
                            24943 ; 193  |        struct Message Message;
                            24944 ; 194  |};
                            24945 ; 195  |
                            24946 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24947 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24948 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24949 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24950 ; 200  |
                            24951 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24952 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24953 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24954 ; 204  |
                            24955 ; 205  |#if DEBUG
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 413

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24956 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24957 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24958 ; 208  |#else 
                            24959 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            24960 ; 210  |#define DebugBuildAssert(x)    
                            24961 ; 211  |#endif
                            24962 ; 212  |
                            24963 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24964 ; 214  |//  #pragma asm
                            24965 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24966 ; 216  |//  #pragma endasm
                            24967 ; 217  |
                            24968 ; 218  |
                            24969 ; 219  |#ifdef COLOR_262K
                            24970 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            24971 ; 221  |#elif defined(COLOR_65K)
                            24972 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            24973 ; 223  |#else
                            24974 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            24975 ; 225  |#endif
                            24976 ; 226  |    
                            24977 ; 227  |#endif // #ifndef _TYPES_H
                            24978 
                            24980 
                            24981 ; 12   |#include "ddildl.h"
                            24982 
                            24984 
                            24985 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24986 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            24987 ; 3    |//
                            24988 ; 4    |// Filename: ddildl.h
                            24989 ; 5    |// Description: 
                            24990 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24991 ; 7    |
                            24992 ; 8    |#ifndef _DDILDL_H
                            24993 ; 9    |#define _DDILDL_H
                            24994 ; 10   |
                            24995 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            24996 ; 12   |// Includes
                            24997 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            24998 ; 14   |
                            24999 ; 15   |///////////////////////////////////////////////////////////////////////////////
                            25000 ; 16   |// Definitions
                            25001 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            25002 ; 18   |// version before march 11 2005 
                            25003 ; 19   |//#ifdef PLAYER_BUILD
                            25004 ; 20   |//#define MAX_MEDIA_TABLE_ENTRIES                12
                            25005 ; 21   |//#else
                            25006 ; 22   |//#define MAX_MEDIA_TABLE_ENTRIES                14
                            25007 ; 23   |//#endif
                            25008 ; 24   |// Mar 14 2007: Only requires the maximum number of drives in one media
                            25009 ; 25   |// NAND:(2 data drives + 9 system drives + 1 extra system drive in future) = 12
                            25010 ; 26   |#define MAX_MEDIA_TABLE_ENTRIES                12
                            25011 ; 27   |
                            25012 ; 28   |#define MAX_LOGICAL_MEDIA                       2
                            25013 ; 29   |
                            25014 ; 30   |//
                            25015 ; 31   |// WARNING
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 414

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25016 ; 32   |// The maximum number of drives needed for player, mtp and usbmsc 
                            25017 ; 33   |// builds is currently the player build which has the largest number of drives = 12(NAND)+
                                  1(MMC).
                            25018 ; 34   |// Private lib references to this change to use a ddiproject global that's init per projec
                                  t 
                            25019 ; 35   |// instead so those plib references are no longer fixed at lib compile time. March 1 2005
                            25020 ; 36   |#ifdef PLAYER_BUILD
                            25021 ; 37   |#define MAX_LOGICAL_DRIVES                      13
                            25022 ; 38   |#else // MTP_BUILD & USBMSC/updater need support for the ram drive used in msc
                            25023 ; 39   |/********************************************************************************
                            25024 ; 40   | * We have to define 2 more than the actually size for usbmsc case
                            25025 ; 41   | * We have totally 9 system drives, 3 data drives, 1 extra system drive in future, 
                            25026 ; 42   | * so the total number is 13. The max will be 13 + 2 = 15
                            25027 ; 43   | ********************************************************************************/
                            25028 ; 44   |#define MAX_LOGICAL_DRIVES                      15
                            25029 ; 45   |#endif
                            25030 ; 46   |
                            25031 ; 47   |#define DDI_MAGIC_NUMBER                        0xADEADE
                            25032 ; 48   |
                            25033 ; 49   |///////////////////////////////////////////////////////////////////////////////
                            25034 ; 50   |// Error codes
                            25035 ; 51   |///////////////////////////////////////////////////////////////////////////////
                            25036 ; 52   |
                            25037 ; 53   |#include "errors.h"
                            25038 
                            25040 
                            25041 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            25042 ; 2    |//// Copyright(C) SigmaTel, Inc. 2003
                            25043 ; 3    |////
                            25044 ; 4    |//// Filename: errors.inc
                            25045 ; 5    |//// Description: 
                            25046 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            25047 ; 7    |
                            25048 ; 8    |#if (!defined(ERRORS_INC))
                            25049 ; 9    |#define ERRORS_INC 1
                            25050 ; 10   |
                            25051 ; 11   |#define LDRIVE_ERROR_INVALID_DRIVE_NUMBER 0x0101
                            25052 ; 12   |#define LDRIVE_ERROR_NOT_INITIALIZED 0x0102
                            25053 ; 13   |#define LDRIVE_ERROR_HARDWARE_FAILURE 0x0103
                            25054 ; 14   |#define LDRIVE_ERROR_INVALID_DRIVE_TYPE 0x0104
                            25055 ; 15   |#define LDRIVE_ERROR_INVALID_INFO_TYPE 0x0105
                            25056 ; 16   |#define LDRIVE_ERROR_SECTOR_OUT_OF_BOUNDS 0x0106
                            25057 ; 17   |#define LDRIVE_ERROR_WRITE_FAILURE 0x0107
                            25058 ; 18   |#define LDRIVE_ERROR_WRITE_PROTECTED 0x0108
                            25059 ; 19   |#define LDRIVE_ERROR_MULTI_WRITE_IN_PROGRESS 0x0109
                            25060 ; 20   |#define LDRIVE_ERROR_MUST_HAVE_MORE_THAN_ONE_SECTOR 0x010A
                            25061 ; 21   |#define LDRIVE_ERROR_MULTI_WRITE_NOT_SETUP 0x010B
                            25062 ; 22   |// The WRITE_ABORT Error is returned when the system drive detects a bad
                            25063 ; 23   |// block in the device. The block was marked bad and tables updated.
                            25064 ; 24   |// The application must start over.
                            25065 ; 25   |#define LDRIVE_ERROR_WRITE_ABORT 0x010C
                            25066 ; 26   |#define LDRIVE_ERROR_READ_FAILURE 0x010D
                            25067 ; 27   |#define LDRIVE_ERROR_MEDIA_NOT_ALLOCATED 0x010E
                            25068 ; 28   |#define LDRIVE_ERROR_LOW_LEVEL_MEDIA_FORMAT_REQUIRED 0x010F
                            25069 ; 29   |
                            25070 ; 30   |#define LMEDIA_ERROR_HARDWARE_FAILURE 0x0200
                            25071 ; 31   |#define LMEDIA_ERROR_INVALID_MEDIA_NUMBER 0x0201
                            25072 ; 32   |#define LMEDIA_ERROR_MEDIA_NOT_INITIALIZED 0x0202
                            25073 ; 33   |#define LMEDIA_ERROR_MEDIA_NOT_DISCOVERED 0x0203
                            25074 ; 34   |#define LMEDIA_ERROR_INVALID_MEDIA_INFO_TYPE 0x0204
                            25075 ; 35   |#define LMEDIA_ERROR_ALLOCATION_TO_LARGE 0x0205
                            25076 ; 36   |#define LMEDIA_ERROR_MEDIA_NOT_ERASED 0x0206
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 415

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25077 ; 37   |#define LMEDIA_ERROR_MEDIA_ERASED 0x0207
                            25078 ; 38   |//Specific to NAND
                            25079 ; 39   |#define LMEDIA_ERROR_NO_REGIONS_IN_MEDIA 0x0208     
                            25080 ; 40   |#define LMEDIA_ERROR_DRIVES_MAX_OUT 0x0209 
                            25081 ; 41   |#define LMEDIA_ERROR_MEDIA_WRITE_PROTECTED 0x020A
                            25082 ; 42   |#define LMEDIA_ERROR_INVALID_INFO_TYPE 0x020B
                            25083 ; 43   |#define LMEDIA_ERROR_BAD_BLOCKS_MAX_OUT 0x020C
                            25084 ; 44   |#define LMEDIA_ERROR_NOT_ALLOCATED 0x020D
                            25085 ; 45   |
                            25086 ; 46   |#define LMEDIA_ERROR_DRIVE_TYPE_NOT_SUPPORTED 0x0210
                            25087 ; 47   |
                            25088 ; 48   |#define NAND_ERROR_WRITE_PHYS_SECTOR_PROGRAM_FAILED 0x0301
                            25089 ; 49   |#define ERROR_MULTI_WRITE_SECTOR_FIFO_OVERFLOW 0x0302
                            25090 ; 50   |#define ERROR_MULTI_WRITE_SECTOR_FIFO_UNDERFLOW 0x0303
                            25091 ; 51   |
                            25092 ; 52   |#define NAND_DATA_DRIVE_ERROR_LOGICAL_SECTOR_OUT_OF_BOUNDS 0x0401
                            25093 ; 53   |#define NAND_DATA_DRIVE_ERROR_RBLOCK_NOT_FOUND 0x0402
                            25094 ; 54   |#define NAND_DATA_DRIVE_ERROR_NO_FREE_RBLOCKS 0x0403
                            25095 ; 55   |#define NAND_DATA_DRIVE_ERROR_USECTOR_LOOKUP_INTERNAL_1 0x0404
                            25096 ; 56   |#define NAND_DATA_DRIVE_SECTOR_NOT_UPDATED 0x0405
                            25097 ; 57   |#define NAND_DATA_DRIVE_ERROR_CANT_RECYCLE_USECTOR_MAP 0x0406
                            25098 ; 58   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_LBAS_INCONSISTENT 0x0407
                            25099 ; 59   |#define NAND_DATA_DRIVE_ERROR_HSECTORIDX_IN_UBLOCK_OUT_OF_RANGE 0x0408
                            25100 ; 60   |#define NAND_DATA_DRIVE_ERROR_CANT_RECYCLE_UBLOCK 0x0409
                            25101 ; 61   |#define NAND_DATA_DRIVE_ERROR_BBTABLE_FULL 0x040A
                            25102 ; 62   |#define NAND_DATA_DRIVE_ERROR_UPDATE_NOT_OPEN 0x040B
                            25103 ; 63   |#define NAND_DATA_DRIVE_ERROR_ADD_USECTOR_INTERNAL_1 0x040C
                            25104 ; 64   |#define NAND_DATA_DRIVE_ERROR_CANT_GET_ERASED_UBLOCK 0x040D
                            25105 ; 65   |#define NAND_DATA_DRIVE_ERROR_NO_ERASED_UBLOCKS 0x040E
                            25106 ; 66   |#define NAND_DATA_DRIVE_ERROR_CANT_ERASE_FREE_UBLOCK 0x040F
                            25107 ; 67   |#define NAND_DATA_DRIVE_ERROR_KILLUSECTOR_INTERNAL_1 0x0410
                            25108 ; 68   |#define NAND_DATA_DRIVE_ERROR_KILLUSECTOR_INTERNAL_2 0x0411
                            25109 ; 69   |#define NAND_DATA_DRIVE_RETURN_BLOCK_NOT_UPDATED 0x0412
                            25110 ; 70   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_PROTECT_TABLE_FULL 0x0413
                            25111 ; 71   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_ALREADY_PROTECTED 0x0414
                            25112 ; 72   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_NOT_PROTECTED 0x0415
                            25113 ; 73   |#define NAND_DATA_DRIVE_ERROR_UBLOCKPROTECT_INTERNAL_1 0x0416
                            25114 ; 74   |#define NAND_DATA_DRIVE_ERROR_RECOVERUBLOCK_INTERNAL_1 0x0417
                            25115 ; 75   |#define NAND_DATA_DRIVE_ERROR_RECOVERUBLOCK_INTERNAL_2 0x0418
                            25116 ; 76   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_NOT_IN_UTABLE 0x0419
                            25117 ; 77   |#define NAND_DATA_DRIVE_ERROR_CANT_ALLOCATE_USECTORS_MAPS 0x041A
                            25118 ; 78   |#define NAND_DATA_DRIVE_ERROR_CANT_INIT_DATA_REGIONS_LIST 0x041B
                            25119 ; 79   |#define NAND_DATA_DRIVE_ERROR_TOO_MANY_UBLOCKS_IN_CONFIG 0x041C
                            25120 ; 80   |#define NAND_DATA_DRIVE_ERROR_USECTOR_INDEX_IS_NOT_NEXT 0x041D
                            25121 ; 81   |#define NAND_DATA_DRIVE_ERROR_USECTOR_ALREADY_UPDATED 0x041E
                            25122 ; 82   |#define NAND_DATA_DRIVE_ERROR_BgGC_USECTOR_ERASE_TIMEDOUT 0x041F
                            25123 ; 83   |#define NAND_DATA_DRIVE_ERROR_BgGC_HSECTOR_COPY_TIMEDOUT 0x0420
                            25124 ; 84   |#define NAND_DATA_DRIVE_ERROR_BgGC_ALREADY_ENABLED 0x0421
                            25125 ; 85   |#define NAND_DATA_DRIVE_ERROR_BgGC_HSECTOR_ERASE_TIMEDOUT 0x0422
                            25126 ; 86   |#define NAND_DATA_DRIVE_ERROR_BgGC_SECTOR_NOT_UPDATED 0x0423
                            25127 ; 87   |#define NAND_DATA_DRIVE_ERROR_NO_STALE_UBLOCKS 0x0424
                            25128 ; 88   |#define NAND_DATA_DRIVE_ERROR_NAND_IS_READY_TIMEOUT 0x0425
                            25129 ; 89   |#define NAND_DATA_DRIVE_ERROR_CANT_CLOSE_UPDATE 0x0426
                            25130 ; 90   |
                            25131 ; 91   |#define NAND_DATA_DRIVE_ERROR_CMW_S0_FETCH_FAILED 0x042C
                            25132 ; 92   |#define NAND_DATA_DRIVE_ERROR_CMW_S1_FETCH_FAILED 0x042D
                            25133 ; 93   |#define NAND_DATA_DRIVE_ERROR_CMW_S2_1_FETCH_FAILED 0x042E
                            25134 ; 94   |#define NAND_DATA_DRIVE_ERROR_CMW_S2_2_FETCH_FAILED 0x042F
                            25135 ; 95   |#define NAND_DATA_DRIVE_ERROR_CMW_S3_1_FETCH_FAILED 0x0430
                            25136 ; 96   |#define NAND_DATA_DRIVE_ERROR_CMW_S3_2_FETCH_FAILED 0x0431
                            25137 ; 97   |#define NAND_DATA_DRIVE_ERROR_CMW_S4_1_FETCH_FAILED 0x0432
                            25138 ; 98   |#define NAND_DATA_DRIVE_ERROR_CMW_S4_2_FETCH_FAILED 0x0433
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 416

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25139 ; 99   |#define NAND_DATA_DRIVE_ERROR_CMW_S5_FETCH_FAILED 0x0434
                            25140 ; 100  |#define NAND_DATA_DRIVE_ERROR_CMW_S0_ECC_TIMEOUT 0x0435
                            25141 ; 101  |#define NAND_DATA_DRIVE_ERROR_CMW_S2_ECC_TIMEOUT 0x0436
                            25142 ; 102  |#define NAND_DATA_DRIVE_ERROR_CMW_S3_ECC_TIMEOUT 0x0437
                            25143 ; 103  |#define NAND_DATA_DRIVE_ERROR_CMW_S4_ECC_TIMEOUT 0x0438
                            25144 ; 104  |#define NAND_DATA_DRIVE_ERROR_CMW_S5_ECC_TIMEOUT 0x0439
                            25145 ; 105  |#define NAND_DATA_DRIVE_ERROR_CMW_WRITE_FAILED 0x043A
                            25146 ; 106  |#define NAND_DATA_DRIVE_ERROR_CMW_RELEASE_FAILED 0x043B
                            25147 ; 107  |
                            25148 ; 108  |#define NAND_DATA_DRIVE_ERROR_INVALID_LOGICAL_SECTOR 0x0427
                            25149 ; 109  |#define NAND_DATA_DRIVE_ERROR_INVALID_RELATIVE_SECTOR 0x0428
                            25150 ; 110  |#define NAND_DATA_DRIVE_ERROR_UBLOCK_IS_EMPTY 0x0429
                            25151 ; 111  |#define NAND_DATA_DRIVE_ERROR_USECTOR_MAP_IS_BAD 0x042A
                            25152 ; 112  |#define NAND_DATA_DRIVE_ERROR_TOO_MANY_BLOCK_RECOVERIES 0x042B
                            25153 ; 113  |
                            25154 ; 114  |// indicates that during the NandHalInit, the NandType did not
                            25155 ; 115  |// match the previously initialized Nand chip type.
                            25156 ; 116  |#define NANDHAL_ERROR_NANDTYPE_MISMATCH 0x0500 
                            25157 ; 117  |#define NANDHAL_ERROR_LOOKUP_ID_FAILED 0x0501
                            25158 ; 118  |// Errors from calling HIL functions
                            25159 ; 119  |#define NANDHAL_ERROR_INIT_PORT 0x0502
                            25160 ; 120  |#define NANDHAL_ERROR_WRITE_PORT_CMD 0x0503
                            25161 ; 121  |#define NANDHAL_ERROR_WRITE_PORT_ADDR 0x0504
                            25162 ; 122  |#define NANDHAL_ERROR_READ_PORT_DATA 0x0505
                            25163 ; 123  |#define NANDHAL_ERROR_WAIT_FOR_READY_PORT 0x0506
                            25164 ; 124  |#define NANDHAL_ERROR_POWER_UP_FLASH_PADS 0x0507
                            25165 ; 125  |#define NANDHAL_ERROR_TERMINATE_PORT 0x0508
                            25166 ; 126  |#define NANDHAL_ERROR_LOCKPORT_TIMEOUT 0x0509
                            25167 ; 127  |#define NANDHAL_ERROR_LOCKNAND_TIMEOUT 0x050A
                            25168 ; 128  |// for 3410 build
                            25169 ; 129  |#define NANDHAL_ERROR_LOCKPORT_LOCKED 0x050B
                            25170 ; 130  |// for 3410 build
                            25171 ; 131  |#define NANDHAL_ERROR_LOCKNAND_LOCKED 0x050C
                            25172 ; 132  |#define NANDHAL_ERROR_WRITE_DATA_PORT 0x050D
                            25173 ; 133  |
                            25174 ; 134  |// indicates that the GetStatus returned a FAIL
                            25175 ; 135  |#define NANDHAL_ERROR_GETSTATUS_FAILED 0x050E
                            25176 ; 136  |#define NANDHAL_ERROR_WRITE_FAILED 0x050F
                            25177 ; 137  |#define NANDHAL_ERROR_READ_FAILED 0x0510
                            25178 ; 138  |#define NANDHAL_ERROR_READID1_FAILED 0x0511
                            25179 ; 139  |#define NANDHAL_ERROR_READID2_FAILED 0x0512
                            25180 ; 140  |#define NANDHAL_ERROR_READIDEXT_FAILED 0x0513
                            25181 ; 141  |// indicates the NAND was already BUSY
                            25182 ; 142  |#define NANDHAL_ERROR_SETNANDBUSY_FAILED 0x0514
                            25183 ; 143  |#define NANDHAL_ERROR_ASYNCWAIT_CALLBACK_ERR 0x0515
                            25184 ; 144  |// ECC Error Codes
                            25185 ; 145  |// ECC Computation has successfully completed
                            25186 ; 146  |#define COMPUTE_ECC_SUCCESS 0         
                            25187 ; 147  |// ECC computation still busy
                            25188 ; 148  |#define COMPUTE_ECC_NOT_DONE 0x0516
                            25189 ; 149  |// timed out while waiting on object
                            25190 ; 150  |#define NANDHAL_ERROR_LOCKECC_TIMEOUT 0x0517
                            25191 ; 151  |// flag already set for SDK2.4 lock
                            25192 ; 152  |#define NANDHAL_ERROR_LOCKECC_LOCKED 0x0518
                            25193 ; 153  |
                            25194 ; 154  |#define NANDHAL_ECC_NOERROR 0
                            25195 ; 155  |// SKIP 0519-051B for space optimization in ECC calculate functions
                            25196 ; 156  |#define NANDHAL_ECC_ERROR_FIXED 0x051C
                            25197 ; 157  |#define NANDHAL_ECC_ERROR_FIXED_REWRITE_SECTOR 0x051D
                            25198 ; 158  |#define NANDHAL_ECC_FIX_FAILED 0x051E
                            25199 ; 159  |#define NANDHAL_ECC_ERROR_FIXED_REWRITE_FAILED 0x051F
                            25200 ; 160  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 417

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25201 ; 161  |// MMC Errors
                            25202 ; 162  |#define MMC_MEDIA_ERROR_DEVICE_NOT_INSERTED 0x0600
                            25203 ; 163  |#define MMC_MEDIA_ERROR_RESET_FAILED 0x0601
                            25204 ; 164  |#define MMC_MEDIA_APP_COMMAND_FAILED 0x0602
                            25205 ; 165  |#define MMC_MEDIA_ERROR_INIT_FAILED 0x0603
                            25206 ; 166  |#define MMC_MEDIA_ERROR_SEND_OP_TIMEOUT 0x0604
                            25207 ; 167  |#define MMC_MEDIA_READ_OCR_FAILED 0x0605
                            25208 ; 168  |#define MMC_MEDIA_UNSUPPORTED_OCR_VOLTAGES 0x0606
                            25209 ; 169  |#define MMC_MEDIA_READ_CSD_FAILED 0x0607
                            25210 ; 170  |#define MMC_MEDIA_INVALID_CSD_VERSION 0x0608
                            25211 ; 171  |#define MMC_MEDIA_READ_CID_FAILED 0x0609
                            25212 ; 172  |#define MMC_MEDIA_INVALID_CID 0x060A
                            25213 ; 173  |#define MMC_MEDIA_SPEC_VERSION_NOT_SUPPORTED 0x060B
                            25214 ; 174  |#define MMC_MEDIA_ERROR_NOT_FORMATTED 0x060C
                            25215 ; 175  |#define MMC_MEDIA_ERROR_NOT_ENUMERATED 0x060D
                            25216 ; 176  |
                            25217 ; 177  |#define MMC_DATA_DRIVE_ERROR_WRITE_SECTOR_FAIL 0x0700
                            25218 ; 178  |#define MMC_DATA_DRIVE_ERROR_INVALID_SECTOR 0x0701
                            25219 ; 179  |#define MMC_DATA_DRIVE_ERROR_READ_SECTOR_FAIL 0x0702
                            25220 ; 180  |#define MMC_DATA_DRIVE_ERROR_WRITE_PROTECTED 0x0703
                            25221 ; 181  |#define MMC_DATA_DRIVE_ERROR_ERASE_FAILED 0x0704
                            25222 ; 182  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_FIRST_FAIL 0x0705
                            25223 ; 183  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_NEXT_FAIL 0x0706
                            25224 ; 184  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_END_FAIL 0x0707
                            25225 ; 185  |#define MMC_DATA_DRIVE_ERROR_BLOCK_ALIGN_FAIL 0x0708
                            25226 ; 186  |
                            25227 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                            25228 ; 188  |//// MMC HAL Error codes
                            25229 ; 189  |/////////////////////////////////////////////////////////////////////////////////
                            25230 ; 190  |#define MMC_HAL_ERROR_PHYSICAL_DEVICE_BLOCKED 0x0800
                            25231 ; 191  |#define MMC_HAL_ERROR_PHYSICAL_DEVICE_NOT_BLOCKED 0x0801
                            25232 ; 192  |#define MMC_HAL_ERROR_SPI_BUS_BLOCKED 0x0802
                            25233 ; 193  |#define MMC_HAL_ERROR_SPI_BUS_NOT_BLOCKED 0x0803
                            25234 ; 194  |#define MMC_HAL_ERROR_SPI_DRIVER_INIT_FAILED 0x0804
                            25235 ; 195  |#define MMC_HAL_ERROR_SPI_BUS_INIT_FAILED 0x0805
                            25236 ; 196  |
                            25237 ; 197  |#define MMC_HAL_ERROR_NO_COMMAND_RESPONSE 0x0810
                            25238 ; 198  |#define MMC_HAL_ERROR_BAD_START_BYTE 0x0811
                            25239 ; 199  |#define MMC_HAL_ERROR_BAD_WRITE_STATUS 0x0812
                            25240 ; 200  |#define MMC_HAL_ERROR_BAD_CSD_WRITE_STATUS 0x0813
                            25241 ; 201  |
                            25242 ; 202  |#define MMC_HAL_ERROR_START_BYTE_TIMEOUT 0x0820
                            25243 ; 203  |#define MMC_HAL_ERROR_WRITE_BUSY_TIMEOUT 0x0821
                            25244 ; 204  |#define MMC_HAL_ERROR_CSD_WRITE_BUSY_TIMEOUT 0x0822
                            25245 ; 205  |#define MMC_HAL_ERROR_ERASE_BUSY_TIMEOUT 0x0823
                            25246 ; 206  |#define MMC_HAL_ERROR_REGISTER_READ_TIMEOUT 0x0824
                            25247 ; 207  |
                            25248 ; 208  |#define MMC_HAL_ERROR_CMD_FAIL_CMD0 0x0830
                            25249 ; 209  |#define MMC_HAL_ERROR_CMD_FAIL_CMD1 0x0831
                            25250 ; 210  |#define MMC_HAL_ERROR_CMD_FAIL_CMD9 0x0832
                            25251 ; 211  |#define MMC_HAL_ERROR_CMD_FAIL_CMD10 0x0833
                            25252 ; 212  |#define MMC_HAL_ERROR_CMD_FAIL_CMD12 0x0834
                            25253 ; 213  |#define MMC_HAL_ERROR_CMD_FAIL_CMD13 0x0835
                            25254 ; 214  |#define MMC_HAL_ERROR_CMD_FAIL_CMD16 0x0836
                            25255 ; 215  |#define MMC_HAL_ERROR_CMD_FAIL_CMD17 0x0837
                            25256 ; 216  |#define MMC_HAL_ERROR_CMD_FAIL_CMD18 0x0838
                            25257 ; 217  |#define MMC_HAL_ERROR_CMD_FAIL_CMD23 0x0839
                            25258 ; 218  |#define MMC_HAL_ERROR_CMD_FAIL_CMD24 0x083A
                            25259 ; 219  |#define MMC_HAL_ERROR_CMD_FAIL_CMD25 0x083B
                            25260 ; 220  |#define MMC_HAL_ERROR_CMD_FAIL_CMD27 0x083C
                            25261 ; 221  |#define MMC_HAL_ERROR_CMD_FAIL_CMD28 0x083D
                            25262 ; 222  |#define MMC_HAL_ERROR_CMD_FAIL_CMD29 0x083E
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 418

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25263 ; 223  |#define MMC_HAL_ERROR_CMD_FAIL_CMD30 0x083F
                            25264 ; 224  |#define MMC_HAL_ERROR_CMD_FAIL_CMD32 0x0840
                            25265 ; 225  |#define MMC_HAL_ERROR_CMD_FAIL_CMD33 0x0841
                            25266 ; 226  |#define MMC_HAL_ERROR_CMD_FAIL_CMD35 0x0842
                            25267 ; 227  |#define MMC_HAL_ERROR_CMD_FAIL_CMD36 0x0843
                            25268 ; 228  |#define MMC_HAL_ERROR_CMD_FAIL_CMD38 0x0844
                            25269 ; 229  |#define MMC_HAL_ERROR_CMD_FAIL_CMD42 0x0845
                            25270 ; 230  |#define MMC_HAL_ERROR_CMD_FAIL_CMD55 0x0846
                            25271 ; 231  |#define MMC_HAL_ERROR_CMD_FAIL_CMD56 0x0847
                            25272 ; 232  |#define MMC_HAL_ERROR_CMD_FAIL_CMD58 0x0848
                            25273 ; 233  |#define MMC_HAL_ERROR_CMD_FAIL_CMD59 0x0849
                            25274 ; 234  |
                            25275 ; 235  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD13 0x0850
                            25276 ; 236  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD22 0x0851
                            25277 ; 237  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD23 0x0852
                            25278 ; 238  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD41 0x0853
                            25279 ; 239  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD42 0x0854
                            25280 ; 240  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD51 0x0855
                            25281 ; 241  |
                            25282 ; 242  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD0 0x0860
                            25283 ; 243  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD1 0x0861
                            25284 ; 244  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD9 0x0862
                            25285 ; 245  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD10 0x0863
                            25286 ; 246  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD12 0x0864
                            25287 ; 247  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD13 0x0865
                            25288 ; 248  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD16 0x0866
                            25289 ; 249  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD17 0x0867
                            25290 ; 250  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD18 0x0868
                            25291 ; 251  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD23 0x0869
                            25292 ; 252  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD24 0x086A
                            25293 ; 253  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD25 0x086B
                            25294 ; 254  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD27 0x086C
                            25295 ; 255  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD28 0x086D
                            25296 ; 256  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD29 0x086E
                            25297 ; 257  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD30 0x086F
                            25298 ; 258  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD32 0x0870
                            25299 ; 259  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD33 0x0871
                            25300 ; 260  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD35 0x0872
                            25301 ; 261  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD36 0x0873
                            25302 ; 262  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD38 0x0874
                            25303 ; 263  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD42 0x0875
                            25304 ; 264  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD55 0x0876
                            25305 ; 265  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD56 0x0877
                            25306 ; 266  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD58 0x0878
                            25307 ; 267  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD59 0x0879
                            25308 ; 268  |
                            25309 ; 269  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD13 0x0880
                            25310 ; 270  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD22 0x0881
                            25311 ; 271  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD23 0x0882
                            25312 ; 272  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD41 0x0883
                            25313 ; 273  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD42 0x0884
                            25314 ; 274  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD51 0x0885
                            25315 ; 275  |
                            25316 ; 276  |//;;;;;;; < Library Error Codes > ;;;;;;;;
                            25317 ; 277  |//MATH errors...
                            25318 ; 278  |#define ERRZeroDivide 0x7FFFFF
                            25319 ; 279  |
                            25320 ; 280  |//Memory Pointer errors...
                            25321 ; 281  |#define INVALID_MEMORY_SPACE 0x900000
                            25322 ; 282  |//****************************************************************/
                            25323 ; 283  |#if (!defined(NOERROR))
                            25324 ; 284  |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 419

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25325 ; 285  |#endif
                            25326 ; 286  |
                            25327 ; 287  |////Added by RAKS
                            25328 ; 288  |
                            25329 ; 289  |#define ERRProgram 0x911111
                            25330 ; 290  |#define ERRNoMedia 0x922222
                            25331 ; 291  |#define ERRHwFail 0x933333   
                            25332 ; 292  |#define ERRInvMedia 0x944444
                            25333 ; 293  |#define ERRBlkFail 0x955555
                            25334 ; 294  |#define ERRInvDataStatus 0x966666
                            25335 ; 295  |#define ERRWriteFail 0x977777
                            25336 ; 296  |#define ERRECCCorr 0x988888
                            25337 ; 297  |#define ERRECCFail 0x999999
                            25338 ; 298  |#define ERRZoneFull 0x9aaaaa
                            25339 ; 299  |#define ERR_PAGE_UNASSIGNED 0x9aaaaB   
                            25340 ; 300  |// Partition Table Error Codes.                 Note 9AAAAA used above and below.
                            25341 ; 301  |//invalid partition table signature. 
                            25342 ; 302  |#define ERRPartTableSignature 0x9AAAAA   
                            25343 ; 303  |//boot ID bad
                            25344 ; 304  |#define ERRBootID 0x9BBBBB   
                            25345 ; 305  |#define ERRBootTableSignature 0x9CCCCC   
                            25346 ; 306  |////Nothing was here : RAKS
                            25347 ; 307  |//JUMP instruction bad
                            25348 ; 308  |#define ERRBootJump 0x9DDDDD  
                            25349 ; 309  |//ID Byte bad
                            25350 ; 310  |#define ERRIDByte 0x9EEEEE  
                            25351 ; 311  |
                            25352 ; 312  |
                            25353 ; 313  |//****************************************************************
                            25354 ; 314  |//        < < <  EMC5600 FAT12 FileSystem  > > >
                            25355 ; 315  |//****************************************************************
                            25356 ; 316  |// Master ERROR File
                            25357 ; 317  |//****************************************************************/
                            25358 ; 318  |// FAT File System Error Codes
                            25359 ; 319  |// corrupt FAT
                            25360 ; 320  |#define FATCorrupt -1        
                            25361 ; 321  |// invalid FAT sector
                            25362 ; 322  |#define DIRInvlaidSector -2        
                            25363 ; 323  |
                            25364 ; 324  |#define FATwarningFreeCx 0x0AFCFC
                            25365 ; 325  |#define FATwarningEndOfChain 0x0AECEC
                            25366 ; 326  |#define FATwarningReservedCx 0x0A1111
                            25367 ; 327  |#define FATwarningBadCx 0x0ABCBC       
                            25368 ; 328  |//FATcxsFree==0 
                            25369 ; 329  |#define FATwarningNoFreeCxs 0x0A0F0F   
                            25370 ; 330  |#define FATwarningBoundaryCx 0x0A2222
                            25371 ; 331  |#define FATwarningWriteBackAborted 0x0A3333
                            25372 ; 332  |
                            25373 ; 333  |#define FATfailedReadPrimaryFAT 0x7F0000
                            25374 ; 334  |#define FATfailedWritePrimaryFAT 0x7FFFFF   
                            25375 ; 335  |#define FATfailedWriteSecondaryFAT 0x7F8888
                            25376 ; 336  |
                            25377 ; 337  |#define FATerrorNoFreeBlocks 0x80A0A0
                            25378 ; 338  |#define FATerrorTableOverFlow 0x80CCCC
                            25379 ; 339  |#define FATerrorClusterUnderFlow 0x80DDDD
                            25380 ; 340  |#define FATerrorClusterOverFlow 0x80EEEE
                            25381 ; 341  |//No Free Cxs on FAT Scan!
                            25382 ; 342  |#define FATerrorNoFreeCxs 0x80FFFF   
                            25383 ; 343  |
                            25384 ; 344  |#define MATHerrorNotPowerOf2 0x802222
                            25385 ; 345  |
                            25386 ; 346  |#define MEDIAerrorFSNotSupported 0x810000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 420

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25387 ; 347  |#define MEDIAerrorMediaNotUsable 0x811111
                            25388 ; 348  |
                            25389 ; 349  |#define CXerrorValueOverFlow 0x82AAAA
                            25390 ; 350  |#define CXerrorValueUnderFlow 0x82BBBB
                            25391 ; 351  |
                            25392 ; 352  |#define HNDLerrorNoHandles 0x83AAAA
                            25393 ; 353  |#define HNDLerrorInvalidHandle 0x83BBBB
                            25394 ; 354  |#define HNDLerrorInvalidDevice 0x830D0D
                            25395 ; 355  |#define HNDLerrorIndexSect 0x83CCCC
                            25396 ; 356  |
                            25397 ; 357  |#define FCBwarningEndOfFile 0x84EFEF
                            25398 ; 358  |#define FCBerrorCXtoSect 0x84CCCC
                            25399 ; 359  |#define FCBerrorDiskFull 0x84DFDF
                            25400 ; 360  |
                            25401 ; 361  |#define SEEKprefix 0x85
                            25402 ; 362  |#define SEEKerrorAccessDenied 0x85ADAD
                            25403 ; 363  |#define SEEKerrorPassedBeginingOfFile 0x85BFBF
                            25404 ; 364  |#define SEEKerrorCurruptFCB 0x85CCCC
                            25405 ; 365  |#define SEEKerrorPassedEndOfFile 0x85EFEF
                            25406 ; 366  |
                            25407 ; 367  |#define READprefix 0x86
                            25408 ; 368  |#define READerrorMemoryOverFlow 0x860F0F
                            25409 ; 369  |#define READerrorInvalidBufferPntr 0x86BFBF
                            25410 ; 370  |#define READerrorInvalidByteCount 0x86BCBC
                            25411 ; 371  |#define READerrorAccessDenied 0x86ADAD
                            25412 ; 372  |#define READerrorFreeCx 0x860000
                            25413 ; 373  |#define READerrorEndOfChain 0x861111
                            25414 ; 374  |#define READerrorReservedCx 0x862222
                            25415 ; 375  |#define READerrorBadCx 0x863333
                            25416 ; 376  |
                            25417 ; 377  |#define WRITEprefix 0x87
                            25418 ; 378  |#define WRITEerrorMemoryOverFlow 0x870F0F
                            25419 ; 379  |#define WRITEerrorInvalidBufferPntr 0x87BFBF
                            25420 ; 380  |#define WRITEerrorInvalidByteCount 0x87BCBC
                            25421 ; 381  |#define WRITEerrorAccessDenied 0x87ADAD
                            25422 ; 382  |#define WRITEerrorFreeCx 0x870000
                            25423 ; 383  |#define WRITEerrorEndOfChain 0x871111
                            25424 ; 384  |#define WRITEerrorReservedCx 0x872222
                            25425 ; 385  |#define WRITEerrorBadCx 0x873333
                            25426 ; 386  |
                            25427 ; 387  |#define UTILprefix 0x88
                            25428 ; 388  |#define UTILerrorDeviceInvalid 0x88BDBD
                            25429 ; 389  |
                            25430 ; 390  |// Directory Error Codes
                            25431 ; 391  |
                            25432 ; 392  |// invalid DIR sector specified
                            25433 ; 393  |#define ERR_DIRInvalidSector 0xA00000  
                            25434 ; 394  |// PATH search string has invlaid directory
                            25435 ; 395  |#define ERR_DIRInvalidPath 0xA00001  
                            25436 ; 396  |#define ERR_DIR_ALREADY_EXISTS 0xA00002
                            25437 ; 397  |#define ERR_DIR_WRITE_FAILED 0xA00003
                            25438 ; 398  |#define ERR_DIR_NOT_EMPTY 0xA00003
                            25439 ; 399  |// Bad cluster number
                            25440 ; 400  |#define ERR_CLUSTER_OUT_OF_RANGE 0xA11111  
                            25441 ; 401  |// Can't open ROOT
                            25442 ; 402  |#define ERR_OPEN_ROOT 0xA22222  
                            25443 ; 403  |#define ERR_CLUSTER_FLAGGED_BAD 0xA33333 
                            25444 ; 404  |#define ERR_CLUSTER_UNREADABLE 0xA44444 
                            25445 ; 405  |#define ERR_SECTOR_UNREADABLE 0xA44441 
                            25446 ; 406  |// bad record number to read
                            25447 ; 407  |#define ERR_INVLAID_DIR_REQUEST 0xA55555  
                            25448 ; 408  |// record requeste not in range
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 421

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25449 ; 409  |#define ERR_ReadRecordRangeError 0xA66666  
                            25450 ; 410  |// record requeste past end of ROOT
                            25451 ; 411  |#define ERR_ReadPastEndOfROOT 0xA66660  
                            25452 ; 412  |// device number invalid
                            25453 ; 413  |#define ERR_BadDeviceNumber 0xA77777  
                            25454 ; 414  |// FCB Does not popint to a sub-Directory entry
                            25455 ; 415  |#define ERR_FCB_Not_SubDir 0xA88888  
                            25456 ; 416  |// Path specified is invalid
                            25457 ; 417  |#define ERR_INVLAID_PATH 0xA99999  
                            25458 ; 418  |#define ERR_FILE_NOT_FOUND 0xAAAAAA
                            25459 ; 419  |#define ERR_FILE_EXISTS 0xABBBBB
                            25460 ; 420  |#define ERR_DISK_FULL 0xACCCCC
                            25461 ; 421  |#define ERR_DIR_DEVICE_NOT_READY 0xACCCC0
                            25462 ; 422  |#define ERR_CX_ALLOCATION 0xADDDDD
                            25463 ; 423  |#define ERR_INVALID_MODE 0xAEEEEE
                            25464 ; 424  |
                            25465 ; 425  |#define ERR_DUPLICATE_FILE_NAME 0xAFFFFC
                            25466 ; 426  |#define ERR_FAT_WRITE_FAILED 0xAFFFFD
                            25467 ; 427  |#define ERR_CANT_DELETE_CHAIN 0xAFFFFE
                            25468 ; 428  |#define ERR_FAT_CHAIN_CORRUPT 0xAFFFFF
                            25469 ; 429  |// String Manipulation Error Codes
                            25470 ; 430  |#define ERR_END_OF_STRING 0xABBBB0
                            25471 ; 431  |
                            25472 ; 432  |#endif //@DEF(ERRORS_INC)
                            25473 ; 433  |
                            25474 
                            25476 
                            25477 ; 54   |
                            25478 ; 55   |///////////////////////////////////////////////////////////////////////////////
                            25479 ; 56   |// Typedefs
                            25480 ; 57   |///////////////////////////////////////////////////////////////////////////////
                            25481 ; 58   |
                            25482 ; 59   |typedef void (*MULTI_WRITE_CALLBACK_FUNCTION)(LONG lValue);
                            25483 ; 60   |
                            25484 ; 61   |#include "ddildl\ddildl_defs.h"
                            25485 
                            25487 
                            25488 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25489 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            25490 ; 3    |//
                            25491 ; 4    |// Filename: ddildl_defs.h
                            25492 ; 5    |// Description: 
                            25493 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25494 ; 7    |
                            25495 ; 8    |#ifndef _DDILDL_DEFS_H
                            25496 ; 9    |#define _DDILDL_DEFS_H
                            25497 ; 10   |
                            25498 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            25499 ; 12   |// Typedefs
                            25500 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            25501 ; 14   |
                            25502 ; 15   |typedef enum {
                            25503 ; 16   |  MediaStateUnknown,
                            25504 ; 17   |  MediaStateErased,
                            25505 ; 18   |  MediaStateAllocated
                            25506 ; 19   |} MEDIA_STATE, * P_MEDIA_STATE;
                            25507 ; 20   |
                            25508 ; 21   |typedef enum {
                            25509 ; 22   |    MediaTypeNand = 0,
                            25510 ; 23   |    MediaTypeMMC = 1,
                            25511 ; 24   |    MediaTypeHDD = 2,
                            25512 ; 25   |    MediaTypeRAM = 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 422

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25513 ; 26   |} PHYSICAL_MEDIA_TYPE, * P_PHYSICAL_MEDIA_TYPE;
                            25514 ; 27   |
                            25515 ; 28   |typedef enum {
                            25516 ; 29   |    MediaInfoNumberOfDrives = 0,
                            25517 ; 30   |    MediaInfoSizeInBytes = 1,
                            25518 ; 31   |    MediaInfoAllocationUnitSizeInBytes = 2,
                            25519 ; 32   |    MediaInfoIsInitialized = 3,
                            25520 ; 33   |    MediaInfoMediaState = 4,
                            25521 ; 34   |    MediaInfoIsWriteProtected = 5,
                            25522 ; 35   |    MediaInfoPhysicalMediaType = 6,
                            25523 ; 36   |    MediaInfoSizeOfSerialNumberInBytes = 7,
                            25524 ; 37   |    MediaInfoSerialNumber = 8,
                            25525 ; 38   |    MediaInfoIsSystemMedia = 9,
                            25526 ; 39   |    MediaInfoIsMediaPresent = 10
                            25527 ; 40   |} LOGICAL_MEDIA_INFO, * P_LOGICAL_MEDIA_INFO;
                            25528 ; 41   |
                            25529 ; 42   |#ifdef MFG_TOOL
                            25530 ; 43   |  
                            25531 ; 44   |typedef enum {
                            25532 ; 45   |    SerialNoInfoSizeOfSerialNumberInBytes = 0,
                            25533 ; 46   |    SerialNoInfoSerialNumber = 1
                            25534 ; 47   |} SERIAL_NO_INFO, * P_SERIAL_NO_INFO;
                            25535 ; 48   |#endif
                            25536 ; 49   |
                            25537 ; 50   |typedef enum {
                            25538 ; 51   |    DriveInfoSectorSizeInBytes = 0,
                            25539 ; 52   |    DriveInfoEraseSizeInBytes = 1,
                            25540 ; 53   |    DriveInfoSizeInBytes = 2,
                            25541 ; 54   |    DriveInfoSizeInMegaBytes = 3,
                            25542 ; 55   |    DriveInfoSizeInSectors = 4,
                            25543 ; 56   |    DriveInfoType = 5,
                            25544 ; 57   |    DriveInfoTag = 6,
                            25545 ; 58   |    DriveInfoComponentVersion = 7,
                            25546 ; 59   |    DriveInfoProjectVersion = 8,
                            25547 ; 60   |    DriveInfoIsWriteProtected = 9,
                            25548 ; 61   |    DriveInfoSizeOfSerialNumberInBytes = 10,
                            25549 ; 62   |    DriveInfoSerialNumber = 11,
                            25550 ; 63   |    DriveInfoMediaPresent = 12,
                            25551 ; 64   |    DriveInfoMediaChange = 13,
                            25552 ; 65   |    DriveInfoSectorAllocation = 14
                            25553 ; 66   |} LOGICAL_DRIVE_INFO, * P_LOGICAL_DRIVE_INFO;
                            25554 ; 67   |
                            25555 ; 68   |#define DRIVE_TAG_STMPSYS_S         0x00        //!< player drive tag.
                            25556 ; 69   |#define DRIVE_TAG_HOSTLINK_S        0x01        //!< UsbMscMtp drive tag, old name was DRI
                                  VE_TAG_USBMSC_S. 
                            25557 ; 70   |#define DRIVE_TAG_RESOURCE_BIN      0x02        //!< player resource drive tag.
                            25558 ; 71   |#define DRIVE_TAG_EXTRA_S           0x03        //!< the host has 0x03 reserved for an ext
                                  ra system drive.
                            25559 ; 72   |// if you change line below, also change this equ: asm_DRIVE_TAG_RESOURCE1_BIN in player m
                                  ain.asm!! Values must match. 
                            25560 ; 73   |#define DRIVE_TAG_RESOURCE1_BIN (DRIVE_TAG_RESOURCE_BIN+0x10)//<! was just 0x04. old comme
                                  nt"the host has 0x04 reserved for an extra system drive." May17'06 JLN: correction: ChrisW says 0x
                                  10+resource.bin tag is tag for 2nd ver of resource.bin in new 2.61x post sdkrelease updater. 
                            25561 ; 74   |#define DRIVE_TAG_RESOURCE2_BIN (DRIVE_TAG_RESOURCE_BIN+0x20)// master has tag 0x22 (3rd c
                                  opy)
                            25562 ; 75   |#define DRIVE_TAG_OTGHOST_S         0x05        //!< the host has 0x05 reserved for OTG dr
                                  ive.
                            25563 ; 76   |#define DRIVE_TAG_HOSTRSC_BIN       0x06        //!< UsbMscMtp resource drive tag, old nam
                                  e was DRIVE_TAG_MTP_BIN.
                            25564 ; 77   |#define DRIVE_TAG_DATA              0x0A        //!< data drive tag.
                            25565 ; 78   |#define DRIVE_TAG_DATA_HIDDEN       0x0B        //!< hidden data drive tag, old name was D
                                  RIVE_TAG_HIDDEN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 423

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25566 ; 79   |#define DRIVE_TAG_BOOTMANAGER_S     0x50        //!< boot manager drive tag
                            25567 ; 80   |#define DRIVE_TAG_UPDATER_S         0xFF        //!< the host has 0xFF reserved for usbmsc
                                  .sb file used in recovery mode operation only.
                            25568 ; 81   |#define DRIVE_TAG_HOSTRSC1_BIN      0x16        //!< back up resource for hostrsrc.bin.
                            25569 ; 82   |#define DRIVE_TAG_HOSTRSC2_BIN      0x26        //!< MASTER COPY resource for hostrsrc.bin
                                  .
                            25570 ; 83   |// Do not use this enum... use the defs above.  We need to use defs so customers
                            25571 ; 84   |//  may extend the system drives without DDI source code.
                            25572 ; 85   |/*
                            25573 ; 86   |typedef enum {
                            25574 ; 87   |    ResourceBinDriveTag = 0x00,
                            25575 ; 88   |    BootManagerDriveTag = 0x50,
                            25576 ; 89   |    StmpSysDriveTag = 0x01,
                            25577 ; 90   |    UsbMscDriveTag = 0x02,
                            25578 ; 91   |    DataDriveTag = 0x0A
                            25579 ; 92   |} LOGICAL_DRIVE_TAG, * P_LOGICAL_DRIVE_TAG;
                            25580 ; 93   |*/
                            25581 ; 94   |
                            25582 ; 95   |typedef enum {
                            25583 ; 96   |    DriveTypeData = 0,
                            25584 ; 97   |    DriveTypeSystem = 1,
                            25585 ; 98   |    DriveTypeHidden = 2,
                            25586 ; 99   |    DriveTypeUnknown = 3
                            25587 ; 100  |} LOGICAL_DRIVE_TYPE, * P_LOGICAL_DRIVE_TYPE;
                            25588 
                            25595 
                            25596 ; 101  |
                            25597 ; 102  |typedef struct {
                            25598 ; 103  |    WORD wDriveNumber;          // In reference to the entire system
                            25599 ; 104  |    LOGICAL_DRIVE_TYPE Type;
                            25600 ; 105  |    WORD wTag;
                            25601 ; 106  |    DWORD dwSizeInBytes;
                            25602 ; 107  |    BOOL bRequired;
                            25603 ; 108  |} MEDIA_ALLOCATION_TABLE_ENTRY, * P_MEDIA_ALLOCATION_TABLE_ENTRY;
                            25604 
                            25612 
                            25613 ; 109  |
                            25614 ; 110  |typedef struct {
                            25615 ; 111  |    WORD wNumEntries;
                            25616 ; 112  |    MEDIA_ALLOCATION_TABLE_ENTRY Entry[MAX_MEDIA_TABLE_ENTRIES];
                            25617 ; 113  |} MEDIA_ALLOCATION_TABLE, * P_MEDIA_ALLOCATION_TABLE;
                            25618 ; 114  |
                            25619 ; 115  |
                            25620 ; 116  |#define TA6_ROM_REV_ID  6
                            25621 ; 117  |#define ROM_REV_ID  (*((WORD _X *)0xFA02) & 0x0F)
                            25622 ; 118  |
                            25623 ; 119  | 
                            25624 ; 120  |typedef union {
                            25625 ; 121  |
                            25626 ; 122  |    struct {
                            25627 ; 123  |        WORD MinorL      : 8;
                            25628 ; 124  |        WORD MinorH      : 8;
                            25629 ; 125  |        WORD MiddleL     : 8;
                            25630 ; 126  |        WORD MiddleH     : 8;
                            25631 ; 127  |        WORD MajorL      : 8;
                            25632 ; 128  |        WORD MajorH      : 8;
                            25633 ; 129  |        } PARTIAL_VERSION;
                            25634 ; 130  |        
                            25635 ; 131  |    DWORD   Version;        
                            25636 ; 132  |
                            25637 ; 133  |} SYSTEM_VERSION;
                            25638 ; 134  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 424

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25639 ; 135  |
                            25640 ; 136  |#endif // #ifndef _DDILDL_DEFS_H
                            25641 
                            25643 
                            25644 ; 62   |
                            25645 ; 63   |///////////////////////////////////////////////////////////////////////////////
                            25646 ; 64   |// Prototypes
                            25647 ; 65   |// Note that these are prototypes for the highest level access to the DDI.
                            25648 ; 66   |//  The LDL steering mechanism converts the wLogMediaNumber & wLogDriveNumber
                            25649 ; 67   |//  parameters & passes pointers to the media/drive desctriptrs to the DDIs.
                            25650 ; 68   |///////////////////////////////////////////////////////////////////////////////
                            25651 ; 69   |RETCODE _reentrant MediaInit(WORD wLogMediaNumber);
                            25652 ; 70   |RETCODE _reentrant MediaAllocate(WORD wLogMediaNumber,
                            25653 
                            25661 
                            25662 ; 71   |    P_MEDIA_ALLOCATION_TABLE pMediaTable);
                            25663 ; 72   |RETCODE _reentrant MediaDiscoverAllocation(WORD wLogMediaNumber);
                            25664 ; 73   |RETCODE _reentrant MediaGetMediaTable(WORD wLogMediaNumber,
                            25665 ; 74   |    P_MEDIA_ALLOCATION_TABLE *pMediaTable);
                            25666 ; 75   |RETCODE _reentrant MediaGetInfo(WORD wLogMediaNumber, LOGICAL_MEDIA_INFO Type,
                            25667 
                            25681 
                            25682 ; 76   |    void * _Y pInfo);
                            25683 ; 77   |RETCODE _reentrant MediaErase(WORD wLogMediaNumber, WORD wMagicNumber);
                            25684 ; 78   |
                            25685 ; 79   |RETCODE _reentrant DriveInit(WORD wLogDriveNumber);
                            25686 ; 80   |RETCODE _reentrant DriveGetInfo(WORD wLogDriveNumber, LOGICAL_DRIVE_INFO Type,
                            25687 
                            25705 
                            25706 ; 81   |    void * pInfo);
                            25707 ; 82   |RETCODE _reentrant DriveSetInfo(WORD wLogDriveNumber, LOGICAL_DRIVE_INFO Type,
                            25708 ; 83   |    void * pInfo);
                            25709 ; 84   |RETCODE _reentrant DriveReadSector(WORD wLogDriveNumber, DWORD dwSectorNumber,
                            25710 
                            25714 
                            25715 ; 85   |    P_SECTOR_BUFFER pSectorData);
                            25716 ; 86   |RETCODE _reentrant DriveWriteSector(WORD wLogDriveNumber, DWORD dwSectorNumber,
                            25717 ; 87   |    P_SECTOR_BUFFER pSectorData);
                            25718 ; 88   |RETCODE _reentrant DriveMultiWriteSetup(WORD wLogDriveNumber,
                            25719 ; 89   |    DWORD dwStartSectorNumber, WORD wSectorCount,
                            25720 
                            25725 
                            25726 ; 90   |    MULTI_WRITE_CALLBACK_FUNCTION pCallBackFunction);
                            25727 ; 91   |RETCODE _reentrant DriveMultiWriteSector(WORD wLogDriveNumber,
                            25728 ; 92   |    P_SECTOR_BUFFER pSectorData, LONG lCallBackPassThru);
                            25729 ; 93   |RETCODE _reentrant DriveErase(WORD wLogDriveNumber, WORD wMagicNumber);
                            25730 ; 94   |RETCODE _reentrant DriveFlush(WORD wDriveNumber);
                            25731 ; 95   |
                            25732 ; 96   |RETCODE DdiInitAll(void);
                            25733 ; 97   |
                            25734 ; 98   |
                            25735 ; 99   |#endif // #ifndef _DDILDL_H
                            25736 
                            25738 
                            25739 ; 13   |#include "sectordef.h"
                            25740 
                            25742 
                            25743 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25744 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            25745 ; 3    |//
                            25746 ; 4    |// Filename:     sectordef.h
                            25747 ; 5    |// Description:  Contains structs, prototypes, equates for the NAND Hal & other 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 425

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25748 ; 6    |//               routines.
                            25749 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            25750 ; 8    |
                            25751 ; 9    |#ifndef _SECTORDEF_H
                            25752 ; 10   |#define _SECTORDEF_H
                            25753 ; 11   |
                            25754 ; 12   |    #define RAM_SECTOR_TOTAL_SIZE                 (528)
                            25755 ; 13   |    #define RAM_SECTOR_DATA_SIZE                  (512)
                            25756 ; 14   |    #define RAM_SECTOR_REDUNDANT_SIZE             (16)
                            25757 ; 15   |
                            25758 ; 16   |
                            25759 ; 17   |    #define MMC_SECTOR_TOTAL_SIZE                 (528)
                            25760 ; 18   |    #define MMC_SECTOR_DATA_SIZE                  (512)
                            25761 ; 19   |    #define MMC_SECTOR_REDUNDANT_SIZE             (16)
                            25762 ; 20   |
                            25763 ; 21   |
                            25764 ; 22   |    #define SSFDC_SECTOR_TOTAL_SIZE                 (528)
                            25765 ; 23   |    #define SSFDC_SECTOR_DATA_SIZE                  (512)
                            25766 ; 24   |    #define SSFDC_SECTOR_REDUNDANT_SIZE             (16)
                            25767 ; 25   |
                            25768 ; 26   | // Define large sector macros as small ones so sdk3.x fits in ram and mtp with small 
                            25769 ; 27   | // sector flash gets the performance boosts from optimized nand timings, etc. 
                            25770 ; 28   | // TOVERIFY: Comment out the next macro def when you want large sector support as 
                            25771 ; 29   | // in sdk2.6 and you can find the free data RAM. Or uncomment if you want to save data ra
                                  m
                            25772 ; 30   | // and only support 512 byte sectors and their associated flash types. 
                            25773 ; 31   |//#define LARGE_SECTOR_DEFS_AS_SMALL_SECTOR
                            25774 ; 32   |#ifdef LARGE_SECTOR_DEFS_AS_SMALL_SECTOR 
                            25775 ; 33   |    #define LARGE_SECTOR_TOTAL_SIZE                 (528)
                            25776 ; 34   |    #define LARGE_SECTOR_DATA_SIZE                  (512)
                            25777 ; 35   |    #define LARGE_SECTOR_REDUNDANT_SIZE             (16)
                            25778 ; 36   |#else
                            25779 ; 37   |    // Real large sector defines to use when large sector flash support is desired.
                            25780 ; 38   |    #define LARGE_SECTOR_TOTAL_SIZE                 (2112)
                            25781 ; 39   |    #define LARGE_SECTOR_DATA_SIZE                  (2048)
                            25782 ; 40   |    #define LARGE_SECTOR_REDUNDANT_SIZE             (64)
                            25783 ; 41   |#endif
                            25784 ; 42   |    
                            25785 ; 43   |    // round up to the nearest WORD, then add one to pad for the ECC DMA bug
                            25786 ; 44   |    #define SECTOR_BUFFER_ALLOC_SIZE(a)             (((a+2)/3)+1)
                            25787 ; 45   |
                            25788 ; 46   |
                            25789 ; 47   |    // These are moved here from chkdsk.h     TOVERIFY. 
                            25790 ; 48   |    #define SEC_512_BYTES_PER_SECTOR                        SSFDC_SECTOR_DATA_SIZE
                            25791 ; 49   |        #define SEC_512_BYTES_TOTAL_SIZE                                                SS
                                  FDC_SECTOR_TOTAL_SIZE
                            25792 ; 50   |        #define SEC_512_WORDS_TOTAL_SIZE                                                17
                                  6
                            25793 ; 51   |    #define SEC_512_BYTES_CLUSTER_ENTRY_PER_SECTOR_SHIFT    12
                            25794 ; 52   |    #define SEC_512_BYTES_DIR_REC_PER_SECTOR                16
                            25795 ; 53   |    #define SEC_512_BYTES_WORDS_PER_SECTOR                  177
                            25796 ; 54   |    #define SEC_2K_BYTES_PER_SECTOR                         LARGE_SECTOR_DATA_SIZE
                            25797 ; 55   |        #define SEC_2K_BYTES_TOTAL_SIZE                                                 LA
                                  RGE_SECTOR_TOTAL_SIZE
                            25798 ; 56   |    #define SEC_2K_BYTES_CLUSTER_ENTRY_PER_SECTOR_SHIFT     12
                            25799 ; 57   |    #define SEC_2K_BYTES_DIR_REC_PER_SECTOR                 64
                            25800 ; 58   |    #define SEC_2K_BYTES_WORDS_PER_SECTOR                   705
                            25801 ; 59   |    #define SEC_2K_BYTES_WORDS_PER_SECTOR_NO_RA             683
                            25802 ; 60   |
                            25803 ; 61   |    // Next 5 lines imported from nandsystemdrivewritesector.c
                            25804 ; 62   |    #define RA_ATTR_MEMORY_OFFSET           682
                            25805 ; 63   |    #define NUMBER_OF_WORDS_IN_512BYTES     171
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 426

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25806 ; 64   |    #define NUM_ECC_DATA_IN_WORDS           3
                            25807 ; 65   |    #define SEC_512_WORD1_RA_SWAP           171
                            25808 ; 66   |    #define SEC_512_WORD2_RA_SWAP           173
                            25809 ; 67   |
                            25810 ; 68   |#endif  // _SECTORDEF_H
                            25811 ; 69   |
                            25812 
                            25814 
                            25815 ; 14   |
                            25816 ; 15   |typedef struct {
                            25817 ; 16   |    DWORD    dwSectNumber;          // Current Sector Loaded in Buffer
                            25818 ; 17   |    P_SECTOR_BUFFER pSectBuffer;    // Pointer to the sector buffer
                            25819 ; 18   |} Struct_Buffer_Sector_Desc, * pStruct_Buffer_Sector_Desc;
                            25820 ; 19   |
                            25821 ; 20   |#define SECTOR_DATA_SIZE_IN_BYTES           (510)  // Number of valid data bytes before pa
                                  dding
                            25822 ; 21   |
                            25823 ; 22   |#ifdef READ_ONLY_THE_RESOURCE
                            25824 ; 23   |    #define SECTOR_BUFFER_SIZE              (SECTOR_BUFFER_ALLOC_SIZE(SSFDC_SECTOR_TOTAL_S
                                  IZE))
                            25825 ; 24   |#else
                            25826 ; 25   |    #define SECTOR_BUFFER_SIZE              (SECTOR_BUFFER_ALLOC_SIZE(SSFDC_SECTOR_TOTAL_S
                                  IZE)+9)      // The extra 27 bytes here is for extra ECC data needed
                            25827 ; 26   |#endif
                            25828 ; 27   |// Player index cache enabled saves ~400 mseconds of intersong delay. 
                            25829 ; 28   |#ifdef STMP_BUILD_PLAYER
                            25830 ; 29   |        // This number selected based on profiling (8/17/2005)
                            25831 ; 30   |        #define RESOURCE_INDEX_CACHE_SIZE           (128)   
                            25832 ; 31   |#else //MTP                                             
                            25833 ; 32   |         // This number selected based on profiling (8/17/2005)                           
                                                  
                            25834 ; 33   |        #define RESOURCE_INDEX_CACHE_SIZE           (75)
                            25835 ; 34   |#endif
                            25836 ; 35   |
                            25837 ; 36   |
                            25838 ; 37   |#if RESOURCE_INDEX_CACHE_SIZE > 0
                            25839 ; 38   |        #define ENABLE_RESOURCE_INDEX_CACHE (1)
                            25840 ; 39   |#else
                            25841 ; 40   |        #define ENABLE_RESOURCE_INDEX_CACHE (0)
                            25842 ; 41   |#endif
                            25843 ; 42   |
                            25844 ; 43   |extern RETCODE _reentrant DriveReadSector(WORD wLogDriveNumber, DWORD dwSectorNumber,
                            25845 ; 44   |        P_SECTOR_BUFFER pSectorData);
                            25846 ; 45   |extern RETCODE _reentrant DriveGetInfo(WORD wLogDriveNumber, LOGICAL_DRIVE_INFO Type,
                            25847 ; 46   |        void * pInfo);
                            25848 ; 47   |
                            25849 ; 48   |RETCODE _reentrant ResourceFileRead(DWORD dwStartPos, WORD wNumBytesToRead, void * pwBuffe
                                  r, WORD MemSpaceDest);
                            25850 ; 49   |
                            25851 ; 50   |void _reentrant CloseResourceDrive(void);
                            25852 ; 51   |
                            25853 ; 52   |RETCODE _reentrant CopyWords(WORD wNumWordsToCopy, void * pDest, WORD SECTOR_BUFFER_MEM * 
                                  pSrc,
                            25854 ; 53   |                        WORD wMemSpaceDest);
                            25855 ; 54   |
                            25856 ; 55   |void _reentrant CopyWordsFromSectorBufToY(WORD wNumWordsToCopy, WORD _Y * pDest,
                            25857 ; 56   |                WORD SECTOR_BUFFER_MEM * pSrc);
                            25858 ; 57   |void _reentrant CopyWordsFromSectorBufToX(WORD wNumWordsToCopy, WORD _X * pDest,
                            25859 ; 58   |                WORD SECTOR_BUFFER_MEM * pSrc);
                            25860 ; 59   |void _reentrant CopyWordsFromSectorBufToP(WORD wNumWordsToCopy, WORD _P * pDest,
                            25861 ; 60   |                WORD SECTOR_BUFFER_MEM * pSrc);
                            25862 ; 61   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 427

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25863 ; 62   |#endif
                            25864 ; 63   |/* EOF */
                            25865 ; 64   |
                            25866 
                            25868 
                            25869 ; 49   |#include "playlist3.h"
                            25870 
                            25872 
                            25873 ; 1    |#ifndef _PLAYLIST3_H
                            25874 ; 2    |#define _PLAYLIST3_H
                            25875 ; 3    |#include "playlist.h"
                            25876 
                            25878 
                            25879 ; 1    |#ifndef PLAYLIST_H
                            25880 ; 2    |#define PLAYLIST_H
                            25881 ; 3    |
                            25882 ; 4    |#include "types.h"
                            25883 ; 5    |
                            25884 ; 6    |typedef struct {
                            25885 ; 7    |    WORD    m_wTrack;                       
                            25886 ; 8    |    WORD    m_wDeviceID;
                            25887 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            25888 ; 10   |    _packed BYTE *m_pFilename;
                            25889 ; 11   |} SONGFILEINFO;
                            25890 ; 12   |
                            25891 ; 13   |#define PLAYLIST_SUCCESS                                0
                            25892 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            25893 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            25894 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            25895 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            25896 ; 18   |#define PLAYLIST_REBUILD                5
                            25897 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            25898 ; 20   |
                            25899 ; 21   |
                            25900 ; 22   |#ifdef  USE_PLAYLIST1
                            25901 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            25902 ; 24   |#endif
                            25903 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            25904 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            25905 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            25906 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            25907 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            25908 ; 30   |#ifdef USE_PLAYLIST1
                            25909 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            25910 ; 32   |#endif
                            25911 ; 33   |
                            25912 ; 34   |#endif 
                            25913 
                            25915 
                            25916 ; 4    |#include "playlist3internal.h"
                            25917 
                            25919 
                            25920 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            25921 ; 2    |#define __PLAYLIST3INTERNAL_H
                            25922 ; 3    |
                            25923 ; 4    |#include "project.h"
                            25924 
                            25926 
                            25927 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            25928 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 428

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25929 ; 3    |//  Filename: project.inc
                            25930 ; 4    |//  Description: 
                            25931 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            25932 ; 6    |
                            25933 ; 7    |#if (!defined(_PROJECT_INC))
                            25934 ; 8    |#define _PROJECT_INC 1
                            25935 ; 9    |
                            25936 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            25937 ; 11   |#include "hwequ.h"
                            25938 ; 12   |#else 
                            25939 ; 13   |//include "regscodec.inc"
                            25940 ; 14   |#endif
                            25941 ; 15   |
                            25942 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            25943 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            25944 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            25945 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            25946 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            25947 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            25948 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            25949 ; 23   |
                            25950 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            25951 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            25952 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            25953 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            25954 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            25955 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            25956 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            25957 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            25958 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            25959 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            25960 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            25961 ; 35   |
                            25962 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            25963 ; 37   |// MEDIA DEFINITIONS
                            25964 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            25965 ; 39   |
                            25966 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            25967 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            25968 ; 42   |#if defined(NAND1)
                            25969 ; 43   |#define SM_INTERNAL_CHIPS 1
                            25970 ; 44   |#else 
                            25971 ; 45   |#if defined(NAND2)
                            25972 ; 46   |#define SM_INTERNAL_CHIPS 2
                            25973 ; 47   |#else 
                            25974 ; 48   |#if defined(NAND3)
                            25975 ; 49   |#define SM_INTERNAL_CHIPS 3
                            25976 ; 50   |#else 
                            25977 ; 51   |#if defined(NAND4)
                            25978 ; 52   |#define SM_INTERNAL_CHIPS 4
                            25979 ; 53   |#else 
                            25980 ; 54   |#define SM_INTERNAL_CHIPS 1
                            25981 ; 55   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 429

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25982 ; 56   |#endif
                            25983 ; 57   |#endif
                            25984 ; 58   |#endif
                            25985 ; 59   |
                            25986 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            25987 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            25988 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            25989 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            25990 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            25991 ; 65   |//*** comment out if active high ****
                            25992 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            25993 ; 67   |
                            25994 ; 68   |#if defined(SMEDIA)
                            25995 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            25996 ; 70   |#define NUM_SM_EXTERNAL 1
                            25997 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            25998 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            25999 ; 73   |#else 
                            26000 ; 74   |#if defined(MMC)
                            26001 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            26002 ; 76   |#define NUM_SM_EXTERNAL 0
                            26003 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            26004 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            26005 ; 79   |#else 
                            26006 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            26007 ; 81   |#define NUM_SM_EXTERNAL 0
                            26008 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            26009 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            26010 ; 84   |#endif
                            26011 ; 85   |#endif
                            26012 ; 86   |
                            26013 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            26014 ; 88   |// Mass Storage Class definitions
                            26015 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            26016 ; 90   |// Set to 0 if Composite Device build is desired.    
                            26017 ; 91   |#define MULTI_LUN_BUILD 1   
                            26018 ; 92   |
                            26019 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            26020 ; 94   |//  SCSI
                            26021 ; 95   |#if (MULTI_LUN_BUILD==0)
                            26022 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            26023 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            26024 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            26025 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            26026 ; 100  |  #else
                            26027 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            26028 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            26029 ; 103  |  #endif
                            26030 ; 104  |#else
                            26031 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            26032 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            26033 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            26034 ; 108  |  #else
                            26035 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            26036 ; 110  |  #endif
                            26037 ; 111  |#endif
                            26038 ; 112  |
                            26039 ; 113  |
                            26040 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            26041 ; 115  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 430

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26042 ; 116  |
                            26043 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            26044 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            26045 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            26046 ; 120  |#ifdef MMC
                            26047 ; 121  |#ifdef MTP_BUILD
                            26048 ; 122  |// --------------------
                            26049 ; 123  |// MTP and MMC
                            26050 ; 124  |// --------------------
                            26051 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            26052 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            26053 ; 127  |#else  // ifndef MTP_BUILD
                            26054 ; 128  |#ifdef STMP_BUILD_PLAYER
                            26055 ; 129  |// --------------------
                            26056 ; 130  |// Player and MMC
                            26057 ; 131  |// --------------------
                            26058 ; 132  |#else
                            26059 ; 133  |// --------------------
                            26060 ; 134  |// USBMSC and MMC
                            26061 ; 135  |// --------------------
                            26062 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            26063 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            26064 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            26065 ; 139  |#endif // ifdef MTP_BUILD
                            26066 ; 140  |#else  // ifndef MMC
                            26067 ; 141  |#ifdef MTP_BUILD
                            26068 ; 142  |// --------------------
                            26069 ; 143  |// MTP and NAND only
                            26070 ; 144  |// --------------------
                            26071 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            26072 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            26073 ; 147  |#else  // ifndef MTP_BUILD
                            26074 ; 148  |#ifdef STMP_BUILD_PLAYER
                            26075 ; 149  |// --------------------
                            26076 ; 150  |// Player and NAND only
                            26077 ; 151  |// --------------------
                            26078 ; 152  |#else
                            26079 ; 153  |// --------------------
                            26080 ; 154  |// USBMSC and NAND only
                            26081 ; 155  |// --------------------
                            26082 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            26083 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            26084 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            26085 ; 159  |#endif // ifdef MTP_BUILD
                            26086 ; 160  |#endif // ifdef MMC 
                            26087 ; 161  |
                            26088 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            26089 ; 163  |#if (defined(MTP_BUILD))
                            26090 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            26091 ; 165  |
                            26092 ; 166  |////!
                            26093 ; 167  |////! This varible holds the watchdog count for the store flush.
                            26094 ; 168  |////!
                            26095 ; 169  |///
                            26096 ; 170  |#include <types.h>
                            26097 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            26098 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            26099 ; 173  |#endif
                            26100 ; 174  |
                            26101 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            26102 ; 176  |// These are needed here for Mass Storage Class
                            26103 ; 177  |// Needs to be cleaned up
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 431

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26104 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            26105 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            26106 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            26107 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            26108 ; 182  |
                            26109 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            26110 ; 184  |
                            26111 ; 185  |#endif
                            26112 ; 186  |
                            26113 ; 187  |
                            26114 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            26115 ; 189  |// SmartMedia/NAND defs
                            26116 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            26117 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            26118 ; 192  |
                            26119 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            26120 ; 194  |// Sysloadresources defs
                            26121 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            26122 ; 196  |
                            26123 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            26124 ; 198  |// MMC defs
                            26125 ; 199  |#define MMC_MAX_PARTITIONS 1
                            26126 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            26127 ; 201  |
                            26128 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            26129 ; 203  |// SPI defs
                            26130 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            26131 ; 205  |
                            26132 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            26133 ; 207  |// Global media defs
                            26134 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            26135 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            26136 ; 210  |
                            26137 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            26138 ; 212  |// DO NOT CHANGE THESE!!!
                            26139 ; 213  |#define SM_MAX_PARTITIONS 4
                            26140 ; 214  |#define MAX_HANDLES 2
                            26141 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            26142 ; 216  |
                            26143 ; 217  |
                            26144 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            26145 ; 219  |// Battery LRADC Values 
                            26146 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            26147 ; 221  |// brownout trip point in mV (moved by RS)
                            26148 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            26149 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            26150 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            26151 ; 225  |//     audio recording to media.
                            26152 ; 226  |#define BATT_SAFETY_MARGIN 10
                            26153 ; 227  |
                            26154 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            26155 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            26156 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            26157 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            26158 ; 232  |
                            26159 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            26160 ; 234  |
                            26161 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 432

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26162 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            26163 ; 237  |#if (!defined(CLCD))
                            26164 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            26165 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            26166 ; 240  |#else 
                            26167 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            26168 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            26169 ; 243  |#endif
                            26170 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            26171 ; 245  |
                            26172 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            26173 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            26174 ; 248  |// See mp3 encoder overlay.
                            26175 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            26176 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            26177 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            26178 ; 252  |
                            26179 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            26180 ; 254  |// Voice recording filenames
                            26181 ; 255  |// number of digits in filename Vxxx.wav
                            26182 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            26183 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            26184 ; 258  |
                            26185 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            26186 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            26187 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            26188 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            26189 ; 263  |#if defined(DEVICE_3500)
                            26190 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            26191 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            26192 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            26193 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            26194 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            26195 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            26196 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            26197 ; 271  |
                            26198 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            26199 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            26200 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            26201 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            26202 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            26203 ; 277  |
                            26204 ; 278  |#else 
                            26205 ; 279  |// STMP3410
                            26206 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            26207 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            26208 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            26209 ; 283  |#endif
                            26210 ; 284  |
                            26211 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            26212 ; 286  |// Number of available soft timers
                            26213 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            26214 ; 288  |#if defined(SYNC_LYRICS)
                            26215 ; 289  |#define SOFT_TIMERS 10
                            26216 ; 290  |#else 
                            26217 ; 291  |#if defined(JPEG_DECODER)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 433

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26218 ; 292  |#define SOFT_TIMERS 10
                            26219 ; 293  |#else 
                            26220 ; 294  |#define SOFT_TIMERS 9
                            26221 ; 295  |#endif
                            26222 ; 296  |#endif
                            26223 ; 297  |
                            26224 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            26225 ; 299  |//  sizes
                            26226 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            26227 ; 301  |#if defined(MMC)
                            26228 ; 302  |#if defined(USE_PLAYLIST5)
                            26229 ; 303  |#define MENU_STACK_SIZE 1500
                            26230 ; 304  |#else 
                            26231 ; 305  |#define MENU_STACK_SIZE 1250
                            26232 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            26233 ; 307  |#else 
                            26234 ; 308  |#if defined(USE_PLAYLIST5)
                            26235 ; 309  |#define MENU_STACK_SIZE 1500
                            26236 ; 310  |#else 
                            26237 ; 311  |#define MENU_STACK_SIZE 1250
                            26238 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            26239 ; 313  |#endif //if @def('MMC')
                            26240 ; 314  |
                            26241 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            26242 ; 316  |// 
                            26243 ; 317  |#define STACK_L1_SIZE 750
                            26244 ; 318  |#define STACK_L2_SIZE 100
                            26245 ; 319  |#define STACK_L3_SIZE 160
                            26246 ; 320  |
                            26247 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            26248 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            26249 ; 323  |// is ok with switching code.
                            26250 ; 324  |#if defined(MTP_BUILD)
                            26251 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            26252 ; 326  |#endif
                            26253 ; 327  |
                            26254 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            26255 ; 329  |// maximum number of nested funclets 
                            26256 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            26257 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            26258 ; 332  |
                            26259 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            26260 ; 334  |//    LCD DEFINITIONS
                            26261 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            26262 ; 336  |
                            26263 ; 337  |#define SPACE_CHAR 0x000020          
                            26264 ; 338  |#define ZERO_CHAR 0x000030
                            26265 ; 339  |#define COLON_CHAR 0x00003A
                            26266 ; 340  |#define PERIOD_CHAR 0x00002E
                            26267 ; 341  |
                            26268 ; 342  |#if (defined(S6B33B0A_LCD))
                            26269 ; 343  |#define LCD_X_SIZE 128
                            26270 ; 344  |#define LCD_Y_SIZE 159
                            26271 ; 345  |#endif
                            26272 ; 346  |
                            26273 ; 347  |#if (defined(SED15XX_LCD))
                            26274 ; 348  |#define LCD_X_SIZE 128
                            26275 ; 349  |#define LCD_Y_SIZE 64
                            26276 ; 350  |#endif
                            26277 ; 351  |
                            26278 ; 352  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 434

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26279 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            26280 ; 354  |//   Details on Customizing Contrast
                            26281 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            26282 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            26283 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            26284 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            26285 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            26286 ; 360  |//   unless the ezact sequence is remembered.
                            26287 ; 361  |//   To find out what range your player supports: 
                            26288 ; 362  |//   change these equs to full range or comment out (full range is default)
                            26289 ; 363  |//;;;;;;
                            26290 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            26291 ; 365  |// recommended calibration using player -- uncomment 
                            26292 ; 366  |//;;;;;;
                            26293 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            26294 ; 368  |////////////////////////////
                            26295 ; 369  |#if (defined(DEMO_HW))
                            26296 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            26297 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            26298 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            26299 ; 373  |#else 
                            26300 ; 374  |
                            26301 ; 375  |#if (defined(S6B33B0A_LCD))
                            26302 ; 376  |#define LCD_MAX_CONTRAST 210
                            26303 ; 377  |#define LCD_MIN_CONTRAST 160    
                            26304 ; 378  |#endif
                            26305 ; 379  |
                            26306 ; 380  |#if (defined(SED15XX_LCD))
                            26307 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            26308 ; 382  |// Engineering board regs support range [17-37].
                            26309 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            26310 ; 384  |//   One default contrast range [24-42] works for both.
                            26311 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            26312 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            26313 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            26314 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            26315 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            26316 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            26317 ; 391  |
                            26318 ; 392  |#if (defined(NEWSHINGYIH))
                            26319 ; 393  |#define LCD_MAX_CONTRAST 250
                            26320 ; 394  |#define LCD_MIN_CONTRAST 0
                            26321 ; 395  |#else 
                            26322 ; 396  |//-----
                            26323 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            26324 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            26325 ; 399  |#define LCD_MAX_CONTRAST 250
                            26326 ; 400  |#define LCD_MIN_CONTRAST 0
                            26327 ; 401  |
                            26328 ; 402  |//=====
                            26329 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            26330 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            26331 ; 405  |//LCD_MAX_CONTRAST equ 42
                            26332 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            26333 ; 407  |
                            26334 ; 408  |#endif
                            26335 ; 409  |#endif
                            26336 ; 410  |
                            26337 ; 411  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 435

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26338 ; 412  |
                            26339 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            26340 ; 414  |// The default value of the lcd contrast in % of range
                            26341 ; 415  |//   the default value is used when no settings.dat is available
                            26342 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            26343 ; 417  |
                            26344 ; 418  |#if (defined(S6B33B0A_LCD))
                            26345 ; 419  |// 60% of range is default value
                            26346 ; 420  |#define DEFAULT_CONTRAST 50 
                            26347 ; 421  |#endif
                            26348 ; 422  |
                            26349 ; 423  |#if (defined(SED15XX_LCD))
                            26350 ; 424  |// % of range is default value (was 60%)
                            26351 ; 425  |#define DEFAULT_CONTRAST 50 
                            26352 ; 426  |#endif
                            26353 ; 427  |
                            26354 ; 428  |
                            26355 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            26356 ; 430  |// make lower when doing calibration
                            26357 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            26358 ; 432  |
                            26359 ; 433  |
                            26360 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            26361 ; 435  |// For FFWD and RWND
                            26362 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            26363 ; 437  |#define SECONDS_TO_SKIP 1
                            26364 ; 438  |#define SECONDS_TO_SKIP1 3
                            26365 ; 439  |#define SECONDS_TO_SKIP2 6
                            26366 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            26367 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            26368 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26369 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            26370 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26371 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            26372 ; 446  |
                            26373 ; 447  |// For audible FFW/RWD
                            26374 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            26375 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            26376 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            26377 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            26378 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26379 ; 453  |#define LEVEL1_BOUNDARY 17 
                            26380 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26381 ; 455  |#define LEVEL2_BOUNDARY 33 
                            26382 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26383 ; 457  |#define LEVEL3_BOUNDARY 50 
                            26384 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            26385 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            26386 ; 460  |// Short Song Time, songs too short to play.
                            26387 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            26388 ; 462  |
                            26389 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            26390 ; 464  |// MP3 Sync Values
                            26391 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            26392 ; 466  |// # bytes to look for sync before marking it bad
                            26393 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            26394 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            26395 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            26396 ; 470  |// once we have sync'd, the isr should be called this frequently
                            26397 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            26398 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            26399 ; 473  |#define MP3_DECODERISR_SLOW 50000 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 436

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26400 ; 474  |
                            26401 ; 475  |
                            26402 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            26403 ; 477  |//// Multi-Stage Volume Control Definitions
                            26404 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            26405 ; 479  |//// Use Multi-Stage Volume
                            26406 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            26407 ; 481  |
                            26408 ; 482  |//// Master Volume definitions
                            26409 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            26410 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            26411 ; 485  |
                            26412 ; 486  |//// DAC-Mode definitions
                            26413 ; 487  |//// Adjusts 0dB point
                            26414 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            26415 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            26416 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            26417 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            26418 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            26419 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            26420 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            26421 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            26422 ; 496  |
                            26423 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            26424 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            26425 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            26426 ; 500  |
                            26427 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            26428 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            26429 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            26430 ; 504  |
                            26431 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            26432 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            26433 ; 507  |
                            26434 ; 508  |
                            26435 ; 509  |//// Line In definitions (used for Line-In 1)
                            26436 ; 510  |//// 0dB point of the Line In
                            26437 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            26438 ; 512  |//// Minimum volume of Line In
                            26439 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            26440 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            26441 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            26442 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            26443 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            26444 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            26445 ; 519  |
                            26446 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            26447 ; 521  |//// 0dB point of the Line In
                            26448 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            26449 ; 523  |//// Minimum volume of Line In
                            26450 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            26451 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            26452 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            26453 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 437

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26454 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            26455 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            26456 ; 530  |
                            26457 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            26458 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            26459 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            26460 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            26461 ; 535  |
                            26462 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            26463 ; 537  |////
                            26464 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            26465 ; 539  |////
                            26466 ; 540  |///
                            26467 ; 541  |#include <types.h>
                            26468 ; 542  |extern volatile WORD g_wActivityState;
                            26469 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            26470 ; 544  |
                            26471 ; 545  |void _reentrant Init5VSense(void);
                            26472 ; 546  |void _reentrant ServiceDCDC(void);
                            26473 ; 547  |
                            26474 ; 548  |////////////////////////////////////////////////////////////////////////////
                            26475 ; 549  |//// JPEG Thumbnail Mode Setting
                            26476 ; 550  |//// number of column in thumbnail mode
                            26477 ; 551  |#define THUMBNAIL_X 2           
                            26478 ; 552  |//// number of row in  thumbnail mode
                            26479 ; 553  |#define THUMBNAIL_Y 2           
                            26480 ; 554  |//// thumbnail boundary offset x
                            26481 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            26482 ; 556  |//// thumbnail boundary offset y
                            26483 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            26484 ; 558  |
                            26485 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            26486 ; 560  |
                            26487 
                            26489 
                            26490 ; 5    |
                            26491 ; 6    |#include "filesystem.h"
                            26492 
                            26494 
                            26495 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            26496 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            26497 ; 3    |//
                            26498 ; 4    |//  File        : FileSystem.h
                            26499 ; 5    |//  Description : Header File for File System
                            26500 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            26501 ; 7    |
                            26502 ; 8    |#ifndef _FILESYSTEM_H
                            26503 ; 9    |#define _FILESYSTEM_H
                            26504 ; 10   |
                            26505 ; 11   |#include "types.h"
                            26506 ; 12   |
                            26507 ; 13   |
                            26508 ; 14   |// File attributes
                            26509 ; 15   |#ifndef _FS_ATTRIBUTES
                            26510 ; 16   |#define _FS_ATTRIBUTES
                            26511 ; 17   |#define READ        1
                            26512 ; 18   |#define WRITE       2
                            26513 ; 19   |#define WRITE_PLUS  3
                            26514 ; 20   |#define APPEND      4
                            26515 ; 21   |#define TRUNCATE    8
                            26516 ; 22   |#define CREATE      16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 438

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26517 ; 23   |#endif
                            26518 ; 24   |
                            26519 ; 25   |//#ifndef FAT12
                            26520 ; 26   |//#define FAT12   1
                            26521 ; 27   |//#endif
                            26522 ; 28   |//
                            26523 ; 29   |#ifndef FAT16
                            26524 ; 30   |#define FAT16   2
                            26525 ; 31   |#endif
                            26526 ; 32   |
                            26527 ; 33   |#define MEM_SPACE_P 0x100000
                            26528 ; 34   |#define MEM_SPACE_Y 0x400000
                            26529 ; 35   |#define MEM_SPACE_X 0x800000
                            26530 ; 36   |
                            26531 ; 37   |#define FILE_SYS_MODE_READ  0
                            26532 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            26533 ; 39   | 
                            26534 ; 40   |#define ATTR_READ_ONLY      0x01
                            26535 ; 41   |#define ATTR_HIDDEN         0x02
                            26536 ; 42   |#define ATTR_SYSTEM         0x04
                            26537 ; 43   |#define ATTR_VOLUME_ID      0x08
                            26538 ; 44   |#define ATTR_DIRECTORY      0x10
                            26539 ; 45   |#define ATTR_ARCHIVE        0x20
                            26540 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            26541 ; 47   |
                            26542 ; 48   |#define SEEK_SET           -1
                            26543 ; 49   |#define SEEK_CUR            0
                            26544 ; 50   |#define SEEK_END            1
                            26545 ; 51   |
                            26546 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            26547 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            26548 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            26549 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            26550 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            26551 ; 57   |
                            26552 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            26553 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            26554 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            26555 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            26556 ; 62   |
                            26557 ; 63   |#define READ_TYPE_NORMAL            0
                            26558 ; 64   |#define READ_TYPE_FAT               1
                            26559 ; 65   |#define READ_TYPE_RAW               2
                            26560 ; 66   |
                            26561 ; 67   |
                            26562 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            26563 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            26564 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            26565 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            26566 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            26567 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            26568 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            26569 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            26570 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            26571 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            26572 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            26573 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            26574 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            26575 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            26576 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            26577 ; 83   |    #endif
                            26578 ; 84   |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 439

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26579 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            26580 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            26581 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            26582 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            26583 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            26584 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            26585 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            26586 ; 92   |    #endif
                            26587 ; 93   |#endif
                            26588 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            26589 ; 95   |
                            26590 ; 96   |
                            26591 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            26592 ; 98   |#define MAX_FILENAME_LENGTH 256
                            26593 ; 99   |#endif
                            26594 ; 100  |
                            26595 ; 101  |typedef struct {
                            26596 ; 102  |    WORD wNumberOfZones;
                            26597 ; 103  |    WORD wSizeInMegaBytes;
                            26598 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            26599 ; 105  |
                            26600 ; 106  |typedef struct {
                            26601 ; 107  |    WORD wBootIdentification;
                            26602 ; 108  |    WORD wStartHeadNumber;
                            26603 ; 109  |    WORD wStartSectorNumber;
                            26604 ; 110  |    WORD wStartCylinderNumber;
                            26605 ; 111  |    WORD wSystemIdentification;
                            26606 ; 112  |    WORD wEndHeadNumber;
                            26607 ; 113  |    WORD wEndSectorNumber;
                            26608 ; 114  |    WORD wEndCylinderNumber;
                            26609 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            26610 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            26611 ; 117  |    WORD wPartitionSizeHigh;
                            26612 ; 118  |    WORD wPartitionSizeLow;
                            26613 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            26614 ; 120  |
                            26615 ; 121  |typedef struct {
                            26616 ; 122  |    WORD wWord0;
                            26617 ; 123  |    WORD wWord1;
                            26618 ; 124  |    WORD wWord2;
                            26619 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            26620 ; 126  |
                            26621 ; 127  |typedef struct {
                            26622 ; 128  |    WORD wWord0;
                            26623 ; 129  |    WORD wWord1;
                            26624 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            26625 ; 131  |
                            26626 ; 132  |typedef struct {
                            26627 ; 133  |    WORD wWord0;
                            26628 ; 134  |    WORD wWord1;
                            26629 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            26630 ; 136  |
                            26631 ; 137  |typedef struct {
                            26632 ; 138  |    WORD wWord0;
                            26633 ; 139  |    WORD wWord1;
                            26634 ; 140  |    WORD wWord2;
                            26635 ; 141  |    WORD wWord3;
                            26636 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            26637 ; 143  |
                            26638 ; 144  |typedef struct {
                            26639 ; 145  |    WORD wWord0;
                            26640 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 440

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26641 ; 147  |
                            26642 ; 148  |typedef struct {
                            26643 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            26644 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            26645 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            26646 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            26647 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            26648 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            26649 ; 155  |   
                            26650 ; 156  |typedef struct {
                            26651 ; 157  |    WORD wPageSizeInBytes;
                            26652 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            26653 ; 159  |    WORD wNumberOfPagesPerBlock;
                            26654 ; 160  |    WORD wNumberOfBlocksPerZone;
                            26655 ; 161  |    WORD wNumberOfZonesInMedia;
                            26656 ; 162  |    WORD wMediaSizeInMBytes;
                            26657 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            26658 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            26659 ; 165  |    WORD wMediaFlagStatus;
                            26660 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            26661 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            26662 ; 168  |    WORD wNumberOfSystemBlocks;
                            26663 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            26664 ; 170  |
                            26665 ; 171  |typedef struct {
                            26666 ; 172  |    WORD wDevice;        
                            26667 ; 173  |    WORD wDirtyBlockFlag;
                            26668 ; 174  |    WORD wCleanTailFlag; 
                            26669 ; 175  |    WORD wLogDOSPage;    
                            26670 ; 176  |    WORD wSrcLogBlock;   
                            26671 ; 177  |    WORD wSrcPhyBlock;   
                            26672 ; 178  |    WORD wDestPhyBlock;  
                            26673 ; 179  |    WORD wStartSrcPage;  
                            26674 ; 180  |    WORD wStartDestPage; 
                            26675 ; 181  |    WORD wPagesToCopy;   
                            26676 ; 182  |    WORD wReplaceBuff;   
                            26677 ; 183  |    WORD wReplaceRdnt;
                            26678 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            26679 ; 185  |        WORD wFirstCount;
                            26680 ; 186  |        WORD wNextCount;
                            26681 ; 187  |        WORD wLastCount;
                            26682 ; 188  |    #endif
                            26683 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            26684 ; 190  |
                            26685 ; 191  |typedef struct {
                            26686 ; 192  |    WORD wWord0;
                            26687 ; 193  |    WORD wWord1;
                            26688 ; 194  |    WORD wWord2;
                            26689 ; 195  |    WORD wWord3;
                            26690 ; 196  |} DIRECTORY_NAME;
                            26691 ; 197  |
                            26692 ; 198  |typedef struct {
                            26693 ; 199  |    WORD wWord0;
                            26694 ; 200  |    WORD wWord1;
                            26695 ; 201  |} DIRECTORY_EXTENSION;
                            26696 ; 202  |
                            26697 ; 203  |typedef struct {
                            26698 ; 204  |    WORD wWord0;
                            26699 ; 205  |    WORD wWord1;
                            26700 ; 206  |} DIRECTORY_SIZE;
                            26701 ; 207  |
                            26702 ; 208  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 441

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26703 ; 209  |    DIRECTORY_NAME Name;
                            26704 ; 210  |    DIRECTORY_EXTENSION Extension;
                            26705 ; 211  |    WORD wAttribute;
                            26706 ; 212  |    WORD wReserved[4];
                            26707 ; 213  |    WORD wCreationTime;
                            26708 ; 214  |    WORD wCreationData;
                            26709 ; 215  |    WORD wFirstCluster;
                            26710 ; 216  |    DIRECTORY_SIZE Size;
                            26711 ; 217  |    WORD wCurrentCluster;
                            26712 ; 218  |    WORD wPointer;
                            26713 ; 219  |    WORD wRecord;
                            26714 ; 220  |    WORD wRd;
                            26715 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            26716 ; 222  |
                            26717 ; 223  |// TODO:  clean this up.  There are two versions.
                            26718 ; 224  |struct FCB
                            26719 ; 225  |{
                            26720 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            26721 ; 227  |    int     m_wReserved;                //3
                            26722 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            26723 ; 229  |    int     m_wAttributes;              //6
                            26724 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            26725 ; 231  |    int     m_wTimeofCreation;          //b
                            26726 ; 232  |    int     m_wDateofCreation;          //c
                            26727 ; 233  |    int     m_wFirstCluster;            //d
                            26728 ; 234  |    int     m_wFileSizeHigh;            //e
                            26729 ; 235  |    int     m_wFileSizeLow;             //f
                            26730 ; 236  |};
                            26731 ; 237  |
                            26732 ; 238  |
                            26733 ; 239  |typedef struct {
                            26734 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            26735 ; 241  |    WORD wFirstClusterParentDirectory;
                            26736 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            26737 ; 243  |    WORD wCurrentRelativeSector;
                            26738 ; 244  |    WORD wNumberOfSectors;
                            26739 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            26740 ; 246  |    WORD wBufferedRecord;
                            26741 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            26742 ; 248  |    WORD * pwPointerToBuffer;
                            26743 ; 249  |    WORD * pwPointerToPath;
                            26744 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            26745 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            26746 ; 252  |
                            26747 ; 253  |typedef struct {
                            26748 ; 254  |    WORD wWord0;
                            26749 ; 255  |    WORD wWord1;
                            26750 ; 256  |    WORD wWord2;
                            26751 ; 257  |    WORD wWord3;
                            26752 ; 258  |} FILE_NAME;
                            26753 ; 259  |
                            26754 ; 260  |typedef struct {
                            26755 ; 261  |    WORD wWord0;
                            26756 ; 262  |    WORD wWord1;
                            26757 ; 263  |} FILE_EXTENSION;
                            26758 ; 264  |
                            26759 ; 265  |typedef struct {
                            26760 ; 266  |    WORD wWord0;
                            26761 ; 267  |    WORD wWord1;
                            26762 ; 268  |} FILE_SIZE;
                            26763 ; 269  |
                            26764 ; 270  |typedef union {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 442

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26765 ; 271  |    struct {
                            26766 ; 272  |        int Read        :1;
                            26767 ; 273  |        int Write       :1;
                            26768 ; 274  |        int Append      :1;
                            26769 ; 275  |        int Truncate    :1;
                            26770 ; 276  |        int Create      :1;
                            26771 ; 277  |        int Rsrv        :3;
                            26772 ; 278  |        int Mode        :8;
                            26773 ; 279  |        int Device      :8;
                            26774 ; 280  |    } B;
                            26775 ; 281  |    int I;
                            26776 ; 282  |} FILE_FLAGS;
                            26777 ; 283  |
                            26778 ; 284  |typedef struct {
                            26779 ; 285  |    WORD wWord0;
                            26780 ; 286  |    WORD wWord1;
                            26781 ; 287  |} FILE_BYTE_CURRENT;
                            26782 ; 288  |
                            26783 ; 289  |typedef struct {
                            26784 ; 290  |    FILE_NAME Name;
                            26785 ; 291  |    FILE_EXTENSION Extension;
                            26786 ; 292  |    WORD wAttributes;
                            26787 ; 293  |    WORD wReserved[4];
                            26788 ; 294  |    WORD wCreationTime;
                            26789 ; 295  |    WORD wCreationData;
                            26790 ; 296  |    WORD wFirstCluster;
                            26791 ; 297  |    FILE_SIZE Size;
                            26792 ; 298  |    WORD wCurrentCluster;
                            26793 ; 299  |    WORD wPointer;
                            26794 ; 300  |    WORD wRecord;
                            26795 ; 301  |    WORD wRd;
                            26796 ; 302  |    FILE_FLAGS Flags;
                            26797 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            26798 ; 304  |    WORD wFcbFlagEndOfCx;
                            26799 ; 305  |} FILE_CONTROL_BLOCK;    
                            26800 ; 306  |
                            26801 ; 307  |typedef struct {
                            26802 ; 308  |    WORD wWord0;
                            26803 ; 309  |    WORD wWord1;
                            26804 ; 310  |    WORD wWord2;
                            26805 ; 311  |    WORD wWord3;
                            26806 ; 312  |} VOLUME_LABEL;
                            26807 ; 313  |
                            26808 ; 314  |typedef struct {
                            26809 ; 315  |    WORD wFATPhysicalBlock1;
                            26810 ; 316  |    WORD wFATPhysicalBlock2;
                            26811 ; 317  |    WORD wFATPhysicalBlock3;
                            26812 ; 318  |    WORD wFATPhysicalBlock4;
                            26813 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            26814 ; 320  |
                            26815 ; 321  |typedef struct {
                            26816 ; 322  |    WORD wFATSectorInCache;
                            26817 ; 323  |    WORD wLastClusterFree;
                            26818 ; 324  |    WORD wNumberOfUsedClusters;
                            26819 ; 325  |    WORD wNumberOfFreeClusters;
                            26820 ; 326  |    WORD wNumberOfBadClusters;
                            26821 ; 327  |    WORD wNumberOfReservedClusters;
                            26822 ; 328  |    WORD wControl;
                            26823 ; 329  |    WORD * pwSectorCache;
                            26824 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            26825 ; 331  |} FAT_TABLE;
                            26826 ; 332  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 443

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26827 ; 333  |typedef struct {
                            26828 ; 334  |    WORD wStateMediaTable;
                            26829 ; 335  |    WORD wTypeFs;
                            26830 ; 336  |    WORD wBytesPerSector;
                            26831 ; 337  |    WORD wSectorsPerCluster;
                            26832 ; 338  |    WORD wNumberOfReservedSectors;
                            26833 ; 339  |    WORD wMaximumNumberOfFATs;
                            26834 ; 340  |    WORD wMaxRootDirectoryEntries;
                            26835 ; 341  |    WORD wTotalSectors;
                            26836 ; 342  |    WORD wNumberOfFATSectors;
                            26837 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            26838 ; 344  |    WORD wNumberOfHeads;
                            26839 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            26840 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            26841 ; 347  |    WORD wTotalSectors32MSB;
                            26842 ; 348  |    WORD wTotalSectors32LSB;
                            26843 ; 349  |    WORD wDriverNumber;
                            26844 ; 350  |    WORD wExtendedBootSignature;
                            26845 ; 351  |    WORD wVolumeIDMSB;
                            26846 ; 352  |    WORD wVolumeIDLSB;
                            26847 ; 353  |    VOLUME_LABEL VolumeLabel;
                            26848 ; 354  |    WORD * pwWriteBuffer;
                            26849 ; 355  |    WORD wPrimaryFATRelativeSector;
                            26850 ; 356  |    WORD wSecondaryFATRelativeSector;
                            26851 ; 357  |    WORD wRootDirectoryRelativeSector;
                            26852 ; 358  |    WORD wFirstSectorNumberDataZone;
                            26853 ; 359  |    WORD wMaxNumberOfFATEntries;
                            26854 ; 360  |    WORD wRootDirectorySizeInSectors;
                            26855 ; 361  |    WORD wDataAreaSizeInSectors;
                            26856 ; 362  |} MEDIA_TABLE;
                            26857 ; 363  |
                            26858 ; 364  |typedef struct {
                            26859 ; 365  |    MEDIA_TABLE * pMediaTable;
                            26860 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            26861 ; 367  |    FAT_TABLE * pFATTable;
                            26862 ; 368  |} DEVICE_CONTROL_TABLE;
                            26863 ; 369  |    
                            26864 ; 370  |typedef struct {
                            26865 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            26866 ; 372  |                                        //  to 2-bytes for compatibility with
                            26867 ; 373  |                                        //  older host drivers.
                            26868 ; 374  |    DWORD dwTotalNumberOfSectors;
                            26869 ; 375  |    DWORD dwTotalNumberOfBytes;
                            26870 ; 376  |    WORD wSectorSizeInBytes;
                            26871 ; 377  |} MEDIA_SIZE;
                            26872 ; 378  |
                            26873 ; 379  |typedef struct {
                            26874 ; 380  |    BOOL    bInstalled;
                            26875 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            26876 ; 382  |    DWORD   dwSize;
                            26877 ; 383  |} DATA_DRIVE_PBS_LOC;
                            26878 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            26879 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            26880 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            26881 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            26882 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            26883 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            26884 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            26885 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            26886 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 444

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26887 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            26888 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            26889 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            26890 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            26891 ; 397  |extern  INT FSFreeClusters(INT Device);
                            26892 ; 398  |extern  INT BytesPerCluster(INT Device);
                            26893 ; 399  |
                            26894 ; 400  |
                            26895 ; 401  |
                            26896 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            26897 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            26898 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            26899 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            26900 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            26901 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            26902 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            26903 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            26904 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            26905 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            26906 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            26907 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            26908 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            26909 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            26910 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            26911 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            26912 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            26913 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            26914 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            26915 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            26916 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            26917 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            26918 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            26919 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            26920 ; 426  |
                            26921 ; 427  |#endif
                            26922 
                            26924 
                            26925 ; 7    |#include "metadata.h"
                            26926 
                            26928 
                            26929 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            26930 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            26931 ; 3    |//
                            26932 ; 4    |// Filename: metadata.h
                            26933 ; 5    |// Description:
                            26934 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            26935 ; 7    |
                            26936 ; 8    |#ifndef _METADATA_H
                            26937 ; 9    |#define _METADATA_H
                            26938 ; 10   |
                            26939 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            26940 ; 12   |// MetaData definitions
                            26941 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            26942 ; 14   |
                            26943 ; 15   |//#define MMC_CMD59       0x40|59
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 445

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26944 ; 16   |
                            26945 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            26946 ; 18   |// Meta Data structure definitions
                            26947 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            26948 ; 20   |
                            26949 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            26950 ; 22   |// MetaData definitions
                            26951 ; 23   |
                            26952 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            26953 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            26954 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            26955 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            26956 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            26957 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            26958 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            26959 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            26960 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            26961 ; 33   |
                            26962 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            26963 ; 35   |
                            26964 ; 36   |// VBR
                            26965 ; 37   |#define VBR_NOT_DETERMINED 0
                            26966 ; 38   |#define VBR_TRUE 1
                            26967 ; 39   |
                            26968 ; 40   |#ifndef TITLE_SIZE
                            26969 ; 41   |//#define TITLE_SIZE 30
                            26970 ; 42   |#ifndef USE_PLAYLIST3
                            26971 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            26972 ; 44   |#else
                            26973 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            26974 ; 46   |#endif
                            26975 ; 47   |#endif
                            26976 ; 48   |
                            26977 ; 49   |#ifndef ARTIST_SIZE
                            26978 ; 50   |#ifndef USE_PLAYLIST3
                            26979 ; 51   |//#define ARTIST_SIZE 30
                            26980 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            26981 ; 53   |#else
                            26982 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            26983 ; 55   |#endif
                            26984 ; 56   |#endif
                            26985 ; 57   |
                            26986 ; 58   |#ifndef ALBUM_SIZE
                            26987 ; 59   |#ifndef USE_PLAYLIST3
                            26988 ; 60   |//#define ALBUM_SIZE 30
                            26989 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            26990 ; 62   |#else
                            26991 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            26992 ; 64   |#endif
                            26993 ; 65   |#endif
                            26994 ; 66   |
                            26995 ; 67   |#ifdef USE_PLAYLIST3
                            26996 ; 68   |#ifndef GENRE_SIZE
                            26997 ; 69   |#define GENRE_SIZE 20
                            26998 ; 70   |#endif
                            26999 ; 71   |
                            27000 ; 72   |#ifndef YEAR_SIZE
                            27001 ; 73   |#define YEAR_SIZE 8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 446

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27002 ; 74   |#endif
                            27003 ; 75   |
                            27004 ; 76   |#ifndef TRACKNUM_SIZE
                            27005 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            27006 ; 78   |#endif
                            27007 ; 79   |
                            27008 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            27009 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            27010 ; 82   |#endif
                            27011 ; 83   |
                            27012 ; 84   |#define XING_TOC_SIZE   100
                            27013 ; 85   |#if MTP_BUILD
                            27014 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            27015 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            27016 ; 88   |#define VBR_TOC_SIZE    2
                            27017 ; 89   |#else
                            27018 ; 90   |#define VBR_TOC_SIZE    200
                            27019 ; 91   |#endif
                            27020 ; 92   |
                            27021 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            27022 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            27023 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            27024 ; 96   |#ifdef USE_PLAYLIST3
                            27025 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            27026 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            27027 ; 99   |extern WORD g_wSongTrackNum;
                            27028 ; 100  |#endif
                            27029 ; 101  |
                            27030 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            27031 ; 103  |
                            27032 ; 104  |typedef struct {
                            27033 ; 105  |    WORD        iTitleBufferLength;
                            27034 ; 106  |        UCS3       *wTitle;        // Title of Song
                            27035 ; 107  |    WORD        iArtistBufferLength;
                            27036 ; 108  |    UCS3       *wArtist;
                            27037 ; 109  |    WORD        iAlbumBufferLength;
                            27038 ; 110  |    UCS3       *wAlbum;
                            27039 ; 111  |#ifdef USE_PLAYLIST3
                            27040 ; 112  |    WORD        iGenreBufferLength;
                            27041 ; 113  |    UCS3       *wGenre;
                            27042 ; 114  |    WORD        iYearBufferLength;
                            27043 ; 115  |    UCS3       *wYear;
                            27044 ; 116  |    WORD        wTrackNum;
                            27045 ; 117  |#endif
                            27046 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            27047 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            27048 ; 120  |        WORD       wNumChannels;
                            27049 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            27050 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            27051 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            27052 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            27053 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            27054 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            27055 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            27056 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            27057 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            27058 ; 130  |} FILE_META_DATA;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 447

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27059 ; 131  |
                            27060 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            27061 ; 133  |#define UNKNOWN_TYPE   0
                            27062 ; 134  |#define MP3_TYPE       1
                            27063 ; 135  |#define WMA_TYPE       2
                            27064 ; 136  |#define AAC_TYPE       4
                            27065 ; 137  |#define IMA_ADPCM_TYPE 8
                            27066 ; 138  |#define MS_ADPCM_TYPE  16
                            27067 ; 139  |#define PCM_WAV_TYPE   32
                            27068 ; 140  |#define ASF_TYPE       64
                            27069 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            27070 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            27071 ; 143  |
                            27072 ; 144  |#define SMV_ADPCM_TYPE 512
                            27073 ; 145  |
                            27074 ; 146  |
                            27075 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            27076 ; 148  |// Sample rates
                            27077 ; 149  |#ifdef WOW
                            27078 ; 150  |#define SR_48KHZ        48000
                            27079 ; 151  |#define SR_44KHZ        44100
                            27080 ; 152  |#define SR_32KHZ        32000
                            27081 ; 153  |#define SR_24KHZ        24000
                            27082 ; 154  |#define SR_22KHZ        22050
                            27083 ; 155  |#define SR_16KHZ        16000
                            27084 ; 156  |#define SR_12KHZ        12000
                            27085 ; 157  |#define SR_11KHZ        11025
                            27086 ; 158  |#define SR_8KHZ          8000
                            27087 ; 159  |#endif
                            27088 ; 160  |
                            27089 ; 161  |
                            27090 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            27091 ; 163  |// MetaData prototypes
                            27092 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            27093 ; 165  |
                            27094 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            27095 ; 167  |#ifdef USE_PLAYLIST3
                            27096 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            27097 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            27098 ; 170  |#endif
                            27099 ; 171  |
                            27100 ; 172  |#endif // #ifndef _METADATA_H
                            27101 
                            27103 
                            27104 ; 8    |
                            27105 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            27106 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            27107 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            27108 ; 12   |
                            27109 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
                            27110 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            27111 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            27112 ; 16   |
                            27113 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            27114 ; 18   |
                            27115 ; 19   |#define  _MAX_DIR_DEPTH 8
                            27116 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 448

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27117 ; 21   |
                            27118 ; 22   |struct Bookmark{
                            27119 ; 23   |        INT       m_iTracknum;
                            27120 ; 24   |        DWORD m_dwTrackPosBytes;
                            27121 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            27122 ; 26   |
                            27123 ; 27   |
                            27124 ; 28   |typedef struct{
                            27125 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            27126 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            27127 ; 31   |    unsigned int    m_iDevice:1;
                            27128 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            27129 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            27130 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            27131 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
                            27132 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            27133 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            27134 ; 38   |        unsigned int    m_iDirSector1:21;
                            27135 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            27136 ; 40   |        unsigned int    m_iDirOffset:12;
                            27137 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            27138 ; 42   |
                            27139 ; 43   |        unsigned int    m_iDirSector2:11;
                            27140 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            27141 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            27142 ; 46   |#ifdef DEBUG_SFN
                            27143 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            27144 ; 48   |#endif
                            27145 ; 49   |}DirEntry;
                            27146 ; 50   |
                            27147 ; 51   |typedef struct{
                            27148 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            27149 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            27150 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
                            27151 ; 55   |        unsigned int    m_iDirSector1:21;
                            27152 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            27153 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            27154 ; 58   |        unsigned int    m_iDirOffset:12;
                            27155 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            27156 ; 60   |        unsigned int    m_iDevice:1;
                            27157 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            27158 ; 62   |        unsigned int    m_iDirSector2:11;
                            27159 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            27160 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            27161 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            27162 ; 66   |#ifdef DEBUG_SFN
                            27163 ; 67   |        _packed BYTE name[SFN_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 449

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27164 ; 68   |#endif
                            27165 ; 69   |}FileEntry;
                            27166 
                            27211 
                            27212 ; 70   |
                            27213 ; 71   |typedef struct{
                            27214 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            27215 ; 73   |        unsigned int    iReason;
                            27216 ; 74   |        unsigned int iDevice;
                            27217 ; 75   |        unsigned int iPlayset;
                            27218 ; 76   |        unsigned int iDepth;
                            27219 ; 77   |        unsigned int iTrackOrder;
                            27220 ; 78   |        unsigned int iTrackNum;
                            27221 ; 79   |        FileEntry* pFileEntry;
                            27222 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            27223 ; 81   |        unsigned int    iTotalLinks;
                            27224 ; 82   |}TraverseTreeParams;
                            27225 ; 83   |
                            27226 ; 84   |typedef struct{
                            27227 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            27228 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            27229 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            27230 ; 88   |        unsigned int iTrackNum;
                            27231 ; 89   |        unsigned int iTrackOrder;
                            27232 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            27233 ; 91   |        unsigned int iTotalLinks;
                            27234 ; 92   |}EntryAccessInfo;
                            27235 ; 93   |
                            27236 ; 94   |typedef struct{
                            27237 ; 95   |        void* pEntry;
                            27238 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            27239 ; 97   |}SFNStorage;
                            27240 ; 98   |
                            27241 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            27242 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            27243 ; 101  |extern FileEntry g_FileEntryPool[];
                            27244 
                            27259 
                            27260 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            27261 ; 103  |extern int g_iPlaylistRepeat;
                            27262 ; 104  |extern int g_bPlaylistShuffle;
                            27263 
                            27271 
                            27272 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            27273 ; 106  |extern int g_iTotalTracks;
                            27274 ; 107  |
                            27275 ; 108  |extern int g_iPlaySet;
                            27276 ; 109  |
                            27277 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            27278 ; 111  |extern int g_iTotalDir;
                            27279 ; 112  |extern int g_iTotalFiles;
                            27280 ; 113  |
                            27281 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            27282 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            27283 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            27284 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            27285 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            27286 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            27287 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 450

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27288 ; 121  |
                            27289 ; 122  |#endif
                            27290 
                            27292 
                            27293 ; 5    |#include "musiclib_ghdr.h"
                            27294 
                            27296 
                            27297 ; 1    |#ifndef MUSICLIB_GHDR_H
                            27298 ; 2    |#define MUSICLIB_GHDR_H
                            27299 ; 3    |
                            27300 ; 4    |#ifdef __cplusplus
                            27301 ; 5    |extern "C" {
                            27302 ; 6    |#endif
                            27303 ; 7    |
                            27304 ; 8    |/*========================================================================================
                                  ==========
                            27305 ; 9    |
                            27306 ; 10   |                                        General Description
                            27307 ; 11   |
                            27308 ; 12   |==========================================================================================
                                  ==========
                            27309 ; 13   |
                            27310 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            27311 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            27312 ; 16   |
                            27313 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            27314 ; 18   |
                            27315 ; 19   |PRODUCT NAMES: All
                            27316 ; 20   |
                            27317 ; 21   |GENERAL DESCRIPTION:
                            27318 ; 22   |
                            27319 ; 23   |    General description of this grouping of functions.
                            27320 ; 24   |
                            27321 ; 25   |Portability: All
                            27322 ; 26   |
                            27323 ; 27   |
                            27324 ; 28   |Revision History:
                            27325 ; 29   |
                            27326 ; 30   |                         Modification        Tracking
                            27327 ; 31   |Author                       Date             Number           Description of Changes
                            27328 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            27329 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            27330 ; 34   |
                            27331 ; 35   |
                            27332 ; 36   |==========================================================================================
                                  ==========
                            27333 ; 37   |                                            DESCRIPTION
                            27334 ; 38   |==========================================================================================
                                  ==========
                            27335 ; 39   |
                            27336 ; 40   |GLOBAL FUNCTIONS:
                            27337 ; 41   |    MF_global_func_name()
                            27338 ; 42   |
                            27339 ; 43   |TRACEABILITY MATRIX:
                            27340 ; 44   |    None
                            27341 ; 45   |
                            27342 ; 46   |==========================================================================================
                                  ========*/
                            27343 ; 47   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 451

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27344 ; 48   |/*========================================================================================
                                  ==========
                            27345 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            27346 ; 50   |==========================================================================================
                                  ========*/
                            27347 ; 51   |#ifdef WIN32
                            27348 ; 52   |#define _PC_SIMULATION_
                            27349 ; 53   |#else
                            27350 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            27351 ; 55   |#endif  // WIN32
                            27352 ; 56   |
                            27353 ; 57   |#if 1
                            27354 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            27355 ; 59   |#endif
                            27356 ; 60   |
                            27357 ; 61   |#if 1
                            27358 ; 62   |#define _AUDIBLE_       /* install audible list */
                            27359 ; 63   |#endif
                            27360 ; 64   |
                            27361 ; 65   |#if 1
                            27362 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            27363 ; 67   |#endif
                            27364 ; 68   |
                            27365 ; 69   |#ifdef PL3_FB
                            27366 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            27367 ; 71   |#endif
                            27368 ; 72   |
                            27369 ; 73   |#if 1
                            27370 ; 74   |#define _SUPPORT_2000_SONGS_
                            27371 ; 75   |#endif
                            27372 ; 76   |
                            27373 ; 77   |/*========================================================================================
                                  ==========
                            27374 ; 78   |                                           INCLUDE FILES
                            27375 ; 79   |==========================================================================================
                                  ========*/
                            27376 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            27377 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            27378 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            27379 ; 83   |#define OEM_SEEK_END    SEEK_END
                            27380 ; 84   |#else
                            27381 ; 85   |#define _X
                            27382 ; 86   |#define _Y
                            27383 ; 87   |#define _packed
                            27384 ; 88   |
                            27385 ; 89   |#define _asmfunc
                            27386 ; 90   |#define _reentrant
                            27387 ; 91   |
                            27388 ; 92   |#define OEM_SEEK_CUR    1
                            27389 ; 93   |#define OEM_SEEK_SET    0
                            27390 ; 94   |#define OEM_SEEK_END    2
                            27391 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            27392 ; 96   |
                            27393 ; 97   |#include "types.h"
                            27394 
                            27396 
                            27397 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            27398 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            27399 ; 3    |//
                            27400 ; 4    |// Filename: types.h
                            27401 ; 5    |// Description: Standard data types
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 452

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27402 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            27403 ; 7    |
                            27404 ; 8    |#ifndef _TYPES_H
                            27405 ; 9    |#define _TYPES_H
                            27406 ; 10   |
                            27407 ; 11   |// TODO:  move this outta here!
                            27408 ; 12   |#if !defined(NOERROR)
                            27409 ; 13   |#define NOERROR 0
                            27410 ; 14   |#define SUCCESS 0
                            27411 ; 15   |#endif 
                            27412 ; 16   |#if !defined(SUCCESS)
                            27413 ; 17   |#define SUCCESS  0
                            27414 ; 18   |#endif
                            27415 ; 19   |#if !defined(ERROR)
                            27416 ; 20   |#define ERROR   -1
                            27417 ; 21   |#endif
                            27418 ; 22   |#if !defined(FALSE)
                            27419 ; 23   |#define FALSE 0
                            27420 ; 24   |#endif
                            27421 ; 25   |#if !defined(TRUE)
                            27422 ; 26   |#define TRUE  1
                            27423 ; 27   |#endif
                            27424 ; 28   |
                            27425 ; 29   |#if !defined(NULL)
                            27426 ; 30   |#define NULL 0
                            27427 ; 31   |#endif
                            27428 ; 32   |
                            27429 ; 33   |#define MAX_INT     0x7FFFFF
                            27430 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            27431 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            27432 ; 36   |#define MAX_ULONG   (-1) 
                            27433 ; 37   |
                            27434 ; 38   |#define WORD_SIZE   24              // word size in bits
                            27435 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            27436 ; 40   |
                            27437 ; 41   |
                            27438 ; 42   |#define BYTE    unsigned char       // btVarName
                            27439 ; 43   |#define CHAR    signed char         // cVarName
                            27440 ; 44   |#define USHORT  unsigned short      // usVarName
                            27441 ; 45   |#define SHORT   unsigned short      // sVarName
                            27442 ; 46   |#define WORD    unsigned int        // wVarName
                            27443 ; 47   |#define INT     signed int          // iVarName
                            27444 ; 48   |#define DWORD   unsigned long       // dwVarName
                            27445 ; 49   |#define LONG    signed long         // lVarName
                            27446 ; 50   |#define BOOL    unsigned int        // bVarName
                            27447 ; 51   |#define FRACT   _fract              // frVarName
                            27448 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            27449 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            27450 ; 54   |#define FLOAT   float               // fVarName
                            27451 ; 55   |#define DBL     double              // dVarName
                            27452 ; 56   |#define ENUM    enum                // eVarName
                            27453 ; 57   |#define CMX     _complex            // cmxVarName
                            27454 ; 58   |typedef WORD UCS3;                   // 
                            27455 ; 59   |
                            27456 ; 60   |#define UINT16  unsigned short
                            27457 ; 61   |#define UINT8   unsigned char   
                            27458 ; 62   |#define UINT32  unsigned long
                            27459 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            27460 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            27461 ; 65   |#define WCHAR   UINT16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 453

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27462 ; 66   |
                            27463 ; 67   |//UINT128 is 16 bytes or 6 words
                            27464 ; 68   |typedef struct UINT128_3500 {   
                            27465 ; 69   |    int val[6];     
                            27466 ; 70   |} UINT128_3500;
                            27467 ; 71   |
                            27468 ; 72   |#define UINT128   UINT128_3500
                            27469 ; 73   |
                            27470 ; 74   |// Little endian word packed byte strings:   
                            27471 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            27472 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            27473 ; 77   |// Little endian word packed byte strings:   
                            27474 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            27475 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            27476 ; 80   |
                            27477 ; 81   |// Declare Memory Spaces To Use When Coding
                            27478 ; 82   |// A. Sector Buffers
                            27479 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            27480 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            27481 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            27482 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            27483 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            27484 ; 88   |// B. Media DDI Memory
                            27485 ; 89   |#define MEDIA_DDI_MEM _Y
                            27486 ; 90   |
                            27487 ; 91   |
                            27488 ; 92   |
                            27489 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            27490 ; 94   |// Examples of circular pointers:
                            27491 ; 95   |//    INT CIRC cpiVarName
                            27492 ; 96   |//    DWORD CIRC cpdwVarName
                            27493 ; 97   |
                            27494 ; 98   |#define RETCODE INT                 // rcVarName
                            27495 ; 99   |
                            27496 ; 100  |// generic bitfield structure
                            27497 ; 101  |struct Bitfield {
                            27498 ; 102  |    unsigned int B0  :1;
                            27499 ; 103  |    unsigned int B1  :1;
                            27500 ; 104  |    unsigned int B2  :1;
                            27501 ; 105  |    unsigned int B3  :1;
                            27502 ; 106  |    unsigned int B4  :1;
                            27503 ; 107  |    unsigned int B5  :1;
                            27504 ; 108  |    unsigned int B6  :1;
                            27505 ; 109  |    unsigned int B7  :1;
                            27506 ; 110  |    unsigned int B8  :1;
                            27507 ; 111  |    unsigned int B9  :1;
                            27508 ; 112  |    unsigned int B10 :1;
                            27509 ; 113  |    unsigned int B11 :1;
                            27510 ; 114  |    unsigned int B12 :1;
                            27511 ; 115  |    unsigned int B13 :1;
                            27512 ; 116  |    unsigned int B14 :1;
                            27513 ; 117  |    unsigned int B15 :1;
                            27514 ; 118  |    unsigned int B16 :1;
                            27515 ; 119  |    unsigned int B17 :1;
                            27516 ; 120  |    unsigned int B18 :1;
                            27517 ; 121  |    unsigned int B19 :1;
                            27518 ; 122  |    unsigned int B20 :1;
                            27519 ; 123  |    unsigned int B21 :1;
                            27520 ; 124  |    unsigned int B22 :1;
                            27521 ; 125  |    unsigned int B23 :1;
                            27522 ; 126  |};
                            27523 ; 127  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 454

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27524 ; 128  |union BitInt {
                            27525 ; 129  |        struct Bitfield B;
                            27526 ; 130  |        int        I;
                            27527 ; 131  |};
                            27528 ; 132  |
                            27529 ; 133  |#define MAX_MSG_LENGTH 10
                            27530 ; 134  |struct CMessage
                            27531 ; 135  |{
                            27532 ; 136  |        unsigned int m_uLength;
                            27533 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            27534 ; 138  |};
                            27535 ; 139  |
                            27536 ; 140  |typedef struct {
                            27537 ; 141  |    WORD m_wLength;
                            27538 ; 142  |    WORD m_wMessage;
                            27539 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            27540 ; 144  |} Message;
                            27541 ; 145  |
                            27542 ; 146  |struct MessageQueueDescriptor
                            27543 ; 147  |{
                            27544 ; 148  |        int *m_pBase;
                            27545 ; 149  |        int m_iModulo;
                            27546 ; 150  |        int m_iSize;
                            27547 ; 151  |        int *m_pHead;
                            27548 ; 152  |        int *m_pTail;
                            27549 ; 153  |};
                            27550 ; 154  |
                            27551 ; 155  |struct ModuleEntry
                            27552 ; 156  |{
                            27553 ; 157  |    int m_iSignaledEventMask;
                            27554 ; 158  |    int m_iWaitEventMask;
                            27555 ; 159  |    int m_iResourceOfCode;
                            27556 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            27557 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            27558 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            27559 ; 163  |    int m_uTimeOutHigh;
                            27560 ; 164  |    int m_uTimeOutLow;
                            27561 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            27562 ; 166  |};
                            27563 ; 167  |
                            27564 ; 168  |union WaitMask{
                            27565 ; 169  |    struct B{
                            27566 ; 170  |        unsigned int m_bNone     :1;
                            27567 ; 171  |        unsigned int m_bMessage  :1;
                            27568 ; 172  |        unsigned int m_bTimer    :1;
                            27569 ; 173  |        unsigned int m_bButton   :1;
                            27570 ; 174  |    } B;
                            27571 ; 175  |    int I;
                            27572 ; 176  |} ;
                            27573 ; 177  |
                            27574 ; 178  |
                            27575 ; 179  |struct Button {
                            27576 ; 180  |        WORD wButtonEvent;
                            27577 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            27578 ; 182  |};
                            27579 ; 183  |
                            27580 ; 184  |struct Message {
                            27581 ; 185  |        WORD wMsgLength;
                            27582 ; 186  |        WORD wMsgCommand;
                            27583 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            27584 ; 188  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 455

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27585 ; 189  |
                            27586 ; 190  |union EventTypes {
                            27587 ; 191  |        struct CMessage msg;
                            27588 ; 192  |        struct Button Button ;
                            27589 ; 193  |        struct Message Message;
                            27590 ; 194  |};
                            27591 ; 195  |
                            27592 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            27593 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            27594 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            27595 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            27596 ; 200  |
                            27597 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            27598 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            27599 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            27600 ; 204  |
                            27601 ; 205  |#if DEBUG
                            27602 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            27603 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            27604 ; 208  |#else 
                            27605 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            27606 ; 210  |#define DebugBuildAssert(x)    
                            27607 ; 211  |#endif
                            27608 ; 212  |
                            27609 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            27610 ; 214  |//  #pragma asm
                            27611 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            27612 ; 216  |//  #pragma endasm
                            27613 ; 217  |
                            27614 ; 218  |
                            27615 ; 219  |#ifdef COLOR_262K
                            27616 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            27617 ; 221  |#elif defined(COLOR_65K)
                            27618 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            27619 ; 223  |#else
                            27620 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            27621 ; 225  |#endif
                            27622 ; 226  |    
                            27623 ; 227  |#endif // #ifndef _TYPES_H
                            27624 
                            27626 
                            27627 ; 98   |#include "exec.h"
                            27628 
                            27630 
                            27631 ; 1    |#ifndef EXEC_H
                            27632 ; 2    |#define EXEC_H
                            27633 ; 3    |
                            27634 ; 4    |
                            27635 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                            27636 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                            27637 ; 7    |long _asmfunc SysGetCurrentTime(void);
                            27638 ; 8    |
                            27639 ; 9    |
                            27640 ; 10   |#endif
                            27641 
                            27643 
                            27644 ; 99   |#include "messages.h"
                            27645 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 456

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27647 
                            27648 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            27649 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            27650 ; 3    |// Message defs
                            27651 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            27652 ; 5    |
                            27653 ; 6    |#if (!defined(MSGEQU_INC))
                            27654 ; 7    |#define MSGEQU_INC 1
                            27655 ; 8    |
                            27656 ; 9    |
                            27657 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            27658 ; 11   |
                            27659 ; 12   |
                            27660 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            27661 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            27662 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            27663 ; 16   |#define MSG_TYPE_LCD 0x030000
                            27664 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            27665 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            27666 ; 19   |#define MSG_TYPE_MENU 0x060000
                            27667 ; 20   |#define MSG_TYPE_LED 0x070000
                            27668 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            27669 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            27670 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            27671 ; 24   |// Equalizer and other effects
                            27672 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            27673 ; 26   |#if (defined(USE_PLAYLIST3))
                            27674 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            27675 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            27676 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            27677 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            27678 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            27679 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            27680 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            27681 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            27682 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            27683 ; 36   |#if defined(USE_PLAYLIST5)
                            27684 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            27685 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            27686 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            27687 ; 40   |
                            27688 ; 41   |// Message Structure Offsets
                            27689 ; 42   |#define MSG_Length 0
                            27690 ; 43   |#define MSG_ID 1
                            27691 ; 44   |#define MSG_Argument1 2
                            27692 ; 45   |#define MSG_Argument2 3
                            27693 ; 46   |#define MSG_Argument3 4
                            27694 ; 47   |#define MSG_Argument4 5
                            27695 ; 48   |#define MSG_Argument5 6
                            27696 ; 49   |#define MSG_Argument6 7
                            27697 ; 50   |
                            27698 ; 51   |
                            27699 ; 52   |
                            27700 ; 53   |// LCD Message IDs
                            27701 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            27702 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            27703 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            27704 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            27705 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            27706 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            27707 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            27708 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 457

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27709 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            27710 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            27711 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            27712 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            27713 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            27714 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            27715 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            27716 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            27717 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            27718 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            27719 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            27720 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            27721 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            27722 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            27723 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            27724 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            27725 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            27726 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            27727 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            27728 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            27729 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            27730 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            27731 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            27732 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            27733 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            27734 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            27735 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            27736 ; 89   |//Param1 = left
                            27737 ; 90   |//Param2 = top
                            27738 ; 91   |//Param3 = right
                            27739 ; 92   |//Param4 = bottom
                            27740 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            27741 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            27742 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            27743 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            27744 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            27745 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            27746 ; 99   |
                            27747 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            27748 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            27749 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            27750 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            27751 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            27752 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            27753 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            27754 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            27755 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            27756 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            27757 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            27758 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            27759 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            27760 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            27761 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            27762 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            27763 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            27764 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            27765 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            27766 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            27767 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            27768 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            27769 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            27770 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 458

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27771 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            27772 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            27773 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            27774 ; 127  |
                            27775 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            27776 ; 129  |
                            27777 ; 130  |#if defined(CLCD_16BIT)
                            27778 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            27779 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            27780 ; 133  |
                            27781 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            27782 ; 135  |#else 
                            27783 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            27784 ; 137  |#endif
                            27785 ; 138  |
                            27786 ; 139  |// If you change the LCD message ID's then you must
                            27787 ; 140  |// also change the jump table in lcdapi.asm
                            27788 ; 141  |
                            27789 ; 142  |// Character LCD Message IDs
                            27790 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            27791 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            27792 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            27793 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            27794 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            27795 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            27796 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            27797 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            27798 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            27799 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            27800 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            27801 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            27802 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            27803 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            27804 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            27805 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            27806 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            27807 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            27808 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            27809 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            27810 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            27811 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            27812 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            27813 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            27814 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            27815 ; 168  |// also change the jump table in lcdapi.asm
                            27816 ; 169  |
                            27817 ; 170  |// Decoder Message IDs
                            27818 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            27819 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            27820 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            27821 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            27822 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            27823 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            27824 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            27825 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            27826 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            27827 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            27828 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            27829 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            27830 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            27831 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            27832 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 459

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27833 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            27834 ; 187  |// If you change the Decoder message ID's, then you must
                            27835 ; 188  |// also change the jump table in decoder_overlay.asm
                            27836 ; 189  |// and in dec_adpcm_overlay.asm.
                            27837 ; 190  |
                            27838 ; 191  |// Encoder Message IDs
                            27839 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            27840 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            27841 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            27842 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            27843 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            27844 ; 197  |// If you change the Encoder message ID's, then you must
                            27845 ; 198  |// also change the jump table in all encoder overlay modules.
                            27846 ; 199  |
                            27847 ; 200  |// Parser Message IDs
                            27848 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            27849 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            27850 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            27851 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            27852 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            27853 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            27854 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            27855 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            27856 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            27857 ; 210  |// If you change the Parser message ID's, then you must
                            27858 ; 211  |// also change the jump table in parser.asm
                            27859 ; 212  |
                            27860 ; 213  |// Button Message IDs
                            27861 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            27862 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            27863 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            27864 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            27865 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            27866 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            27867 ; 220  |
                            27868 ; 221  |// Mixer Message IDs
                            27869 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            27870 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            27871 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            27872 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            27873 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            27874 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            27875 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            27876 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            27877 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            27878 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            27879 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            27880 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            27881 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            27882 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            27883 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            27884 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            27885 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            27886 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            27887 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            27888 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            27889 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            27890 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            27891 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            27892 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            27893 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            27894 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 460

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27895 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            27896 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            27897 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            27898 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            27899 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            27900 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            27901 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            27902 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            27903 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            27904 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            27905 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            27906 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            27907 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            27908 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            27909 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            27910 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            27911 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            27912 ; 265  |// If you change the mixer message ID's then you must
                            27913 ; 266  |// also change the jump table in mixer.asm
                            27914 ; 267  |#define MIXER_ON 0
                            27915 ; 268  |#define MIXER_OFF 1
                            27916 ; 269  |
                            27917 ; 270  |
                            27918 ; 271  |// System Message IDs
                            27919 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            27920 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            27921 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            27922 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            27923 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            27924 ; 277  |// If you change the system message ID's then you must
                            27925 ; 278  |// also change the jump table in systemapi.asm
                            27926 ; 279  |
                            27927 ; 280  |// Menu IDs
                            27928 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            27929 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            27930 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            27931 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            27932 ; 285  |//sub parameters for this message:
                            27933 ; 286  |#define RECORDER_START 0
                            27934 ; 287  |#define RECORDER_PAUSE 0x2000
                            27935 ; 288  |#define RECORDER_RESUME 0x4000
                            27936 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            27937 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            27938 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            27939 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            27940 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            27941 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            27942 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            27943 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            27944 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            27945 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            27946 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            27947 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            27948 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            27949 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            27950 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            27951 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            27952 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            27953 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            27954 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            27955 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            27956 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 461

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27957 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            27958 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            27959 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            27960 ; 313  |
                            27961 ; 314  |// Note that other versions of this file have different msg equates.
                            27962 ; 315  |// If you change the system message ID's then you must
                            27963 ; 316  |// also change the jump table in all menu *.asm
                            27964 ; 317  |
                            27965 ; 318  |// LED Message IDs
                            27966 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            27967 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            27968 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            27969 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            27970 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            27971 ; 324  |// If you change the LeD message ID's then you must
                            27972 ; 325  |// also change the jump table in ledapi.asm
                            27973 ; 326  |
                            27974 ; 327  |#if (!defined(REMOVE_FM))
                            27975 ; 328  |// FM Tuner Message IDs
                            27976 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            27977 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            27978 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            27979 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            27980 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            27981 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            27982 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            27983 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            27984 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            27985 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            27986 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            27987 ; 340  |//one parameter--the sensitivity in uV
                            27988 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            27989 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            27990 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            27991 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            27992 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            27993 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            27994 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            27995 ; 348  |#endif
                            27996 ; 349  |
                            27997 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            27998 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            27999 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            28000 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            28001 ; 354  |
                            28002 ; 355  |
                            28003 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            28004 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            28005 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            28006 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            28007 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            28008 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            28009 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            28010 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            28011 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            28012 ; 365  |
                            28013 ; 366  |#if (defined(USE_PLAYLIST3))
                            28014 ; 367  |// Music Library
                            28015 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            28016 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            28017 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            28018 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 462

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28019 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            28020 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            28021 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            28022 ; 375  |
                            28023 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            28024 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            28025 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            28026 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            28027 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            28028 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            28029 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            28030 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            28031 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            28032 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            28033 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            28034 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            28035 ; 388  |
                            28036 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            28037 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            28038 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            28039 ; 392  |
                            28040 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            28041 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            28042 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            28043 ; 396  |
                            28044 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            28045 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            28046 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            28047 ; 400  |
                            28048 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            28049 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            28050 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            28051 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            28052 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            28053 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            28054 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            28055 ; 408  |
                            28056 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            28057 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            28058 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            28059 ; 412  |
                            28060 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            28061 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            28062 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            28063 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            28064 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            28065 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            28066 ; 419  |
                            28067 ; 420  |#if defined(USE_PLAYLIST5)
                            28068 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            28069 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            28070 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            28071 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            28072 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            28073 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            28074 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            28075 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            28076 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            28077 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            28078 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            28079 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            28080 ; 433  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 463

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28081 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            28082 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            28083 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            28084 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            28085 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            28086 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            28087 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            28088 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            28089 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            28090 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            28091 ; 444  |// Events
                            28092 ; 445  |// No event
                            28093 ; 446  |#define EVENT_NONE 0x000001   
                            28094 ; 447  |// A message has been posted
                            28095 ; 448  |#define EVENT_MESSAGE 0x000002   
                            28096 ; 449  |// Run if wait time elapsed
                            28097 ; 450  |#define EVENT_TIMER 0x000004   
                            28098 ; 451  |// Run if a button event occured
                            28099 ; 452  |#define EVENT_BUTTON 0x000008   
                            28100 ; 453  |// Run if a background event occured
                            28101 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            28102 ; 455  |// The executive should immediately repeat this module
                            28103 ; 456  |#define EVENT_REPEAT 0x000020   
                            28104 ; 457  |// Run the module's init routine
                            28105 ; 458  |#define EVENT_INIT 0x800000   
                            28106 ; 459  |
                            28107 ; 460  |#define EVENT_NONE_BITPOS 0
                            28108 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            28109 ; 462  |#define EVENT_TIMER_BITPOS 2
                            28110 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            28111 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            28112 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            28113 ; 466  |#define EVENT_INIT_BITPOS 23
                            28114 ; 467  |
                            28115 ; 468  |// Parser Message Buffers
                            28116 ; 469  |#define ParserPlayBit 0
                            28117 ; 470  |#define ButtonPressBit 1
                            28118 ; 471  |#define ParserRwndBit 1
                            28119 ; 472  |#define ParserFfwdBit 2
                            28120 ; 473  |
                            28121 ; 474  |//NextSong Message Parameters
                            28122 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            28123 ; 476  |#define NEXT_SONG 2             
                            28124 ; 477  |// ButtonPressBit1 cleared
                            28125 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            28126 ; 479  |// ButtonPressBit1 set
                            28127 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            28128 ; 481  |// NextSong + Ffwd
                            28129 ; 482  |#define NEXT_SONG_FFWD 4          
                            28130 ; 483  |
                            28131 ; 484  |//PrevSong Message Parameters
                            28132 ; 485  |// PrevSong + Stopped
                            28133 ; 486  |#define PREV_SONG 0          
                            28134 ; 487  |// PrevSong + Play
                            28135 ; 488  |#define PREV_SONG_PLAY 1          
                            28136 ; 489  |// PrevSong + Rwnd
                            28137 ; 490  |#define PREV_SONG_RWND 2          
                            28138 ; 491  |
                            28139 ; 492  |
                            28140 ; 493  |
                            28141 ; 494  |
                            28142 ; 495  |#endif // IF (!@def(MSGEQU_INC))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 464

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28143 ; 496  |
                            28144 ; 497  |
                            28145 
                            28147 
                            28148 ; 100  |#include "project.h"
                            28149 
                            28151 
                            28152 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            28153 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            28154 ; 3    |//  Filename: project.inc
                            28155 ; 4    |//  Description: 
                            28156 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            28157 ; 6    |
                            28158 ; 7    |#if (!defined(_PROJECT_INC))
                            28159 ; 8    |#define _PROJECT_INC 1
                            28160 ; 9    |
                            28161 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            28162 ; 11   |#include "hwequ.h"
                            28163 ; 12   |#else 
                            28164 ; 13   |//include "regscodec.inc"
                            28165 ; 14   |#endif
                            28166 ; 15   |
                            28167 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            28168 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            28169 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            28170 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            28171 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            28172 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            28173 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            28174 ; 23   |
                            28175 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            28176 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            28177 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            28178 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            28179 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            28180 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            28181 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            28182 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            28183 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            28184 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            28185 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            28186 ; 35   |
                            28187 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            28188 ; 37   |// MEDIA DEFINITIONS
                            28189 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            28190 ; 39   |
                            28191 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            28192 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            28193 ; 42   |#if defined(NAND1)
                            28194 ; 43   |#define SM_INTERNAL_CHIPS 1
                            28195 ; 44   |#else 
                            28196 ; 45   |#if defined(NAND2)
                            28197 ; 46   |#define SM_INTERNAL_CHIPS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 465

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28198 ; 47   |#else 
                            28199 ; 48   |#if defined(NAND3)
                            28200 ; 49   |#define SM_INTERNAL_CHIPS 3
                            28201 ; 50   |#else 
                            28202 ; 51   |#if defined(NAND4)
                            28203 ; 52   |#define SM_INTERNAL_CHIPS 4
                            28204 ; 53   |#else 
                            28205 ; 54   |#define SM_INTERNAL_CHIPS 1
                            28206 ; 55   |#endif
                            28207 ; 56   |#endif
                            28208 ; 57   |#endif
                            28209 ; 58   |#endif
                            28210 ; 59   |
                            28211 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            28212 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            28213 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            28214 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            28215 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            28216 ; 65   |//*** comment out if active high ****
                            28217 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            28218 ; 67   |
                            28219 ; 68   |#if defined(SMEDIA)
                            28220 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            28221 ; 70   |#define NUM_SM_EXTERNAL 1
                            28222 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            28223 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            28224 ; 73   |#else 
                            28225 ; 74   |#if defined(MMC)
                            28226 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            28227 ; 76   |#define NUM_SM_EXTERNAL 0
                            28228 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            28229 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            28230 ; 79   |#else 
                            28231 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            28232 ; 81   |#define NUM_SM_EXTERNAL 0
                            28233 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            28234 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            28235 ; 84   |#endif
                            28236 ; 85   |#endif
                            28237 ; 86   |
                            28238 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            28239 ; 88   |// Mass Storage Class definitions
                            28240 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            28241 ; 90   |// Set to 0 if Composite Device build is desired.    
                            28242 ; 91   |#define MULTI_LUN_BUILD 1   
                            28243 ; 92   |
                            28244 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            28245 ; 94   |//  SCSI
                            28246 ; 95   |#if (MULTI_LUN_BUILD==0)
                            28247 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            28248 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            28249 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            28250 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            28251 ; 100  |  #else
                            28252 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            28253 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            28254 ; 103  |  #endif
                            28255 ; 104  |#else
                            28256 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            28257 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 466

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28258 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            28259 ; 108  |  #else
                            28260 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            28261 ; 110  |  #endif
                            28262 ; 111  |#endif
                            28263 ; 112  |
                            28264 ; 113  |
                            28265 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            28266 ; 115  |
                            28267 ; 116  |
                            28268 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            28269 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            28270 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            28271 ; 120  |#ifdef MMC
                            28272 ; 121  |#ifdef MTP_BUILD
                            28273 ; 122  |// --------------------
                            28274 ; 123  |// MTP and MMC
                            28275 ; 124  |// --------------------
                            28276 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            28277 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            28278 ; 127  |#else  // ifndef MTP_BUILD
                            28279 ; 128  |#ifdef STMP_BUILD_PLAYER
                            28280 ; 129  |// --------------------
                            28281 ; 130  |// Player and MMC
                            28282 ; 131  |// --------------------
                            28283 ; 132  |#else
                            28284 ; 133  |// --------------------
                            28285 ; 134  |// USBMSC and MMC
                            28286 ; 135  |// --------------------
                            28287 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            28288 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            28289 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            28290 ; 139  |#endif // ifdef MTP_BUILD
                            28291 ; 140  |#else  // ifndef MMC
                            28292 ; 141  |#ifdef MTP_BUILD
                            28293 ; 142  |// --------------------
                            28294 ; 143  |// MTP and NAND only
                            28295 ; 144  |// --------------------
                            28296 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            28297 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            28298 ; 147  |#else  // ifndef MTP_BUILD
                            28299 ; 148  |#ifdef STMP_BUILD_PLAYER
                            28300 ; 149  |// --------------------
                            28301 ; 150  |// Player and NAND only
                            28302 ; 151  |// --------------------
                            28303 ; 152  |#else
                            28304 ; 153  |// --------------------
                            28305 ; 154  |// USBMSC and NAND only
                            28306 ; 155  |// --------------------
                            28307 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            28308 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            28309 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            28310 ; 159  |#endif // ifdef MTP_BUILD
                            28311 ; 160  |#endif // ifdef MMC 
                            28312 ; 161  |
                            28313 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            28314 ; 163  |#if (defined(MTP_BUILD))
                            28315 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            28316 ; 165  |
                            28317 ; 166  |////!
                            28318 ; 167  |////! This varible holds the watchdog count for the store flush.
                            28319 ; 168  |////!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 467

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28320 ; 169  |///
                            28321 ; 170  |#include <types.h>
                            28322 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            28323 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            28324 ; 173  |#endif
                            28325 ; 174  |
                            28326 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            28327 ; 176  |// These are needed here for Mass Storage Class
                            28328 ; 177  |// Needs to be cleaned up
                            28329 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            28330 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            28331 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            28332 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            28333 ; 182  |
                            28334 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            28335 ; 184  |
                            28336 ; 185  |#endif
                            28337 ; 186  |
                            28338 ; 187  |
                            28339 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            28340 ; 189  |// SmartMedia/NAND defs
                            28341 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            28342 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            28343 ; 192  |
                            28344 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            28345 ; 194  |// Sysloadresources defs
                            28346 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            28347 ; 196  |
                            28348 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            28349 ; 198  |// MMC defs
                            28350 ; 199  |#define MMC_MAX_PARTITIONS 1
                            28351 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            28352 ; 201  |
                            28353 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            28354 ; 203  |// SPI defs
                            28355 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            28356 ; 205  |
                            28357 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            28358 ; 207  |// Global media defs
                            28359 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            28360 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            28361 ; 210  |
                            28362 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            28363 ; 212  |// DO NOT CHANGE THESE!!!
                            28364 ; 213  |#define SM_MAX_PARTITIONS 4
                            28365 ; 214  |#define MAX_HANDLES 2
                            28366 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            28367 ; 216  |
                            28368 ; 217  |
                            28369 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            28370 ; 219  |// Battery LRADC Values 
                            28371 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            28372 ; 221  |// brownout trip point in mV (moved by RS)
                            28373 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            28374 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            28375 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            28376 ; 225  |//     audio recording to media.
                            28377 ; 226  |#define BATT_SAFETY_MARGIN 10
                            28378 ; 227  |
                            28379 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 468

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28380 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            28381 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            28382 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            28383 ; 232  |
                            28384 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            28385 ; 234  |
                            28386 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            28387 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            28388 ; 237  |#if (!defined(CLCD))
                            28389 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            28390 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            28391 ; 240  |#else 
                            28392 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            28393 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            28394 ; 243  |#endif
                            28395 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            28396 ; 245  |
                            28397 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            28398 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            28399 ; 248  |// See mp3 encoder overlay.
                            28400 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            28401 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            28402 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            28403 ; 252  |
                            28404 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            28405 ; 254  |// Voice recording filenames
                            28406 ; 255  |// number of digits in filename Vxxx.wav
                            28407 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            28408 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            28409 ; 258  |
                            28410 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            28411 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            28412 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            28413 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            28414 ; 263  |#if defined(DEVICE_3500)
                            28415 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            28416 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            28417 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            28418 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            28419 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            28420 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            28421 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            28422 ; 271  |
                            28423 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            28424 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            28425 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            28426 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            28427 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            28428 ; 277  |
                            28429 ; 278  |#else 
                            28430 ; 279  |// STMP3410
                            28431 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            28432 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            28433 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 469

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28434 ; 283  |#endif
                            28435 ; 284  |
                            28436 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            28437 ; 286  |// Number of available soft timers
                            28438 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            28439 ; 288  |#if defined(SYNC_LYRICS)
                            28440 ; 289  |#define SOFT_TIMERS 10
                            28441 ; 290  |#else 
                            28442 ; 291  |#if defined(JPEG_DECODER)
                            28443 ; 292  |#define SOFT_TIMERS 10
                            28444 ; 293  |#else 
                            28445 ; 294  |#define SOFT_TIMERS 9
                            28446 ; 295  |#endif
                            28447 ; 296  |#endif
                            28448 ; 297  |
                            28449 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            28450 ; 299  |//  sizes
                            28451 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            28452 ; 301  |#if defined(MMC)
                            28453 ; 302  |#if defined(USE_PLAYLIST5)
                            28454 ; 303  |#define MENU_STACK_SIZE 1500
                            28455 ; 304  |#else 
                            28456 ; 305  |#define MENU_STACK_SIZE 1250
                            28457 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            28458 ; 307  |#else 
                            28459 ; 308  |#if defined(USE_PLAYLIST5)
                            28460 ; 309  |#define MENU_STACK_SIZE 1500
                            28461 ; 310  |#else 
                            28462 ; 311  |#define MENU_STACK_SIZE 1250
                            28463 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            28464 ; 313  |#endif //if @def('MMC')
                            28465 ; 314  |
                            28466 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            28467 ; 316  |// 
                            28468 ; 317  |#define STACK_L1_SIZE 750
                            28469 ; 318  |#define STACK_L2_SIZE 100
                            28470 ; 319  |#define STACK_L3_SIZE 160
                            28471 ; 320  |
                            28472 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            28473 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            28474 ; 323  |// is ok with switching code.
                            28475 ; 324  |#if defined(MTP_BUILD)
                            28476 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            28477 ; 326  |#endif
                            28478 ; 327  |
                            28479 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            28480 ; 329  |// maximum number of nested funclets 
                            28481 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            28482 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            28483 ; 332  |
                            28484 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            28485 ; 334  |//    LCD DEFINITIONS
                            28486 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            28487 ; 336  |
                            28488 ; 337  |#define SPACE_CHAR 0x000020          
                            28489 ; 338  |#define ZERO_CHAR 0x000030
                            28490 ; 339  |#define COLON_CHAR 0x00003A
                            28491 ; 340  |#define PERIOD_CHAR 0x00002E
                            28492 ; 341  |
                            28493 ; 342  |#if (defined(S6B33B0A_LCD))
                            28494 ; 343  |#define LCD_X_SIZE 128
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 470

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28495 ; 344  |#define LCD_Y_SIZE 159
                            28496 ; 345  |#endif
                            28497 ; 346  |
                            28498 ; 347  |#if (defined(SED15XX_LCD))
                            28499 ; 348  |#define LCD_X_SIZE 128
                            28500 ; 349  |#define LCD_Y_SIZE 64
                            28501 ; 350  |#endif
                            28502 ; 351  |
                            28503 ; 352  |
                            28504 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            28505 ; 354  |//   Details on Customizing Contrast
                            28506 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            28507 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            28508 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            28509 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            28510 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            28511 ; 360  |//   unless the ezact sequence is remembered.
                            28512 ; 361  |//   To find out what range your player supports: 
                            28513 ; 362  |//   change these equs to full range or comment out (full range is default)
                            28514 ; 363  |//;;;;;;
                            28515 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            28516 ; 365  |// recommended calibration using player -- uncomment 
                            28517 ; 366  |//;;;;;;
                            28518 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            28519 ; 368  |////////////////////////////
                            28520 ; 369  |#if (defined(DEMO_HW))
                            28521 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            28522 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            28523 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            28524 ; 373  |#else 
                            28525 ; 374  |
                            28526 ; 375  |#if (defined(S6B33B0A_LCD))
                            28527 ; 376  |#define LCD_MAX_CONTRAST 210
                            28528 ; 377  |#define LCD_MIN_CONTRAST 160    
                            28529 ; 378  |#endif
                            28530 ; 379  |
                            28531 ; 380  |#if (defined(SED15XX_LCD))
                            28532 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            28533 ; 382  |// Engineering board regs support range [17-37].
                            28534 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            28535 ; 384  |//   One default contrast range [24-42] works for both.
                            28536 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            28537 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            28538 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            28539 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            28540 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            28541 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            28542 ; 391  |
                            28543 ; 392  |#if (defined(NEWSHINGYIH))
                            28544 ; 393  |#define LCD_MAX_CONTRAST 250
                            28545 ; 394  |#define LCD_MIN_CONTRAST 0
                            28546 ; 395  |#else 
                            28547 ; 396  |//-----
                            28548 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            28549 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            28550 ; 399  |#define LCD_MAX_CONTRAST 250
                            28551 ; 400  |#define LCD_MIN_CONTRAST 0
                            28552 ; 401  |
                            28553 ; 402  |//=====
                            28554 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 471

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28555 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            28556 ; 405  |//LCD_MAX_CONTRAST equ 42
                            28557 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            28558 ; 407  |
                            28559 ; 408  |#endif
                            28560 ; 409  |#endif
                            28561 ; 410  |
                            28562 ; 411  |#endif
                            28563 ; 412  |
                            28564 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            28565 ; 414  |// The default value of the lcd contrast in % of range
                            28566 ; 415  |//   the default value is used when no settings.dat is available
                            28567 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            28568 ; 417  |
                            28569 ; 418  |#if (defined(S6B33B0A_LCD))
                            28570 ; 419  |// 60% of range is default value
                            28571 ; 420  |#define DEFAULT_CONTRAST 50 
                            28572 ; 421  |#endif
                            28573 ; 422  |
                            28574 ; 423  |#if (defined(SED15XX_LCD))
                            28575 ; 424  |// % of range is default value (was 60%)
                            28576 ; 425  |#define DEFAULT_CONTRAST 50 
                            28577 ; 426  |#endif
                            28578 ; 427  |
                            28579 ; 428  |
                            28580 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            28581 ; 430  |// make lower when doing calibration
                            28582 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            28583 ; 432  |
                            28584 ; 433  |
                            28585 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            28586 ; 435  |// For FFWD and RWND
                            28587 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            28588 ; 437  |#define SECONDS_TO_SKIP 1
                            28589 ; 438  |#define SECONDS_TO_SKIP1 3
                            28590 ; 439  |#define SECONDS_TO_SKIP2 6
                            28591 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            28592 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            28593 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            28594 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            28595 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            28596 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            28597 ; 446  |
                            28598 ; 447  |// For audible FFW/RWD
                            28599 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            28600 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            28601 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            28602 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            28603 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            28604 ; 453  |#define LEVEL1_BOUNDARY 17 
                            28605 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            28606 ; 455  |#define LEVEL2_BOUNDARY 33 
                            28607 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            28608 ; 457  |#define LEVEL3_BOUNDARY 50 
                            28609 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            28610 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            28611 ; 460  |// Short Song Time, songs too short to play.
                            28612 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            28613 ; 462  |
                            28614 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            28615 ; 464  |// MP3 Sync Values
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 472

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28616 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            28617 ; 466  |// # bytes to look for sync before marking it bad
                            28618 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            28619 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            28620 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            28621 ; 470  |// once we have sync'd, the isr should be called this frequently
                            28622 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            28623 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            28624 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            28625 ; 474  |
                            28626 ; 475  |
                            28627 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            28628 ; 477  |//// Multi-Stage Volume Control Definitions
                            28629 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            28630 ; 479  |//// Use Multi-Stage Volume
                            28631 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            28632 ; 481  |
                            28633 ; 482  |//// Master Volume definitions
                            28634 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            28635 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            28636 ; 485  |
                            28637 ; 486  |//// DAC-Mode definitions
                            28638 ; 487  |//// Adjusts 0dB point
                            28639 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            28640 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            28641 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            28642 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            28643 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            28644 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            28645 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            28646 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            28647 ; 496  |
                            28648 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            28649 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            28650 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            28651 ; 500  |
                            28652 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            28653 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            28654 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            28655 ; 504  |
                            28656 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            28657 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            28658 ; 507  |
                            28659 ; 508  |
                            28660 ; 509  |//// Line In definitions (used for Line-In 1)
                            28661 ; 510  |//// 0dB point of the Line In
                            28662 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            28663 ; 512  |//// Minimum volume of Line In
                            28664 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            28665 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            28666 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            28667 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            28668 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            28669 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 473

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28670 ; 519  |
                            28671 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            28672 ; 521  |//// 0dB point of the Line In
                            28673 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            28674 ; 523  |//// Minimum volume of Line In
                            28675 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            28676 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            28677 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            28678 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            28679 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            28680 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            28681 ; 530  |
                            28682 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            28683 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            28684 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            28685 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            28686 ; 535  |
                            28687 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            28688 ; 537  |////
                            28689 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            28690 ; 539  |////
                            28691 ; 540  |///
                            28692 ; 541  |#include <types.h>
                            28693 ; 542  |extern volatile WORD g_wActivityState;
                            28694 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            28695 ; 544  |
                            28696 ; 545  |void _reentrant Init5VSense(void);
                            28697 ; 546  |void _reentrant ServiceDCDC(void);
                            28698 ; 547  |
                            28699 ; 548  |////////////////////////////////////////////////////////////////////////////
                            28700 ; 549  |//// JPEG Thumbnail Mode Setting
                            28701 ; 550  |//// number of column in thumbnail mode
                            28702 ; 551  |#define THUMBNAIL_X 2           
                            28703 ; 552  |//// number of row in  thumbnail mode
                            28704 ; 553  |#define THUMBNAIL_Y 2           
                            28705 ; 554  |//// thumbnail boundary offset x
                            28706 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            28707 ; 556  |//// thumbnail boundary offset y
                            28708 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            28709 ; 558  |
                            28710 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            28711 ; 560  |
                            28712 
                            28714 
                            28715 ; 101  |
                            28716 ; 102  |/*========================================================================================
                                  ==========
                            28717 ; 103  |                                             CONSTANTS
                            28718 ; 104  |==========================================================================================
                                  ========*/
                            28719 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            28720 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            28721 ; 107  |Artistname                              1:0
                            28722 ; 108  |Albumname                               3:2
                            28723 ; 109  |Genrename                               5:4
                            28724 ; 110  |Songname                                7:6
                            28725 ; 111  |----------------------------------------------------------
                            28726 ; 112  |    Value (2 bits)                      Meanings
                            28727 ; 113  |    0                                   RAW and All ASCII
                            28728 ; 114  |    1                                   Uni-code
                            28729 ; 115  |    2                                   Mixed, non-unicode
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 474

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28730 ; 116  |
                            28731 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            28732 ; 118  |*/
                            28733 ; 119  |#define BITMASK_ARTIST  (0x03)
                            28734 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            28735 ; 121  |#define BITMASK_GENRE   (0x30)
                            28736 ; 122  |#define BITMASK_SONG    (0xC0)
                            28737 ; 123  |
                            28738 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            28739 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            28740 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            28741 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            28742 ; 128  |
                            28743 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            28744 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            28745 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            28746 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            28747 ; 133  |
                            28748 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            28749 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            28750 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            28751 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            28752 ; 138  |
                            28753 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            28754 ; 140  |
                            28755 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            28756 ; 142  |
                            28757 ; 143  |#define INDEX_EOF       0xFFF
                            28758 ; 144  |#ifdef _FOLDER_BROWSE_
                            28759 ; 145  |#define INDEX_ROOT  0xffe
                            28760 ; 146  |#define UNKNOWN_RECORD  0xfff
                            28761 ; 147  |#endif  // _FOLDER_BROWSE_
                            28762 ; 148  |
                            28763 ; 149  |/* Constant for item_type */
                            28764 ; 150  |#define         ITEM_ARTIST                     0
                            28765 ; 151  |#define         ITEM_ALBUM                      1
                            28766 ; 152  |#define         ITEM_GENRE                      2
                            28767 ; 153  |#define         ITEM_TRACK                      3
                            28768 ; 154  |#define         ITEM_YEAR                       4
                            28769 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            28770 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            28771 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            28772 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            28773 ; 159  |#ifdef _NEWMUSIC_
                            28774 ; 160  |#define         ITEM_1DAY                       10
                            28775 ; 161  |#define         ITEM_1WEEK                      11
                            28776 ; 162  |#define         ITEM_1MONTH                     12
                            28777 ; 163  |#endif
                            28778 ; 164  |#ifdef _AUDIBLE_
                            28779 ; 165  |#define         ITEM_AUDIBLE            13
                            28780 ; 166  |#endif
                            28781 ; 167  |#define         ITEM_ON_THE_GO          14
                            28782 ; 168  |
                            28783 ; 169  |#define         ITEM_VOICE                      15
                            28784 ; 170  |#define         ITEM_FMREC                      16
                            28785 ; 171  |#define         ITEM_PHOTO                      17
                            28786 ; 172  |#ifdef _FOLDER_BROWSE_
                            28787 ; 173  |#define         ITEM_INTERNAL           18
                            28788 ; 174  |#define         ITEM_EXTERNAL       19
                            28789 ; 175  |#endif  // _FOLDER_BROWSE_
                            28790 ; 176  |#define     ITEM_UNKNOWN        0xff
                            28791 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 475

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28792 ; 178  |/*
                            28793 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            28794 ; 180  |option input.
                            28795 ; 181  |*/
                            28796 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            28797 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            28798 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            28799 ; 185  |#ifdef _FOLDER_BROWSE_
                            28800 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            28801 ; 187  |#endif  // _FOLDER_BROWSE_
                            28802 ; 188  |
                            28803 ; 189  |/* Constant for key action */
                            28804 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            28805 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            28806 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            28807 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            28808 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            28809 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            28810 ; 196  |
                            28811 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            28812 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            28813 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            28814 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            28815 ; 201  |
                            28816 ; 202  |#define         NO_SD                                   0
                            28817 ; 203  |#define         HAS_SD                                  1
                            28818 ; 204  |
                            28819 ; 205  |#define         PLAY_NORMAL                             0
                            28820 ; 206  |#define         PLAY_SHUFFLE                    1
                            28821 ; 207  |
                            28822 ; 208  |#define     PLAY_REPEAT_OFF         0
                            28823 ; 209  |#define     PLAY_REPEAT_ON          1
                            28824 ; 210  |
                            28825 ; 211  |#define     PLAY_SELECT_FLASH       0
                            28826 ; 212  |#define     PLAY_SELECT_SD          1
                            28827 ; 213  |
                            28828 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            28829 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            28830 ; 216  |
                            28831 ; 217  |#define         ON_THE_GO_EXIST                 0
                            28832 ; 218  |#define         ON_THE_GO_FULL                  1
                            28833 ; 219  |#define         ON_THE_GO_FREE                  2
                            28834 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            28835 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            28836 ; 222  |
                            28837 ; 223  |#define         REC_VOICE_TYPE                  0
                            28838 ; 224  |#define         REC_FMREC_TYPE                  1
                            28839 ; 225  |#define         REC_PHOTO_TYPE                  2
                            28840 ; 226  |#define         VOICE_FILE_ADD                  0
                            28841 ; 227  |#define         VOICE_FILE_DEL                  1
                            28842 ; 228  |
                            28843 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            28844 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            28845 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            28846 ; 232  |flash or external SD card */
                            28847 ; 233  |#ifdef _SUPPORT_2000_SONGS_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 476

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28848 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            28849 ; 235  |#else
                            28850 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            28851 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            28852 ; 238  |
                            28853 ; 239  |/* number of byte in one DSP word */
                            28854 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            28855 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            28856 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            28857 ; 243  |are 10 level directory structure */
                            28858 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            28859 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            28860 ; 246  |
                            28861 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            28862 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            28863 ; 249  |/* number of songs in each new music list */
                            28864 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            28865 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            28866 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            28867 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            28868 ; 254  |/* number of songs in the on-the-fly list */
                            28869 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            28870 ; 256  |/* number of files audible list */
                            28871 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            28872 ; 258  |
                            28873 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            28874 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            28875 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            28876 ; 262  |
                            28877 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            28878 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            28879 ; 265  |#ifdef _FOLDER_BROWSE_
                            28880 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            28881 ; 267  |#else
                            28882 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            28883 ; 269  |#endif  // _FOLDER_BROWSE_
                            28884 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            28885 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            28886 ; 272  |
                            28887 ; 273  |#ifndef _MAX_DIR_DEPTH
                            28888 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            28889 ; 275  |#endif  // _MAX_DIR_DEPTH
                            28890 ; 276  |
                            28891 ; 277  |/*========================================================================================
                                  ==========*/
                            28892 ; 278  |
                            28893 ; 279  |
                            28894 ; 280  |/*========================================================================================
                                  ==========
                            28895 ; 281  |                                               MACROS
                            28896 ; 282  |==========================================================================================
                                  ========*/
                            28897 ; 283  |
                            28898 ; 284  |/*========================================================================================
                                  ==========
                            28899 ; 285  |                                               ENUMS
                            28900 ; 286  |==========================================================================================
                                  ========*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 477

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28901 ; 287  |#define NUM_OF_MEDIA                            (2)
                            28902 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            28903 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            28904 ; 290  |/*========================================================================================
                                  ==========
                            28905 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            28906 ; 292  |==========================================================================================
                                  ========*/
                            28907 ; 293  |
                            28908 ; 294  |typedef char    int8;
                            28909 ; 295  |typedef short   int16;
                            28910 ; 296  |typedef int     int24;
                            28911 ; 297  |typedef long    int32;
                            28912 ; 298  |
                            28913 ; 299  |typedef int     intx;
                            28914 ; 300  |
                            28915 ; 301  |typedef unsigned char   uint8;
                            28916 ; 302  |typedef unsigned short  uint16;
                            28917 ; 303  |typedef unsigned int    uint24;
                            28918 ; 304  |typedef unsigned long   uint32;
                            28919 
                            28923 
                            28924 ; 305  |
                            28925 ; 306  |/*
                            28926 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            28927 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            28928 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            28929 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            28930 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            28931 ; 312  |*/
                            28932 ; 313  |/*
                            28933 ; 314  |path_name[] _must_have_data_:
                            28934 ; 315  |path_name[] = (Max. 120 Characters);
                            28935 ; 316  |year range:
                            28936 ; 317  |year = 0x000000-0xFFFFFF;
                            28937 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            28938 ; 319  |Unknown track number:
                            28939 ; 320  |track_number = 0x7FFFFF;
                            28940 ; 321  |unicode refer to above #define BITMASK_*
                            28941 ; 322  |*/
                            28942 ; 323  |/*
                            28943 ; 324  |Interface of UI and Music Library
                            28944 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            28945 ; 326  |
                            28946 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            28947 ; 328  |
                            28948 ; 329  |3) UI to Music Library variable passing length definition:
                            28949 ; 330  |        All ASCII Characters:
                            28950 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            28951 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            28952 ; 333  |        Unicode Characters:
                            28953 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            28954 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            28955 ; 336  |
                            28956 ; 337  |4) UI input data to Music Library in two formats.
                            28957 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            28958 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            28959 ; 340  |
                            28960 ; 341  |5) UI calling function:
                            28961 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            28962 ; 343  |        int16 option definition:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 478

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28963 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            28964 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            28965 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            28966 ; 347  |
                            28967 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            28968 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            28969 ; 350  |
                            28970 ; 351  |6) Modification Date:
                            28971 ; 352  |        uint24 g_file_time:
                            28972 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            28973 ; 354  |*/
                            28974 ; 355  |
                            28975 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            28976 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            28977 ; 358  |typedef struct _ram_song_info {
                            28978 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28979 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28980 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28981 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28982 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28983 ; 364  |    uint32 g_songFastKey;
                            28984 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28985 ; 366  |        uint24 year;
                            28986 ; 367  |        uint24 track_number;
                            28987 ; 368  |        uint8 unicode;
                            28988 ; 369  |} RAM_SONG_INFO_T;
                            28989 ; 370  |
                            28990 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            28991 ; 372  |typedef struct _flash_group_name {
                            28992 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28993 ; 374  |        uint8 unicode;
                            28994 ; 375  |} FLASH_GROUP_NAME_T;
                            28995 ; 376  |
                            28996 ; 377  |// struct to store directories information passed from UI
                            28997 ; 378  |#ifdef _FOLDER_BROWSE_
                            28998 ; 379  |typedef struct _ml_DirInfo {
                            28999 ; 380  |        uint24  u8Unicode : 8;
                            29000 ; 381  |        uint24  u12DirDepth : 12;
                            29001 ; 382  |        uint24  u4Added : 4;            
                            29002 ; 383  |        INT     iDirRecord;
                            29003 ; 384  |        DWORD   dwFastKey;
                            29004 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            29005 ; 386  |} ML_DIRINFO_T;
                            29006 ; 387  |#endif  // _FOLDER_BROWSE_
                            29007 ; 388  |
                            29008 ; 389  |/*========================================================================================
                                  ==========
                            29009 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            29010 ; 391  |==========================================================================================
                                  ========*/
                            29011 ; 392  |extern uint24   IsPlayOnTheGo;
                            29012 
                            29018 
                            29019 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            29020 ; 394  |extern uint24   merge_id_list_flash[];
                            29021 ; 395  |extern uint24   merge_id_list_sd[];
                            29022 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            29023 ; 397  |#ifdef _FOLDER_BROWSE_
                            29024 
                            29037 
                            29038 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 479

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29039 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            29040 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            29041 ; 401  |#endif  // _FOLDER_BROWSE_
                            29042 ; 402  |extern INT _X    *sec_temp_buf_X;
                            29043 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            29044 ; 404  |
                            29045 ; 405  |/*========================================================================================
                                  ==========
                            29046 ; 406  |                                        FUNCTION PROTOTYPES
                            29047 ; 407  |==========================================================================================
                                  ========*/
                            29048 ; 408  |
                            29049 ; 409  |///////////////////////////////////////////////////////////////////////
                            29050 ; 410  |//! \brief
                            29051 ; 411  |//!
                            29052 ; 412  |//! \fntype Function
                            29053 ; 413  |//!
                            29054 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            29055 ; 415  |//! Call only once before inserting items. Call once for each media.
                            29056 ; 416  |//!
                            29057 ; 417  |//! \param[in]  none
                            29058 ; 418  |//!
                            29059 ; 419  |//! \return
                            29060 ; 420  |//!
                            29061 ; 421  |///////////////////////////////////////////////////////////////////////
                            29062 ; 422  |void ML_InitLibraryParameter(void);
                            29063 ; 423  |
                            29064 ; 424  |///////////////////////////////////////////////////////////////////////
                            29065 ; 425  |//! \brief
                            29066 ; 426  |//!
                            29067 ; 427  |//! \fntype Function
                            29068 ; 428  |//!
                            29069 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            29070 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            29071 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            29072 ; 432  |//! the song information is recorded in music library.
                            29073 ; 433  |//!
                            29074 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            29075 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            29076 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            29077 ; 437  |//!
                            29078 ; 438  |//! \return
                            29079 ; 439  |//!
                            29080 ; 440  |///////////////////////////////////////////////////////////////////////
                            29081 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            29082 
                            29096 
                            29097 ; 442  |
                            29098 ; 443  |///////////////////////////////////////////////////////////////////////
                            29099 ; 444  |//! \brief
                            29100 ; 445  |//!
                            29101 ; 446  |//! \fntype Function
                            29102 ; 447  |//!
                            29103 ; 448  |//! \param[in]
                            29104 ; 449  |//!
                            29105 ; 450  |//! \return
                            29106 ; 451  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 480

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29107 ; 452  |///////////////////////////////////////////////////////////////////////
                            29108 ; 453  |#ifdef _FOLDER_BROWSE_
                            29109 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            29110 ; 455  |#endif  // _FOLDER_BROWSE_
                            29111 ; 456  |
                            29112 ; 457  |///////////////////////////////////////////////////////////////////////
                            29113 ; 458  |//! \brief
                            29114 ; 459  |//!
                            29115 ; 460  |//! \fntype Function
                            29116 ; 461  |//!
                            29117 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            29118 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            29119 ; 464  |//! music library for that particular media.
                            29120 ; 465  |//!
                            29121 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            29122 ; 467  |//!
                            29123 ; 468  |//! \return
                            29124 ; 469  |//!
                            29125 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            29126 ; 471  |//!         function.
                            29127 ; 472  |///////////////////////////////////////////////////////////////////////
                            29128 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            29129 ; 474  |
                            29130 ; 475  |///////////////////////////////////////////////////////////////////////
                            29131 ; 476  |//! \brief
                            29132 ; 477  |//!
                            29133 ; 478  |//! \fntype Function
                            29134 ; 479  |//!
                            29135 ; 480  |//! \param[in]
                            29136 ; 481  |//!
                            29137 ; 482  |//! \return
                            29138 ; 483  |//!
                            29139 ; 484  |///////////////////////////////////////////////////////////////////////
                            29140 ; 485  |#ifdef _NEWMUSIC_
                            29141 ; 486  |void ML_UpdateNewMusic(void);
                            29142 ; 487  |#endif
                            29143 ; 488  |
                            29144 ; 489  |///////////////////////////////////////////////////////////////////////
                            29145 ; 490  |//! \brief
                            29146 ; 491  |//!
                            29147 ; 492  |//! \fntype Function
                            29148 ; 493  |//!
                            29149 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            29150 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            29151 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            29152 ; 497  |//!
                            29153 ; 498  |//! \param[in]  none
                            29154 ; 499  |//!
                            29155 ; 500  |//! \return
                            29156 ; 501  |//!
                            29157 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            29158 ; 503  |//!         must be called before calling any other music library functions.
                            29159 ; 504  |///////////////////////////////////////////////////////////////////////
                            29160 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            29161 ; 506  |
                            29162 ; 507  |///////////////////////////////////////////////////////////////////////
                            29163 ; 508  |//! \brief
                            29164 ; 509  |//!
                            29165 ; 510  |//! \fntype Function
                            29166 ; 511  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 481

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29167 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            29168 ; 513  |//! library operation.
                            29169 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            29170 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            29171 ; 516  |//! music.sec file do not exist.
                            29172 ; 517  |//!
                            29173 ; 518  |//! \param[in]  none
                            29174 ; 519  |//!
                            29175 ; 520  |//! \return
                            29176 ; 521  |//!
                            29177 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            29178 ; 523  |//!         must be called before calling any other music library functions.
                            29179 ; 524  |///////////////////////////////////////////////////////////////////////
                            29180 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            29181 ; 526  |
                            29182 ; 527  |///////////////////////////////////////////////////////////////////////
                            29183 ; 528  |//! \brief
                            29184 ; 529  |//!
                            29185 ; 530  |//! \fntype Function
                            29186 ; 531  |//!
                            29187 ; 532  |//! Preload the list, prepare for renew.
                            29188 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            29189 ; 534  |//! structure in RAM.
                            29190 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            29191 ; 536  |//! in RAM.
                            29192 ; 537  |//!
                            29193 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            29194 ; 539  |//!
                            29195 ; 540  |//! \return
                            29196 ; 541  |//!
                            29197 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            29198 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            29199 ; 544  |///////////////////////////////////////////////////////////////////////
                            29200 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            29201 ; 546  |
                            29202 ; 547  |///////////////////////////////////////////////////////////////////////
                            29203 ; 548  |//! \brief
                            29204 ; 549  |//!
                            29205 ; 550  |//! \fntype Function
                            29206 ; 551  |//!
                            29207 ; 552  |//! Save the list to flash memory.
                            29208 ; 553  |//!
                            29209 ; 554  |//! \param[in]
                            29210 ; 555  |//!
                            29211 ; 556  |//! \return
                            29212 ; 557  |//!
                            29213 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            29214 ; 559  |//!         changed by the user.
                            29215 ; 560  |///////////////////////////////////////////////////////////////////////
                            29216 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            29217 ; 562  |
                            29218 ; 563  |///////////////////////////////////////////////////////////////////////
                            29219 ; 564  |//! \brief
                            29220 ; 565  |//!
                            29221 ; 566  |//! \fntype Function
                            29222 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            29223 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            29224 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            29225 ; 570  |//! Otherwise the song is deleted.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 482

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29226 ; 571  |//!
                            29227 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            29228 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            29229 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            29230 ; 575  |//!
                            29231 ; 576  |//! \return
                            29232 ; 577  |//!
                            29233 ; 578  |///////////////////////////////////////////////////////////////////////
                            29234 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            29235 ; 580  |
                            29236 ; 581  |///////////////////////////////////////////////////////////////////////
                            29237 ; 582  |//! \brief
                            29238 ; 583  |//!
                            29239 ; 584  |//! \fntype Function
                            29240 ; 585  |//!
                            29241 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            29242 ; 587  |//! in the ML_UpdateOnTheGo().
                            29243 ; 588  |//!
                            29244 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            29245 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            29246 ; 591  |//!
                            29247 ; 592  |//! \return
                            29248 ; 593  |//!
                            29249 ; 594  |///////////////////////////////////////////////////////////////////////
                            29250 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            29251 ; 596  |
                            29252 ; 597  |///////////////////////////////////////////////////////////////////////
                            29253 ; 598  |//! \brief
                            29254 ; 599  |//!
                            29255 ; 600  |//! \fntype Function
                            29256 ; 601  |//!
                            29257 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            29258 ; 603  |//!
                            29259 ; 604  |//! \param[in]  none
                            29260 ; 605  |//!
                            29261 ; 606  |//! \return
                            29262 ; 607  |//!
                            29263 ; 608  |///////////////////////////////////////////////////////////////////////
                            29264 ; 609  |void ML_UpdateOnTheGo(void);
                            29265 ; 610  |
                            29266 ; 611  |///////////////////////////////////////////////////////////////////////
                            29267 ; 612  |//! \brief
                            29268 ; 613  |//!
                            29269 ; 614  |//! \fntype Function
                            29270 ; 615  |//!
                            29271 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            29272 ; 617  |//! Call only once before inserting items. Call once for each media.
                            29273 ; 618  |//!
                            29274 ; 619  |//! \param[in]  none
                            29275 ; 620  |//!
                            29276 ; 621  |//! \return
                            29277 ; 622  |//!
                            29278 ; 623  |///////////////////////////////////////////////////////////////////////
                            29279 ; 624  |void ML_InitVoiceParameter(void);
                            29280 ; 625  |
                            29281 ; 626  |///////////////////////////////////////////////////////////////////////
                            29282 ; 627  |//! \brief
                            29283 ; 628  |//!
                            29284 ; 629  |//! \fntype Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 483

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29285 ; 630  |//!
                            29286 ; 631  |//! \param[in]
                            29287 ; 632  |//!
                            29288 ; 633  |//! \return
                            29289 ; 634  |//!
                            29290 ; 635  |///////////////////////////////////////////////////////////////////////
                            29291 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            29292 ; 637  |
                            29293 ; 638  |///////////////////////////////////////////////////////////////////////
                            29294 ; 639  |//! \brief
                            29295 ; 640  |//!
                            29296 ; 641  |//! \fntype Function
                            29297 ; 642  |//!
                            29298 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            29299 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            29300 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            29301 ; 646  |//!
                            29302 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            29303 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            29304 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            29305 ; 650  |//!
                            29306 ; 651  |//! \return
                            29307 ; 652  |//!
                            29308 ; 653  |///////////////////////////////////////////////////////////////////////
                            29309 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            29310 ; 655  |
                            29311 ; 656  |///////////////////////////////////////////////////////////////////////
                            29312 ; 657  |//! \brief
                            29313 ; 658  |//!
                            29314 ; 659  |//! \fntype Function
                            29315 ; 660  |//!
                            29316 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            29317 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            29318 ; 663  |//! of music library for that particular media.
                            29319 ; 664  |//!
                            29320 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            29321 ; 666  |//!
                            29322 ; 667  |//! \return
                            29323 ; 668  |//!
                            29324 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            29325 ; 670  |//!         function.
                            29326 ; 671  |///////////////////////////////////////////////////////////////////////
                            29327 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            29328 ; 673  |
                            29329 ; 674  |///////////////////////////////////////////////////////////////////////
                            29330 ; 675  |//! \brief
                            29331 ; 676  |//!
                            29332 ; 677  |//! \fntype Function
                            29333 ; 678  |//!
                            29334 ; 679  |//! Called by UI, the merge the music library tables album,
                            29335 ; 680  |//! artist, genre, song and year.
                            29336 ; 681  |//!
                            29337 ; 682  |//! \param[in]  none
                            29338 ; 683  |//!
                            29339 ; 684  |//! \return
                            29340 ; 685  |//!
                            29341 ; 686  |///////////////////////////////////////////////////////////////////////
                            29342 ; 687  |void ML_MergeLibraryTables(void);
                            29343 ; 688  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 484

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29344 ; 689  |///////////////////////////////////////////////////////////////////////
                            29345 ; 690  |//! \brief
                            29346 ; 691  |//!
                            29347 ; 692  |//! \fntype Function
                            29348 ; 693  |//!
                            29349 ; 694  |//! Called by UI, the merge the music library tables album,
                            29350 ; 695  |//! artist, genre, song and year.
                            29351 ; 696  |//!
                            29352 ; 697  |//! \param[in]  none
                            29353 ; 698  |//!
                            29354 ; 699  |//! \return
                            29355 ; 700  |//!
                            29356 ; 701  |///////////////////////////////////////////////////////////////////////
                            29357 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            29358 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            29359 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            29360 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            29361 ; 706  |
                            29362 ; 707  |///////////////////////////////////////////////////////////////////////
                            29363 ; 708  |//! \brief
                            29364 ; 709  |//!
                            29365 ; 710  |//! \fntype Function
                            29366 ; 711  |//!
                            29367 ; 712  |//! \param[in]
                            29368 ; 713  |//!
                            29369 ; 714  |//! \return
                            29370 ; 715  |//!
                            29371 ; 716  |///////////////////////////////////////////////////////////////////////
                            29372 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            29373 ; 718  |
                            29374 ; 719  |/*========================================================================================
                                  ========*/
                            29375 ; 720  |
                            29376 ; 721  |// Siukoon 2005-02-28
                            29377 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            29378 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            29379 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            29380 ; 725  |#else
                            29381 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            29382 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            29383 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            29384 ; 729  |#define WORD_PER_SECTOR             (171)
                            29385 ; 730  |#define BYTE_PER_SECTOR             (512)
                            29386 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            29387 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            29388 ; 733  |
                            29389 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            29390 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            29391 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            29392 ; 737  |
                            29393 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            29394 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            29395 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            29396 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            29397 ; 742  |
                            29398 ; 743  |/////////////////////
                            29399 ; 744  |
                            29400 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 485

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29401 ; 746  |
                            29402 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            29403 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            29404 ; 749  |#else
                            29405 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            29406 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            29407 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            29408 ; 753  |
                            29409 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            29410 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            29411 ; 756  |
                            29412 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            29413 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            29414 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            29415 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            29416 ; 761  |#else
                            29417 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            29418 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            29419 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            29420 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            29421 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            29422 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            29423 ; 768  |
                            29424 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            29425 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            29426 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            29427 ; 772  |#else
                            29428 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            29429 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            29430 ; 775  |
                            29431 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            29432 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            29433 ; 778  |
                            29434 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            29435 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            29436 ; 781  |
                            29437 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            29438 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            29439 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            29440 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            29441 ; 786  |#else
                            29442 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            29443 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            29444 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            29445 ; 790  |
                            29446 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            29447 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            29448 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            29449 ; 794  |#else
                            29450 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            29451 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            29452 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            29453 ; 798  |
                            29454 ; 799  |#ifdef __cplusplus
                            29455 ; 800  |}
                            29456 ; 801  |#endif
                            29457 ; 802  |
                            29458 ; 803  |#endif  /* MUSICLIB_GHDR_H */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 486

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29459 
                            29461 
                            29462 ; 6    |#include "fsapi.h"
                            29463 
                            29465 
                            29466 ; 1    |#ifndef _FSAPI_H_
                            29467 ; 2    |#define _FSAPI_H_
                            29468 ; 3    |#include "filespec.h"
                            29469 
                            29471 
                            29472 ; 1    |#ifndef _FILESPEC_H_
                            29473 ; 2    |#define _FILESPEC_H_
                            29474 ; 3    |#include  "fstypes.h"
                            29475 
                            29477 
                            29478 ; 1    |#ifndef _FS_TYPE_H_
                            29479 ; 2    |#define _FS_TYPE_H_
                            29480 ; 3    |
                            29481 ; 4    |#include   "types.h"
                            29482 
                            29484 
                            29485 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            29486 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            29487 ; 3    |//
                            29488 ; 4    |// Filename: types.h
                            29489 ; 5    |// Description: Standard data types
                            29490 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            29491 ; 7    |
                            29492 ; 8    |#ifndef _TYPES_H
                            29493 ; 9    |#define _TYPES_H
                            29494 ; 10   |
                            29495 ; 11   |// TODO:  move this outta here!
                            29496 ; 12   |#if !defined(NOERROR)
                            29497 ; 13   |#define NOERROR 0
                            29498 ; 14   |#define SUCCESS 0
                            29499 ; 15   |#endif 
                            29500 ; 16   |#if !defined(SUCCESS)
                            29501 ; 17   |#define SUCCESS  0
                            29502 ; 18   |#endif
                            29503 ; 19   |#if !defined(ERROR)
                            29504 ; 20   |#define ERROR   -1
                            29505 ; 21   |#endif
                            29506 ; 22   |#if !defined(FALSE)
                            29507 ; 23   |#define FALSE 0
                            29508 ; 24   |#endif
                            29509 ; 25   |#if !defined(TRUE)
                            29510 ; 26   |#define TRUE  1
                            29511 ; 27   |#endif
                            29512 ; 28   |
                            29513 ; 29   |#if !defined(NULL)
                            29514 ; 30   |#define NULL 0
                            29515 ; 31   |#endif
                            29516 ; 32   |
                            29517 ; 33   |#define MAX_INT     0x7FFFFF
                            29518 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            29519 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            29520 ; 36   |#define MAX_ULONG   (-1) 
                            29521 ; 37   |
                            29522 ; 38   |#define WORD_SIZE   24              // word size in bits
                            29523 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            29524 ; 40   |
                            29525 ; 41   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 487

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29526 ; 42   |#define BYTE    unsigned char       // btVarName
                            29527 ; 43   |#define CHAR    signed char         // cVarName
                            29528 ; 44   |#define USHORT  unsigned short      // usVarName
                            29529 ; 45   |#define SHORT   unsigned short      // sVarName
                            29530 ; 46   |#define WORD    unsigned int        // wVarName
                            29531 ; 47   |#define INT     signed int          // iVarName
                            29532 ; 48   |#define DWORD   unsigned long       // dwVarName
                            29533 ; 49   |#define LONG    signed long         // lVarName
                            29534 ; 50   |#define BOOL    unsigned int        // bVarName
                            29535 ; 51   |#define FRACT   _fract              // frVarName
                            29536 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            29537 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            29538 ; 54   |#define FLOAT   float               // fVarName
                            29539 ; 55   |#define DBL     double              // dVarName
                            29540 ; 56   |#define ENUM    enum                // eVarName
                            29541 ; 57   |#define CMX     _complex            // cmxVarName
                            29542 ; 58   |typedef WORD UCS3;                   // 
                            29543 ; 59   |
                            29544 ; 60   |#define UINT16  unsigned short
                            29545 ; 61   |#define UINT8   unsigned char   
                            29546 ; 62   |#define UINT32  unsigned long
                            29547 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            29548 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            29549 ; 65   |#define WCHAR   UINT16
                            29550 ; 66   |
                            29551 ; 67   |//UINT128 is 16 bytes or 6 words
                            29552 ; 68   |typedef struct UINT128_3500 {   
                            29553 ; 69   |    int val[6];     
                            29554 ; 70   |} UINT128_3500;
                            29555 ; 71   |
                            29556 ; 72   |#define UINT128   UINT128_3500
                            29557 ; 73   |
                            29558 ; 74   |// Little endian word packed byte strings:   
                            29559 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            29560 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            29561 ; 77   |// Little endian word packed byte strings:   
                            29562 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            29563 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            29564 ; 80   |
                            29565 ; 81   |// Declare Memory Spaces To Use When Coding
                            29566 ; 82   |// A. Sector Buffers
                            29567 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            29568 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            29569 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            29570 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            29571 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            29572 ; 88   |// B. Media DDI Memory
                            29573 ; 89   |#define MEDIA_DDI_MEM _Y
                            29574 ; 90   |
                            29575 ; 91   |
                            29576 ; 92   |
                            29577 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            29578 ; 94   |// Examples of circular pointers:
                            29579 ; 95   |//    INT CIRC cpiVarName
                            29580 ; 96   |//    DWORD CIRC cpdwVarName
                            29581 ; 97   |
                            29582 ; 98   |#define RETCODE INT                 // rcVarName
                            29583 ; 99   |
                            29584 ; 100  |// generic bitfield structure
                            29585 ; 101  |struct Bitfield {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 488

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29586 ; 102  |    unsigned int B0  :1;
                            29587 ; 103  |    unsigned int B1  :1;
                            29588 ; 104  |    unsigned int B2  :1;
                            29589 ; 105  |    unsigned int B3  :1;
                            29590 ; 106  |    unsigned int B4  :1;
                            29591 ; 107  |    unsigned int B5  :1;
                            29592 ; 108  |    unsigned int B6  :1;
                            29593 ; 109  |    unsigned int B7  :1;
                            29594 ; 110  |    unsigned int B8  :1;
                            29595 ; 111  |    unsigned int B9  :1;
                            29596 ; 112  |    unsigned int B10 :1;
                            29597 ; 113  |    unsigned int B11 :1;
                            29598 ; 114  |    unsigned int B12 :1;
                            29599 ; 115  |    unsigned int B13 :1;
                            29600 ; 116  |    unsigned int B14 :1;
                            29601 ; 117  |    unsigned int B15 :1;
                            29602 ; 118  |    unsigned int B16 :1;
                            29603 ; 119  |    unsigned int B17 :1;
                            29604 ; 120  |    unsigned int B18 :1;
                            29605 ; 121  |    unsigned int B19 :1;
                            29606 ; 122  |    unsigned int B20 :1;
                            29607 ; 123  |    unsigned int B21 :1;
                            29608 ; 124  |    unsigned int B22 :1;
                            29609 ; 125  |    unsigned int B23 :1;
                            29610 ; 126  |};
                            29611 ; 127  |
                            29612 ; 128  |union BitInt {
                            29613 ; 129  |        struct Bitfield B;
                            29614 ; 130  |        int        I;
                            29615 ; 131  |};
                            29616 ; 132  |
                            29617 ; 133  |#define MAX_MSG_LENGTH 10
                            29618 ; 134  |struct CMessage
                            29619 ; 135  |{
                            29620 ; 136  |        unsigned int m_uLength;
                            29621 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            29622 ; 138  |};
                            29623 ; 139  |
                            29624 ; 140  |typedef struct {
                            29625 ; 141  |    WORD m_wLength;
                            29626 ; 142  |    WORD m_wMessage;
                            29627 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            29628 ; 144  |} Message;
                            29629 ; 145  |
                            29630 ; 146  |struct MessageQueueDescriptor
                            29631 ; 147  |{
                            29632 ; 148  |        int *m_pBase;
                            29633 ; 149  |        int m_iModulo;
                            29634 ; 150  |        int m_iSize;
                            29635 ; 151  |        int *m_pHead;
                            29636 ; 152  |        int *m_pTail;
                            29637 ; 153  |};
                            29638 ; 154  |
                            29639 ; 155  |struct ModuleEntry
                            29640 ; 156  |{
                            29641 ; 157  |    int m_iSignaledEventMask;
                            29642 ; 158  |    int m_iWaitEventMask;
                            29643 ; 159  |    int m_iResourceOfCode;
                            29644 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            29645 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            29646 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 489

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29647 ; 163  |    int m_uTimeOutHigh;
                            29648 ; 164  |    int m_uTimeOutLow;
                            29649 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            29650 ; 166  |};
                            29651 ; 167  |
                            29652 ; 168  |union WaitMask{
                            29653 ; 169  |    struct B{
                            29654 ; 170  |        unsigned int m_bNone     :1;
                            29655 ; 171  |        unsigned int m_bMessage  :1;
                            29656 ; 172  |        unsigned int m_bTimer    :1;
                            29657 ; 173  |        unsigned int m_bButton   :1;
                            29658 ; 174  |    } B;
                            29659 ; 175  |    int I;
                            29660 ; 176  |} ;
                            29661 ; 177  |
                            29662 ; 178  |
                            29663 ; 179  |struct Button {
                            29664 ; 180  |        WORD wButtonEvent;
                            29665 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            29666 ; 182  |};
                            29667 ; 183  |
                            29668 ; 184  |struct Message {
                            29669 ; 185  |        WORD wMsgLength;
                            29670 ; 186  |        WORD wMsgCommand;
                            29671 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            29672 ; 188  |};
                            29673 ; 189  |
                            29674 ; 190  |union EventTypes {
                            29675 ; 191  |        struct CMessage msg;
                            29676 ; 192  |        struct Button Button ;
                            29677 ; 193  |        struct Message Message;
                            29678 ; 194  |};
                            29679 ; 195  |
                            29680 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            29681 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            29682 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            29683 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            29684 ; 200  |
                            29685 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            29686 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            29687 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            29688 ; 204  |
                            29689 ; 205  |#if DEBUG
                            29690 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            29691 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            29692 ; 208  |#else 
                            29693 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            29694 ; 210  |#define DebugBuildAssert(x)    
                            29695 ; 211  |#endif
                            29696 ; 212  |
                            29697 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            29698 ; 214  |//  #pragma asm
                            29699 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            29700 ; 216  |//  #pragma endasm
                            29701 ; 217  |
                            29702 ; 218  |
                            29703 ; 219  |#ifdef COLOR_262K
                            29704 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            29705 ; 221  |#elif defined(COLOR_65K)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 490

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29706 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            29707 ; 223  |#else
                            29708 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            29709 ; 225  |#endif
                            29710 ; 226  |    
                            29711 ; 227  |#endif // #ifndef _TYPES_H
                            29712 
                            29714 
                            29715 ; 5    |
                            29716 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            29717 ; 7    |typedef struct
                            29718 ; 8    |{
                            29719 ; 9    |
                            29720 ; 10   |INT     _Y BytesPerSector;
                            29721 ; 11   |INT     _Y SectorsPerCluster;
                            29722 ; 12   |INT     _Y RsvdSectors;
                            29723 ; 13   |INT     _Y NoOfFATs;
                            29724 ; 14   |INT     _Y MaxRootDirEntries;
                            29725 ; 15   |LONG    _Y TotalSectors;
                            29726 ; 16   |LONG    _Y FATSize;
                            29727 ; 17   |LONG    _Y RootdirCluster;
                            29728 ; 18   |//INT   _Y FSInfoSector;
                            29729 ; 19   |//INT   _Y BkBootSector;
                            29730 ; 20   |LONG    _Y NextFreeCluster;
                            29731 ; 21   |LONG    _Y TotalFreeClusters;
                            29732 ; 22   |INT     _Y RootDirSectors;
                            29733 ; 23   |INT     _Y FIRSTDataSector;
                            29734 ; 24   |INT    _Y FATType;
                            29735 ; 25   |LONG   _Y TotalNoofclusters;
                            29736 ; 26   |INT    _Y ClusterMask;
                            29737 ; 27   |INT    _Y ClusterShift;
                            29738 ; 28   |INT    _Y SectorShift;
                            29739 ; 29   |INT    _Y SectorMask;
                            29740 ; 30   |INT    _Y DevicePresent;
                            29741 ; 31   |LONG   _Y FirRootdirsec;
                            29742 ; 32   |INT             _Y FSInfoSector;
                            29743 ; 33   |}FSMEDIA_TABLE;
                            29744 ; 34   |
                            29745 ; 35   |
                            29746 ; 36   |#define         MAXDEVICES              2
                            29747 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            29748 ; 38   |
                            29749 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            29750 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            29751 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            29752 ; 42   |#define         BOOTSECTOR              0
                            29753 ; 43   |#define     FSINFOSECTOR        1
                            29754 ; 44   |
                            29755 ; 45   |#define     READ_MODE           1
                            29756 ; 46   |#define     WRITE_MODE          2
                            29757 ; 47   |#define     APPEND_MODE         4
                            29758 ; 48   |#define     SEQ_WRITE_MODE      8
                            29759 ; 49   |#define     DIRECTORY_MODE         16
                            29760 ; 50   |#define     CREATE_MODE        32
                            29761 ; 51   |
                            29762 ; 52   |#define     RPLUS               5
                            29763 ; 53   |#define     WPLUS                   6
                            29764 ; 54   |#define     APLUS               7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 491

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29765 ; 55   |
                            29766 ; 56   |
                            29767 ; 57   |
                            29768 ; 58   |#define     X_MEMORY            0
                            29769 ; 59   |#define     Y_MEMORY            2
                            29770 ; 60   |#define     P_MEMORY            4
                            29771 ; 61   |
                            29772 ; 62   |#define     FAT12               0 
                            29773 ; 63   |#define     FAT16               1   
                            29774 ; 64   |#define     FAT32               2 
                            29775 ; 65   |
                            29776 ; 66   |
                            29777 ; 67   |#define FAT12EOF            0x0FFF
                            29778 ; 68   |#define FAT16EOF            0xFFFF
                            29779 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            29780 ; 70   |
                            29781 ; 71   |
                            29782 ; 72   |
                            29783 ; 73   |#define FAT12FREECX         0x000
                            29784 ; 74   |#define FAT16FREECX         0x0000
                            29785 ; 75   |#define FAT32FREECX         0x00000000
                            29786 ; 76   |
                            29787 ; 77   |
                            29788 ; 78   |#define  DBCS               1
                            29789 ; 79   |#define  UNICODE            2
                            29790 ; 80   |
                            29791 ; 81   |
                            29792 ; 82   |#define     CREATION_DATE       1
                            29793 ; 83   |#define     CREATION_TIME       2
                            29794 ; 84   |#define     MODIFICATION_DATE   3
                            29795 ; 85   |#define     MODIFICATION_TIME   4
                            29796 ; 86   |
                            29797 ; 87   |
                            29798 ; 88   |#define     READ_ONLY      0X01
                            29799 ; 89   |#define     HIDDEN         0X02
                            29800 ; 90   |#define     SYSTEM         0X04
                            29801 ; 91   |#define     VOLUME_ID      0X08
                            29802 ; 92   |#define     DIRECTORY      0X10
                            29803 ; 93   |#define     ARCHIVE        0X20
                            29804 ; 94   |
                            29805 ; 95   |#define READCOUNTER         105
                            29806 ; 96   |#define WRITECOUNTER        100
                            29807 ; 97   |#define FLUSHCOUNTER        200
                            29808 ; 98   |
                            29809 ; 99   |
                            29810 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            29811 ; 101  |
                            29812 ; 102  |#define  CWD_HANDLE           0
                            29813 ; 103  |#define  DIRECTORY_HANDLE     1
                            29814 ; 104  |#define  FIRST_VALID_HANDLE   2
                            29815 ; 105  |#define  END_OF_DIR_PATH      3
                            29816 ; 106  |
                            29817 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            29818 ; 108  |#define         NORMALTYPE              0
                            29819 ; 109  |#define         FATTYPE                 1
                            29820 ; 110  |#define     RAWTYPE         2
                            29821 ; 111  |
                            29822 ; 112  |#define  SHORTNAMERES_CH      6
                            29823 ; 113  |#define  LONGNAMERES_CH       9
                            29824 ; 114  |#define  MAXFILENAME_CH       260
                            29825 ; 115  |
                            29826 ; 116  |#define VOLUME_TYPE          0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 492

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29827 ; 117  |#define DIR_TYPE             1
                            29828 ; 118  |#define FILE_TYPE            2
                            29829 ; 119  |                                           
                            29830 ; 120  |#define WRITE_TYPE_RANDOM               0
                            29831 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            29832 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            29833 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            29834 ; 124  |                  
                            29835 ; 125  |
                            29836 ; 126  |#define     HANDLEENTRYSIZE         19
                            29837 ; 127  |
                            29838 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            29839 ; 129  |
                            29840 ; 130  |#define     CACHEDESCRSIZE          8
                            29841 ; 131  |#define     CACHEBUFSIZE            705
                            29842 ; 132  |
                            29843 ; 133  |#define     UCS2s                     0
                            29844 ; 134  |#define     UCS3s                     1
                            29845 ; 135  |
                            29846 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            29847 ; 137  |
                            29848 ; 138  |#endif // _FS_TYPE_H_
                            29849 ; 139  |
                            29850 
                            29852 
                            29853 ; 4    |#define MAX_FILESNAME   13
                            29854 ; 5    |
                            29855 ; 6    |typedef struct {
                            29856 ; 7    |    INT     gCurrentRecord;
                            29857 ; 8    |    INT     DirAttribute;
                            29858 ; 9    |    _packed char    FileName[9];
                            29859 ; 10   |    _packed char    FileExtension[4];
                            29860 ; 11   |}FILESPEC;
                            29861 ; 12   |
                            29862 ; 13   |typedef struct {
                            29863 ; 14   |    INT attrib;
                            29864 ; 15   |        LONG FileSize;
                            29865 ; 16   |    int  device;
                            29866 ; 17   |    INT startrecord;
                            29867 ; 18   |    _packed char name[MAX_FILESNAME];
                            29868 ; 19   |        LONG Key;
                            29869 ; 20   |}Finddata;
                            29870 ; 21   |#endif
                            29871 ; 22   |
                            29872 
                            29874 
                            29875 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            29876 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            29877 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            29878 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_M
                                  emory,INT MOdulo);
                            29879 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            29880 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            29881 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                                  
                            29882 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            29883 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            29884 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Sourc
                                  e_Memory,INT MOdulo);
                            29885 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            29886 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 493

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29887 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            29888 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            29889 ; 18   |
                            29890 ; 19   |        //      SGTL-HK 27-05-2005
                            29891 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            29892 ; 21   |
                            29893 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            29894 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            29895 ; 24   |
                            29896 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,
                                  INT length);
                            29897 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            29898 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *
                                  Buffer);
                            29899 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcach
                                  es);
                            29900 ; 29   |extern INT  FlushCache(void);
                            29901 ; 30   |extern _reentrant INT FsShutDown(void);
                            29902 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            29903 ; 32   |
                            29904 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            29905 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            29906 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            29907 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            29908 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLen
                                  gth);
                            29909 ; 38   |extern INT FlushCache(void);
                            29910 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            29911 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            29912 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            29913 ; 42   |extern INT FSFATType (INT DeviceNum);
                            29914 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            29915 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            29916 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            29917 ; 46   |
                            29918 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
                            29919 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            29920 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            29921 
                            29931 
                            29932 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            29933 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            29934 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            29935 ; 53   |
                            29936 ; 54   |
                            29937 ; 55   |
                            29938 ; 56   |
                            29939 ; 57   |typedef struct
                            29940 ; 58   |{
                            29941 ; 59   |
                            29942 ; 60   |INT             Day;
                            29943 ; 61   |INT             Month;
                            29944 ; 62   |INT             Year;
                            29945 ; 63   |}DIR_DATE;
                            29946 ; 64   |
                            29947 ; 65   |
                            29948 ; 66   |typedef struct
                            29949 ; 67   |{
                            29950 ; 68   |
                            29951 ; 69   |INT             Second;
                            29952 ; 70   |INT             Minute;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 494

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29953 ; 71   |INT             Hour;
                            29954 ; 72   |}DIR_TIME;
                            29955 ; 73   |
                            29956 ; 74   |
                            29957 ; 75   |typedef struct
                            29958 ; 76   |{
                            29959 ; 77   |LONG CurrentOffset;     
                            29960 ; 78   |LONG CurrentCluster;
                            29961 ; 79   |}HANDLECONTEXT;
                            29962 ; 80   |
                            29963 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            29964 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DA
                                  TE *dirdate,DIR_TIME *dirtime);
                            29965 
                            29976 
                            29977 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *di
                                  rdate,DIR_TIME *dirtime);
                            29978 ; 84   |#endif
                            29979 
                            29981 
                            29982 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            29983 ; 8    |//  Equates
                            29984 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            29985 ; 10   |//Traversal return types
                            29986 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            29987 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            29988 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            29989 ; 14   |
                            29990 ; 15   |#define PLAYSET_MUSIC 0
                            29991 ; 16   |#define PLAYSET_VOICE 1
                            29992 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            29993 ; 18   |#define PLAYSET_FAVORITES 3
                            29994 ; 19   |
                            29995 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            29996 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            29997 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            29998 ; 23   |
                            29999 ; 24   |#define SELECT_TRACKS   0
                            30000 ; 25   |#define ORDER_TRACKS    1
                            30001 ; 26   |#define BUILD_FILE_LINKS        2
                            30002 ; 27   |#define RESTORE_BOOKMARK 3
                            30003 ; 28   |        //      SGTL-HK 28-10-2004
                            30004 ; 29   |#define BUILD_DIR_LINKS         4
                            30005 ; 30   |
                            30006 ; 31   |
                            30007 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            30008 ; 33   |
                            30009 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            30010 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            30011 ; 36   |
                            30012 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            30013 ; 38   |
                            30014 ; 39   |#define TYPE_DIR 0
                            30015 ; 40   |#define TYPE_FILE 1
                            30016 ; 41   |
                            30017 ; 42   |#define IS_TRASH        0
                            30018 ; 43   |#define IS_VOICE_DIR 1
                            30019 ; 44   |#define IS_VALID_AUDIO 2
                            30020 ; 45   |#define IS_VOICE_FILE  3
                            30021 ; 46   |
                            30022 ; 47   |//List containing audio file extensions
                            30023 ; 48   |#define WMA_FILE_EXT     0x414D57
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 495

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30024 ; 49   |#define MP3_FILE_EXT     0x33504d
                            30025 ; 50   |#define WAV_FILE_EXT     0x564157
                            30026 ; 51   |#define MP4_FILE_EXT     0x34504d
                            30027 ; 52   |#define M4A_FILE_EXT     0x41344d
                            30028 ; 53   |#define ASF_FILE_EXT     0x465341
                            30029 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            30030 ; 55   |#define JPG_FILE_EXT     0x47504a
                            30031 ; 56   |#define BMP_FILE_EXT     0x504d42
                            30032 ; 57   |#define SMV_FILE_EXT     0x564d53
                            30033 ; 58   |
                            30034 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            30035 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            30036 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            30037 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            30038 ; 63   |
                            30039 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            30040 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            30041 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            30042 ; 67   |
                            30043 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            30044 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            30045 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            30046 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            30047 ; 72   |
                            30048 ; 73   |#define NAME_SFN        0
                            30049 ; 74   |#define NAME_LFN        1
                            30050 ; 75   |//Error code for unsupported file Names or Extensions
                            30051 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            30052 ; 77   |
                            30053 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            30054 ; 79   |
                            30055 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            30056 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            30057 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            30058 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            30059 ; 84   |
                            30060 ; 85   |extern int g_iPlaylistRepeat;
                            30061 ; 86   |extern int g_bPlaylistShuffle;
                            30062 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            30063 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            30064 ; 89   |extern BOOL g_Rebuild;
                            30065 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            30066 ; 91   |extern INT  g_file_time;
                            30067 ; 92   |extern INT  g_unicode;
                            30068 ; 93   |extern DWORD    g_dwFastKey;
                            30069 ; 94   |extern INT  g_iRecordNum;
                            30070 ; 95   |extern DWORD    g_FileKey;
                            30071 ; 96   |extern DIR_DATE g_dirdate;
                            30072 ; 97   |extern DIR_TIME g_dirtime;
                            30073 ; 98   |extern INT  *pHighestNumber;
                            30074 ; 99   |extern INT  g_iHighestVoiceNumber;
                            30075 ; 100  |extern INT  g_iHighestFMNumber;
                            30076 ; 101  |extern INT  g_iHighestLineNumber;
                            30077 ; 102  |
                            30078 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            30079 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            30080 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            30081 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            30082 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT R
                                  ecordNumber);
                            30083 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            30084 ; 109  |void _reentrant Playlist_ResetPlayset(void);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 496

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30085 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            30086 ; 111  |
                            30087 ; 112  |//////////////////////////////////////////////////////////////////////////////////////////
                                  /////////////////
                            30088 ; 113  |/////playlist3 helper functions
                            30089 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////////
                            30090 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            30091 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            30092 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            30093 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            30094 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            30095 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            30096 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            30097 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            30098 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr)
                                  ;
                            30099 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            30100 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            30101 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            30102 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            30103 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            30104 ; 129  |
                            30105 ; 130  |DWORD GetDclkCount(void);
                            30106 ; 131  |
                            30107 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            30108 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            30109 ; 134  |
                            30110 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            30111 ; 136  |_reentrant void BuildFMFilePath(void);
                            30112 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            30113 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            30114 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            30115 ; 140  |#endif
                            30116 
                            30118 
                            30119 ; 50   |#include "musiclib_ghdr.h"
                            30120 
                            30122 
                            30123 ; 1    |#ifndef MUSICLIB_GHDR_H
                            30124 ; 2    |#define MUSICLIB_GHDR_H
                            30125 ; 3    |
                            30126 ; 4    |#ifdef __cplusplus
                            30127 ; 5    |extern "C" {
                            30128 ; 6    |#endif
                            30129 ; 7    |
                            30130 ; 8    |/*========================================================================================
                                  ==========
                            30131 ; 9    |
                            30132 ; 10   |                                        General Description
                            30133 ; 11   |
                            30134 ; 12   |==========================================================================================
                                  ==========
                            30135 ; 13   |
                            30136 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            30137 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            30138 ; 16   |
                            30139 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            30140 ; 18   |
                            30141 ; 19   |PRODUCT NAMES: All
                            30142 ; 20   |
                            30143 ; 21   |GENERAL DESCRIPTION:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 497

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30144 ; 22   |
                            30145 ; 23   |    General description of this grouping of functions.
                            30146 ; 24   |
                            30147 ; 25   |Portability: All
                            30148 ; 26   |
                            30149 ; 27   |
                            30150 ; 28   |Revision History:
                            30151 ; 29   |
                            30152 ; 30   |                         Modification        Tracking
                            30153 ; 31   |Author                       Date             Number           Description of Changes
                            30154 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            30155 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            30156 ; 34   |
                            30157 ; 35   |
                            30158 ; 36   |==========================================================================================
                                  ==========
                            30159 ; 37   |                                            DESCRIPTION
                            30160 ; 38   |==========================================================================================
                                  ==========
                            30161 ; 39   |
                            30162 ; 40   |GLOBAL FUNCTIONS:
                            30163 ; 41   |    MF_global_func_name()
                            30164 ; 42   |
                            30165 ; 43   |TRACEABILITY MATRIX:
                            30166 ; 44   |    None
                            30167 ; 45   |
                            30168 ; 46   |==========================================================================================
                                  ========*/
                            30169 ; 47   |
                            30170 ; 48   |/*========================================================================================
                                  ==========
                            30171 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            30172 ; 50   |==========================================================================================
                                  ========*/
                            30173 ; 51   |#ifdef WIN32
                            30174 ; 52   |#define _PC_SIMULATION_
                            30175 ; 53   |#else
                            30176 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            30177 ; 55   |#endif  // WIN32
                            30178 ; 56   |
                            30179 ; 57   |#if 1
                            30180 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            30181 ; 59   |#endif
                            30182 ; 60   |
                            30183 ; 61   |#if 1
                            30184 ; 62   |#define _AUDIBLE_       /* install audible list */
                            30185 ; 63   |#endif
                            30186 ; 64   |
                            30187 ; 65   |#if 1
                            30188 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            30189 ; 67   |#endif
                            30190 ; 68   |
                            30191 ; 69   |#ifdef PL3_FB
                            30192 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            30193 ; 71   |#endif
                            30194 ; 72   |
                            30195 ; 73   |#if 1
                            30196 ; 74   |#define _SUPPORT_2000_SONGS_
                            30197 ; 75   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 498

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30198 ; 76   |
                            30199 ; 77   |/*========================================================================================
                                  ==========
                            30200 ; 78   |                                           INCLUDE FILES
                            30201 ; 79   |==========================================================================================
                                  ========*/
                            30202 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            30203 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            30204 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            30205 ; 83   |#define OEM_SEEK_END    SEEK_END
                            30206 ; 84   |#else
                            30207 ; 85   |#define _X
                            30208 ; 86   |#define _Y
                            30209 ; 87   |#define _packed
                            30210 ; 88   |
                            30211 ; 89   |#define _asmfunc
                            30212 ; 90   |#define _reentrant
                            30213 ; 91   |
                            30214 ; 92   |#define OEM_SEEK_CUR    1
                            30215 ; 93   |#define OEM_SEEK_SET    0
                            30216 ; 94   |#define OEM_SEEK_END    2
                            30217 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            30218 ; 96   |
                            30219 ; 97   |#include "types.h"
                            30220 ; 98   |#include "exec.h"
                            30221 ; 99   |#include "messages.h"
                            30222 ; 100  |#include "project.h"
                            30223 ; 101  |
                            30224 ; 102  |/*========================================================================================
                                  ==========
                            30225 ; 103  |                                             CONSTANTS
                            30226 ; 104  |==========================================================================================
                                  ========*/
                            30227 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            30228 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            30229 ; 107  |Artistname                              1:0
                            30230 ; 108  |Albumname                               3:2
                            30231 ; 109  |Genrename                               5:4
                            30232 ; 110  |Songname                                7:6
                            30233 ; 111  |----------------------------------------------------------
                            30234 ; 112  |    Value (2 bits)                      Meanings
                            30235 ; 113  |    0                                   RAW and All ASCII
                            30236 ; 114  |    1                                   Uni-code
                            30237 ; 115  |    2                                   Mixed, non-unicode
                            30238 ; 116  |
                            30239 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            30240 ; 118  |*/
                            30241 ; 119  |#define BITMASK_ARTIST  (0x03)
                            30242 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            30243 ; 121  |#define BITMASK_GENRE   (0x30)
                            30244 ; 122  |#define BITMASK_SONG    (0xC0)
                            30245 ; 123  |
                            30246 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            30247 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            30248 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            30249 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            30250 ; 128  |
                            30251 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            30252 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            30253 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            30254 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            30255 ; 133  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 499

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30256 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            30257 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            30258 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            30259 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            30260 ; 138  |
                            30261 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            30262 ; 140  |
                            30263 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            30264 ; 142  |
                            30265 ; 143  |#define INDEX_EOF       0xFFF
                            30266 ; 144  |#ifdef _FOLDER_BROWSE_
                            30267 ; 145  |#define INDEX_ROOT  0xffe
                            30268 ; 146  |#define UNKNOWN_RECORD  0xfff
                            30269 ; 147  |#endif  // _FOLDER_BROWSE_
                            30270 ; 148  |
                            30271 ; 149  |/* Constant for item_type */
                            30272 ; 150  |#define         ITEM_ARTIST                     0
                            30273 ; 151  |#define         ITEM_ALBUM                      1
                            30274 ; 152  |#define         ITEM_GENRE                      2
                            30275 ; 153  |#define         ITEM_TRACK                      3
                            30276 ; 154  |#define         ITEM_YEAR                       4
                            30277 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            30278 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            30279 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            30280 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            30281 ; 159  |#ifdef _NEWMUSIC_
                            30282 ; 160  |#define         ITEM_1DAY                       10
                            30283 ; 161  |#define         ITEM_1WEEK                      11
                            30284 ; 162  |#define         ITEM_1MONTH                     12
                            30285 ; 163  |#endif
                            30286 ; 164  |#ifdef _AUDIBLE_
                            30287 ; 165  |#define         ITEM_AUDIBLE            13
                            30288 ; 166  |#endif
                            30289 ; 167  |#define         ITEM_ON_THE_GO          14
                            30290 ; 168  |
                            30291 ; 169  |#define         ITEM_VOICE                      15
                            30292 ; 170  |#define         ITEM_FMREC                      16
                            30293 ; 171  |#define         ITEM_PHOTO                      17
                            30294 ; 172  |#ifdef _FOLDER_BROWSE_
                            30295 ; 173  |#define         ITEM_INTERNAL           18
                            30296 ; 174  |#define         ITEM_EXTERNAL       19
                            30297 ; 175  |#endif  // _FOLDER_BROWSE_
                            30298 ; 176  |#define     ITEM_UNKNOWN        0xff
                            30299 ; 177  |
                            30300 ; 178  |/*
                            30301 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            30302 ; 180  |option input.
                            30303 ; 181  |*/
                            30304 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            30305 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            30306 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            30307 ; 185  |#ifdef _FOLDER_BROWSE_
                            30308 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            30309 ; 187  |#endif  // _FOLDER_BROWSE_
                            30310 ; 188  |
                            30311 ; 189  |/* Constant for key action */
                            30312 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            30313 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 500

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30314 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            30315 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            30316 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            30317 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            30318 ; 196  |
                            30319 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            30320 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            30321 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            30322 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            30323 ; 201  |
                            30324 ; 202  |#define         NO_SD                                   0
                            30325 ; 203  |#define         HAS_SD                                  1
                            30326 ; 204  |
                            30327 ; 205  |#define         PLAY_NORMAL                             0
                            30328 ; 206  |#define         PLAY_SHUFFLE                    1
                            30329 ; 207  |
                            30330 ; 208  |#define     PLAY_REPEAT_OFF         0
                            30331 ; 209  |#define     PLAY_REPEAT_ON          1
                            30332 ; 210  |
                            30333 ; 211  |#define     PLAY_SELECT_FLASH       0
                            30334 ; 212  |#define     PLAY_SELECT_SD          1
                            30335 ; 213  |
                            30336 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            30337 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            30338 ; 216  |
                            30339 ; 217  |#define         ON_THE_GO_EXIST                 0
                            30340 ; 218  |#define         ON_THE_GO_FULL                  1
                            30341 ; 219  |#define         ON_THE_GO_FREE                  2
                            30342 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            30343 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            30344 ; 222  |
                            30345 ; 223  |#define         REC_VOICE_TYPE                  0
                            30346 ; 224  |#define         REC_FMREC_TYPE                  1
                            30347 ; 225  |#define         REC_PHOTO_TYPE                  2
                            30348 ; 226  |#define         VOICE_FILE_ADD                  0
                            30349 ; 227  |#define         VOICE_FILE_DEL                  1
                            30350 ; 228  |
                            30351 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            30352 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            30353 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            30354 ; 232  |flash or external SD card */
                            30355 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            30356 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            30357 ; 235  |#else
                            30358 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            30359 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            30360 ; 238  |
                            30361 ; 239  |/* number of byte in one DSP word */
                            30362 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            30363 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            30364 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            30365 ; 243  |are 10 level directory structure */
                            30366 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            30367 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            30368 ; 246  |
                            30369 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            30370 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            30371 ; 249  |/* number of songs in each new music list */
                            30372 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 501

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30373 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            30374 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            30375 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            30376 ; 254  |/* number of songs in the on-the-fly list */
                            30377 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            30378 ; 256  |/* number of files audible list */
                            30379 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            30380 ; 258  |
                            30381 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            30382 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            30383 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            30384 ; 262  |
                            30385 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            30386 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            30387 ; 265  |#ifdef _FOLDER_BROWSE_
                            30388 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            30389 ; 267  |#else
                            30390 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            30391 ; 269  |#endif  // _FOLDER_BROWSE_
                            30392 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            30393 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            30394 ; 272  |
                            30395 ; 273  |#ifndef _MAX_DIR_DEPTH
                            30396 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            30397 ; 275  |#endif  // _MAX_DIR_DEPTH
                            30398 ; 276  |
                            30399 ; 277  |/*========================================================================================
                                  ==========*/
                            30400 ; 278  |
                            30401 ; 279  |
                            30402 ; 280  |/*========================================================================================
                                  ==========
                            30403 ; 281  |                                               MACROS
                            30404 ; 282  |==========================================================================================
                                  ========*/
                            30405 ; 283  |
                            30406 ; 284  |/*========================================================================================
                                  ==========
                            30407 ; 285  |                                               ENUMS
                            30408 ; 286  |==========================================================================================
                                  ========*/
                            30409 ; 287  |#define NUM_OF_MEDIA                            (2)
                            30410 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            30411 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            30412 ; 290  |/*========================================================================================
                                  ==========
                            30413 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            30414 ; 292  |==========================================================================================
                                  ========*/
                            30415 ; 293  |
                            30416 ; 294  |typedef char    int8;
                            30417 ; 295  |typedef short   int16;
                            30418 ; 296  |typedef int     int24;
                            30419 ; 297  |typedef long    int32;
                            30420 ; 298  |
                            30421 ; 299  |typedef int     intx;
                            30422 ; 300  |
                            30423 ; 301  |typedef unsigned char   uint8;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 502

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30424 ; 302  |typedef unsigned short  uint16;
                            30425 ; 303  |typedef unsigned int    uint24;
                            30426 ; 304  |typedef unsigned long   uint32;
                            30427 ; 305  |
                            30428 ; 306  |/*
                            30429 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            30430 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            30431 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            30432 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            30433 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            30434 ; 312  |*/
                            30435 ; 313  |/*
                            30436 ; 314  |path_name[] _must_have_data_:
                            30437 ; 315  |path_name[] = (Max. 120 Characters);
                            30438 ; 316  |year range:
                            30439 ; 317  |year = 0x000000-0xFFFFFF;
                            30440 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            30441 ; 319  |Unknown track number:
                            30442 ; 320  |track_number = 0x7FFFFF;
                            30443 ; 321  |unicode refer to above #define BITMASK_*
                            30444 ; 322  |*/
                            30445 ; 323  |/*
                            30446 ; 324  |Interface of UI and Music Library
                            30447 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            30448 ; 326  |
                            30449 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            30450 ; 328  |
                            30451 ; 329  |3) UI to Music Library variable passing length definition:
                            30452 ; 330  |        All ASCII Characters:
                            30453 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            30454 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            30455 ; 333  |        Unicode Characters:
                            30456 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            30457 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            30458 ; 336  |
                            30459 ; 337  |4) UI input data to Music Library in two formats.
                            30460 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            30461 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            30462 ; 340  |
                            30463 ; 341  |5) UI calling function:
                            30464 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            30465 ; 343  |        int16 option definition:
                            30466 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            30467 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            30468 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            30469 ; 347  |
                            30470 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            30471 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            30472 ; 350  |
                            30473 ; 351  |6) Modification Date:
                            30474 ; 352  |        uint24 g_file_time:
                            30475 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            30476 ; 354  |*/
                            30477 ; 355  |
                            30478 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            30479 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            30480 ; 358  |typedef struct _ram_song_info {
                            30481 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            30482 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            30483 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 503

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30484 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            30485 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            30486 ; 364  |    uint32 g_songFastKey;
                            30487 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            30488 ; 366  |        uint24 year;
                            30489 ; 367  |        uint24 track_number;
                            30490 ; 368  |        uint8 unicode;
                            30491 ; 369  |} RAM_SONG_INFO_T;
                            30492 ; 370  |
                            30493 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            30494 ; 372  |typedef struct _flash_group_name {
                            30495 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            30496 ; 374  |        uint8 unicode;
                            30497 ; 375  |} FLASH_GROUP_NAME_T;
                            30498 ; 376  |
                            30499 ; 377  |// struct to store directories information passed from UI
                            30500 ; 378  |#ifdef _FOLDER_BROWSE_
                            30501 ; 379  |typedef struct _ml_DirInfo {
                            30502 ; 380  |        uint24  u8Unicode : 8;
                            30503 ; 381  |        uint24  u12DirDepth : 12;
                            30504 ; 382  |        uint24  u4Added : 4;            
                            30505 ; 383  |        INT     iDirRecord;
                            30506 ; 384  |        DWORD   dwFastKey;
                            30507 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            30508 ; 386  |} ML_DIRINFO_T;
                            30509 ; 387  |#endif  // _FOLDER_BROWSE_
                            30510 ; 388  |
                            30511 ; 389  |/*========================================================================================
                                  ==========
                            30512 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            30513 ; 391  |==========================================================================================
                                  ========*/
                            30514 ; 392  |extern uint24   IsPlayOnTheGo;
                            30515 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            30516 ; 394  |extern uint24   merge_id_list_flash[];
                            30517 ; 395  |extern uint24   merge_id_list_sd[];
                            30518 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            30519 ; 397  |#ifdef _FOLDER_BROWSE_
                            30520 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            30521 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            30522 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            30523 ; 401  |#endif  // _FOLDER_BROWSE_
                            30524 ; 402  |extern INT _X    *sec_temp_buf_X;
                            30525 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            30526 ; 404  |
                            30527 ; 405  |/*========================================================================================
                                  ==========
                            30528 ; 406  |                                        FUNCTION PROTOTYPES
                            30529 ; 407  |==========================================================================================
                                  ========*/
                            30530 ; 408  |
                            30531 ; 409  |///////////////////////////////////////////////////////////////////////
                            30532 ; 410  |//! \brief
                            30533 ; 411  |//!
                            30534 ; 412  |//! \fntype Function
                            30535 ; 413  |//!
                            30536 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            30537 ; 415  |//! Call only once before inserting items. Call once for each media.
                            30538 ; 416  |//!
                            30539 ; 417  |//! \param[in]  none
                            30540 ; 418  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 504

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30541 ; 419  |//! \return
                            30542 ; 420  |//!
                            30543 ; 421  |///////////////////////////////////////////////////////////////////////
                            30544 ; 422  |void ML_InitLibraryParameter(void);
                            30545 ; 423  |
                            30546 ; 424  |///////////////////////////////////////////////////////////////////////
                            30547 ; 425  |//! \brief
                            30548 ; 426  |//!
                            30549 ; 427  |//! \fntype Function
                            30550 ; 428  |//!
                            30551 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            30552 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            30553 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            30554 ; 432  |//! the song information is recorded in music library.
                            30555 ; 433  |//!
                            30556 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            30557 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            30558 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            30559 ; 437  |//!
                            30560 ; 438  |//! \return
                            30561 ; 439  |//!
                            30562 ; 440  |///////////////////////////////////////////////////////////////////////
                            30563 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            30564 ; 442  |
                            30565 ; 443  |///////////////////////////////////////////////////////////////////////
                            30566 ; 444  |//! \brief
                            30567 ; 445  |//!
                            30568 ; 446  |//! \fntype Function
                            30569 ; 447  |//!
                            30570 ; 448  |//! \param[in]
                            30571 ; 449  |//!
                            30572 ; 450  |//! \return
                            30573 ; 451  |//!
                            30574 ; 452  |///////////////////////////////////////////////////////////////////////
                            30575 ; 453  |#ifdef _FOLDER_BROWSE_
                            30576 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            30577 ; 455  |#endif  // _FOLDER_BROWSE_
                            30578 ; 456  |
                            30579 ; 457  |///////////////////////////////////////////////////////////////////////
                            30580 ; 458  |//! \brief
                            30581 ; 459  |//!
                            30582 ; 460  |//! \fntype Function
                            30583 ; 461  |//!
                            30584 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            30585 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            30586 ; 464  |//! music library for that particular media.
                            30587 ; 465  |//!
                            30588 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            30589 ; 467  |//!
                            30590 ; 468  |//! \return
                            30591 ; 469  |//!
                            30592 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            30593 ; 471  |//!         function.
                            30594 ; 472  |///////////////////////////////////////////////////////////////////////
                            30595 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            30596 ; 474  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 505

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30597 ; 475  |///////////////////////////////////////////////////////////////////////
                            30598 ; 476  |//! \brief
                            30599 ; 477  |//!
                            30600 ; 478  |//! \fntype Function
                            30601 ; 479  |//!
                            30602 ; 480  |//! \param[in]
                            30603 ; 481  |//!
                            30604 ; 482  |//! \return
                            30605 ; 483  |//!
                            30606 ; 484  |///////////////////////////////////////////////////////////////////////
                            30607 ; 485  |#ifdef _NEWMUSIC_
                            30608 ; 486  |void ML_UpdateNewMusic(void);
                            30609 ; 487  |#endif
                            30610 ; 488  |
                            30611 ; 489  |///////////////////////////////////////////////////////////////////////
                            30612 ; 490  |//! \brief
                            30613 ; 491  |//!
                            30614 ; 492  |//! \fntype Function
                            30615 ; 493  |//!
                            30616 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            30617 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            30618 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            30619 ; 497  |//!
                            30620 ; 498  |//! \param[in]  none
                            30621 ; 499  |//!
                            30622 ; 500  |//! \return
                            30623 ; 501  |//!
                            30624 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            30625 ; 503  |//!         must be called before calling any other music library functions.
                            30626 ; 504  |///////////////////////////////////////////////////////////////////////
                            30627 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            30628 ; 506  |
                            30629 ; 507  |///////////////////////////////////////////////////////////////////////
                            30630 ; 508  |//! \brief
                            30631 ; 509  |//!
                            30632 ; 510  |//! \fntype Function
                            30633 ; 511  |//!
                            30634 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            30635 ; 513  |//! library operation.
                            30636 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            30637 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            30638 ; 516  |//! music.sec file do not exist.
                            30639 ; 517  |//!
                            30640 ; 518  |//! \param[in]  none
                            30641 ; 519  |//!
                            30642 ; 520  |//! \return
                            30643 ; 521  |//!
                            30644 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            30645 ; 523  |//!         must be called before calling any other music library functions.
                            30646 ; 524  |///////////////////////////////////////////////////////////////////////
                            30647 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            30648 ; 526  |
                            30649 ; 527  |///////////////////////////////////////////////////////////////////////
                            30650 ; 528  |//! \brief
                            30651 ; 529  |//!
                            30652 ; 530  |//! \fntype Function
                            30653 ; 531  |//!
                            30654 ; 532  |//! Preload the list, prepare for renew.
                            30655 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            30656 ; 534  |//! structure in RAM.
                            30657 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 506

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30658 ; 536  |//! in RAM.
                            30659 ; 537  |//!
                            30660 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            30661 ; 539  |//!
                            30662 ; 540  |//! \return
                            30663 ; 541  |//!
                            30664 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            30665 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            30666 ; 544  |///////////////////////////////////////////////////////////////////////
                            30667 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            30668 ; 546  |
                            30669 ; 547  |///////////////////////////////////////////////////////////////////////
                            30670 ; 548  |//! \brief
                            30671 ; 549  |//!
                            30672 ; 550  |//! \fntype Function
                            30673 ; 551  |//!
                            30674 ; 552  |//! Save the list to flash memory.
                            30675 ; 553  |//!
                            30676 ; 554  |//! \param[in]
                            30677 ; 555  |//!
                            30678 ; 556  |//! \return
                            30679 ; 557  |//!
                            30680 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            30681 ; 559  |//!         changed by the user.
                            30682 ; 560  |///////////////////////////////////////////////////////////////////////
                            30683 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            30684 ; 562  |
                            30685 ; 563  |///////////////////////////////////////////////////////////////////////
                            30686 ; 564  |//! \brief
                            30687 ; 565  |//!
                            30688 ; 566  |//! \fntype Function
                            30689 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            30690 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            30691 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            30692 ; 570  |//! Otherwise the song is deleted.
                            30693 ; 571  |//!
                            30694 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            30695 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            30696 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            30697 ; 575  |//!
                            30698 ; 576  |//! \return
                            30699 ; 577  |//!
                            30700 ; 578  |///////////////////////////////////////////////////////////////////////
                            30701 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            30702 ; 580  |
                            30703 ; 581  |///////////////////////////////////////////////////////////////////////
                            30704 ; 582  |//! \brief
                            30705 ; 583  |//!
                            30706 ; 584  |//! \fntype Function
                            30707 ; 585  |//!
                            30708 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            30709 ; 587  |//! in the ML_UpdateOnTheGo().
                            30710 ; 588  |//!
                            30711 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            30712 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            30713 ; 591  |//!
                            30714 ; 592  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 507

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30715 ; 593  |//!
                            30716 ; 594  |///////////////////////////////////////////////////////////////////////
                            30717 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            30718 ; 596  |
                            30719 ; 597  |///////////////////////////////////////////////////////////////////////
                            30720 ; 598  |//! \brief
                            30721 ; 599  |//!
                            30722 ; 600  |//! \fntype Function
                            30723 ; 601  |//!
                            30724 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            30725 ; 603  |//!
                            30726 ; 604  |//! \param[in]  none
                            30727 ; 605  |//!
                            30728 ; 606  |//! \return
                            30729 ; 607  |//!
                            30730 ; 608  |///////////////////////////////////////////////////////////////////////
                            30731 ; 609  |void ML_UpdateOnTheGo(void);
                            30732 ; 610  |
                            30733 ; 611  |///////////////////////////////////////////////////////////////////////
                            30734 ; 612  |//! \brief
                            30735 ; 613  |//!
                            30736 ; 614  |//! \fntype Function
                            30737 ; 615  |//!
                            30738 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            30739 ; 617  |//! Call only once before inserting items. Call once for each media.
                            30740 ; 618  |//!
                            30741 ; 619  |//! \param[in]  none
                            30742 ; 620  |//!
                            30743 ; 621  |//! \return
                            30744 ; 622  |//!
                            30745 ; 623  |///////////////////////////////////////////////////////////////////////
                            30746 ; 624  |void ML_InitVoiceParameter(void);
                            30747 ; 625  |
                            30748 ; 626  |///////////////////////////////////////////////////////////////////////
                            30749 ; 627  |//! \brief
                            30750 ; 628  |//!
                            30751 ; 629  |//! \fntype Function
                            30752 ; 630  |//!
                            30753 ; 631  |//! \param[in]
                            30754 ; 632  |//!
                            30755 ; 633  |//! \return
                            30756 ; 634  |//!
                            30757 ; 635  |///////////////////////////////////////////////////////////////////////
                            30758 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            30759 ; 637  |
                            30760 ; 638  |///////////////////////////////////////////////////////////////////////
                            30761 ; 639  |//! \brief
                            30762 ; 640  |//!
                            30763 ; 641  |//! \fntype Function
                            30764 ; 642  |//!
                            30765 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            30766 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            30767 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            30768 ; 646  |//!
                            30769 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            30770 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            30771 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            30772 ; 650  |//!
                            30773 ; 651  |//! \return
                            30774 ; 652  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 508

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30775 ; 653  |///////////////////////////////////////////////////////////////////////
                            30776 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            30777 ; 655  |
                            30778 ; 656  |///////////////////////////////////////////////////////////////////////
                            30779 ; 657  |//! \brief
                            30780 ; 658  |//!
                            30781 ; 659  |//! \fntype Function
                            30782 ; 660  |//!
                            30783 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            30784 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            30785 ; 663  |//! of music library for that particular media.
                            30786 ; 664  |//!
                            30787 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            30788 ; 666  |//!
                            30789 ; 667  |//! \return
                            30790 ; 668  |//!
                            30791 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            30792 ; 670  |//!         function.
                            30793 ; 671  |///////////////////////////////////////////////////////////////////////
                            30794 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            30795 ; 673  |
                            30796 ; 674  |///////////////////////////////////////////////////////////////////////
                            30797 ; 675  |//! \brief
                            30798 ; 676  |//!
                            30799 ; 677  |//! \fntype Function
                            30800 ; 678  |//!
                            30801 ; 679  |//! Called by UI, the merge the music library tables album,
                            30802 ; 680  |//! artist, genre, song and year.
                            30803 ; 681  |//!
                            30804 ; 682  |//! \param[in]  none
                            30805 ; 683  |//!
                            30806 ; 684  |//! \return
                            30807 ; 685  |//!
                            30808 ; 686  |///////////////////////////////////////////////////////////////////////
                            30809 ; 687  |void ML_MergeLibraryTables(void);
                            30810 ; 688  |
                            30811 ; 689  |///////////////////////////////////////////////////////////////////////
                            30812 ; 690  |//! \brief
                            30813 ; 691  |//!
                            30814 ; 692  |//! \fntype Function
                            30815 ; 693  |//!
                            30816 ; 694  |//! Called by UI, the merge the music library tables album,
                            30817 ; 695  |//! artist, genre, song and year.
                            30818 ; 696  |//!
                            30819 ; 697  |//! \param[in]  none
                            30820 ; 698  |//!
                            30821 ; 699  |//! \return
                            30822 ; 700  |//!
                            30823 ; 701  |///////////////////////////////////////////////////////////////////////
                            30824 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            30825 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            30826 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            30827 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            30828 ; 706  |
                            30829 ; 707  |///////////////////////////////////////////////////////////////////////
                            30830 ; 708  |//! \brief
                            30831 ; 709  |//!
                            30832 ; 710  |//! \fntype Function
                            30833 ; 711  |//!
                            30834 ; 712  |//! \param[in]
                            30835 ; 713  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 509

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30836 ; 714  |//! \return
                            30837 ; 715  |//!
                            30838 ; 716  |///////////////////////////////////////////////////////////////////////
                            30839 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            30840 ; 718  |
                            30841 ; 719  |/*========================================================================================
                                  ========*/
                            30842 ; 720  |
                            30843 ; 721  |// Siukoon 2005-02-28
                            30844 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            30845 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            30846 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            30847 ; 725  |#else
                            30848 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            30849 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            30850 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            30851 ; 729  |#define WORD_PER_SECTOR             (171)
                            30852 ; 730  |#define BYTE_PER_SECTOR             (512)
                            30853 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            30854 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            30855 ; 733  |
                            30856 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            30857 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            30858 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            30859 ; 737  |
                            30860 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            30861 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            30862 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            30863 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            30864 ; 742  |
                            30865 ; 743  |/////////////////////
                            30866 ; 744  |
                            30867 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            30868 ; 746  |
                            30869 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            30870 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            30871 ; 749  |#else
                            30872 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            30873 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            30874 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            30875 ; 753  |
                            30876 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            30877 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            30878 ; 756  |
                            30879 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            30880 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            30881 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            30882 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            30883 ; 761  |#else
                            30884 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            30885 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            30886 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            30887 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            30888 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            30889 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            30890 ; 768  |
                            30891 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 510

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30892 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            30893 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            30894 ; 772  |#else
                            30895 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            30896 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            30897 ; 775  |
                            30898 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            30899 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            30900 ; 778  |
                            30901 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            30902 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            30903 ; 781  |
                            30904 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            30905 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            30906 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            30907 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            30908 ; 786  |#else
                            30909 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            30910 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            30911 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            30912 ; 790  |
                            30913 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            30914 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            30915 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            30916 ; 794  |#else
                            30917 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            30918 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            30919 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            30920 ; 798  |
                            30921 ; 799  |#ifdef __cplusplus
                            30922 ; 800  |}
                            30923 ; 801  |#endif
                            30924 ; 802  |
                            30925 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            30926 
                            30928 
                            30929 ; 51   |#include "playerlib.h"
                            30930 
                            30932 
                            30933 ; 1    |#ifndef _PLAYERLIB_H
                            30934 ; 2    |#define _PLAYERLIB_H
                            30935 ; 3    |
                            30936 ; 4    |#include "types.h"
                            30937 
                            30939 
                            30940 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            30941 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            30942 ; 3    |//
                            30943 ; 4    |// Filename: types.h
                            30944 ; 5    |// Description: Standard data types
                            30945 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            30946 ; 7    |
                            30947 ; 8    |#ifndef _TYPES_H
                            30948 ; 9    |#define _TYPES_H
                            30949 ; 10   |
                            30950 ; 11   |// TODO:  move this outta here!
                            30951 ; 12   |#if !defined(NOERROR)
                            30952 ; 13   |#define NOERROR 0
                            30953 ; 14   |#define SUCCESS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 511

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30954 ; 15   |#endif 
                            30955 ; 16   |#if !defined(SUCCESS)
                            30956 ; 17   |#define SUCCESS  0
                            30957 ; 18   |#endif
                            30958 ; 19   |#if !defined(ERROR)
                            30959 ; 20   |#define ERROR   -1
                            30960 ; 21   |#endif
                            30961 ; 22   |#if !defined(FALSE)
                            30962 ; 23   |#define FALSE 0
                            30963 ; 24   |#endif
                            30964 ; 25   |#if !defined(TRUE)
                            30965 ; 26   |#define TRUE  1
                            30966 ; 27   |#endif
                            30967 ; 28   |
                            30968 ; 29   |#if !defined(NULL)
                            30969 ; 30   |#define NULL 0
                            30970 ; 31   |#endif
                            30971 ; 32   |
                            30972 ; 33   |#define MAX_INT     0x7FFFFF
                            30973 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            30974 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            30975 ; 36   |#define MAX_ULONG   (-1) 
                            30976 ; 37   |
                            30977 ; 38   |#define WORD_SIZE   24              // word size in bits
                            30978 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            30979 ; 40   |
                            30980 ; 41   |
                            30981 ; 42   |#define BYTE    unsigned char       // btVarName
                            30982 ; 43   |#define CHAR    signed char         // cVarName
                            30983 ; 44   |#define USHORT  unsigned short      // usVarName
                            30984 ; 45   |#define SHORT   unsigned short      // sVarName
                            30985 ; 46   |#define WORD    unsigned int        // wVarName
                            30986 ; 47   |#define INT     signed int          // iVarName
                            30987 ; 48   |#define DWORD   unsigned long       // dwVarName
                            30988 ; 49   |#define LONG    signed long         // lVarName
                            30989 ; 50   |#define BOOL    unsigned int        // bVarName
                            30990 ; 51   |#define FRACT   _fract              // frVarName
                            30991 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            30992 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            30993 ; 54   |#define FLOAT   float               // fVarName
                            30994 ; 55   |#define DBL     double              // dVarName
                            30995 ; 56   |#define ENUM    enum                // eVarName
                            30996 ; 57   |#define CMX     _complex            // cmxVarName
                            30997 ; 58   |typedef WORD UCS3;                   // 
                            30998 ; 59   |
                            30999 ; 60   |#define UINT16  unsigned short
                            31000 ; 61   |#define UINT8   unsigned char   
                            31001 ; 62   |#define UINT32  unsigned long
                            31002 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            31003 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            31004 ; 65   |#define WCHAR   UINT16
                            31005 ; 66   |
                            31006 ; 67   |//UINT128 is 16 bytes or 6 words
                            31007 ; 68   |typedef struct UINT128_3500 {   
                            31008 ; 69   |    int val[6];     
                            31009 ; 70   |} UINT128_3500;
                            31010 ; 71   |
                            31011 ; 72   |#define UINT128   UINT128_3500
                            31012 ; 73   |
                            31013 ; 74   |// Little endian word packed byte strings:   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 512

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31014 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            31015 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            31016 ; 77   |// Little endian word packed byte strings:   
                            31017 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            31018 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            31019 ; 80   |
                            31020 ; 81   |// Declare Memory Spaces To Use When Coding
                            31021 ; 82   |// A. Sector Buffers
                            31022 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            31023 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            31024 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            31025 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            31026 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            31027 ; 88   |// B. Media DDI Memory
                            31028 ; 89   |#define MEDIA_DDI_MEM _Y
                            31029 ; 90   |
                            31030 ; 91   |
                            31031 ; 92   |
                            31032 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            31033 ; 94   |// Examples of circular pointers:
                            31034 ; 95   |//    INT CIRC cpiVarName
                            31035 ; 96   |//    DWORD CIRC cpdwVarName
                            31036 ; 97   |
                            31037 ; 98   |#define RETCODE INT                 // rcVarName
                            31038 ; 99   |
                            31039 ; 100  |// generic bitfield structure
                            31040 ; 101  |struct Bitfield {
                            31041 ; 102  |    unsigned int B0  :1;
                            31042 ; 103  |    unsigned int B1  :1;
                            31043 ; 104  |    unsigned int B2  :1;
                            31044 ; 105  |    unsigned int B3  :1;
                            31045 ; 106  |    unsigned int B4  :1;
                            31046 ; 107  |    unsigned int B5  :1;
                            31047 ; 108  |    unsigned int B6  :1;
                            31048 ; 109  |    unsigned int B7  :1;
                            31049 ; 110  |    unsigned int B8  :1;
                            31050 ; 111  |    unsigned int B9  :1;
                            31051 ; 112  |    unsigned int B10 :1;
                            31052 ; 113  |    unsigned int B11 :1;
                            31053 ; 114  |    unsigned int B12 :1;
                            31054 ; 115  |    unsigned int B13 :1;
                            31055 ; 116  |    unsigned int B14 :1;
                            31056 ; 117  |    unsigned int B15 :1;
                            31057 ; 118  |    unsigned int B16 :1;
                            31058 ; 119  |    unsigned int B17 :1;
                            31059 ; 120  |    unsigned int B18 :1;
                            31060 ; 121  |    unsigned int B19 :1;
                            31061 ; 122  |    unsigned int B20 :1;
                            31062 ; 123  |    unsigned int B21 :1;
                            31063 ; 124  |    unsigned int B22 :1;
                            31064 ; 125  |    unsigned int B23 :1;
                            31065 ; 126  |};
                            31066 ; 127  |
                            31067 ; 128  |union BitInt {
                            31068 ; 129  |        struct Bitfield B;
                            31069 ; 130  |        int        I;
                            31070 ; 131  |};
                            31071 ; 132  |
                            31072 ; 133  |#define MAX_MSG_LENGTH 10
                            31073 ; 134  |struct CMessage
                            31074 ; 135  |{
                            31075 ; 136  |        unsigned int m_uLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 513

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31076 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            31077 ; 138  |};
                            31078 ; 139  |
                            31079 ; 140  |typedef struct {
                            31080 ; 141  |    WORD m_wLength;
                            31081 ; 142  |    WORD m_wMessage;
                            31082 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            31083 ; 144  |} Message;
                            31084 ; 145  |
                            31085 ; 146  |struct MessageQueueDescriptor
                            31086 ; 147  |{
                            31087 ; 148  |        int *m_pBase;
                            31088 ; 149  |        int m_iModulo;
                            31089 ; 150  |        int m_iSize;
                            31090 ; 151  |        int *m_pHead;
                            31091 ; 152  |        int *m_pTail;
                            31092 ; 153  |};
                            31093 ; 154  |
                            31094 ; 155  |struct ModuleEntry
                            31095 ; 156  |{
                            31096 ; 157  |    int m_iSignaledEventMask;
                            31097 ; 158  |    int m_iWaitEventMask;
                            31098 ; 159  |    int m_iResourceOfCode;
                            31099 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            31100 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            31101 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            31102 ; 163  |    int m_uTimeOutHigh;
                            31103 ; 164  |    int m_uTimeOutLow;
                            31104 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            31105 ; 166  |};
                            31106 ; 167  |
                            31107 ; 168  |union WaitMask{
                            31108 ; 169  |    struct B{
                            31109 ; 170  |        unsigned int m_bNone     :1;
                            31110 ; 171  |        unsigned int m_bMessage  :1;
                            31111 ; 172  |        unsigned int m_bTimer    :1;
                            31112 ; 173  |        unsigned int m_bButton   :1;
                            31113 ; 174  |    } B;
                            31114 ; 175  |    int I;
                            31115 ; 176  |} ;
                            31116 ; 177  |
                            31117 ; 178  |
                            31118 ; 179  |struct Button {
                            31119 ; 180  |        WORD wButtonEvent;
                            31120 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            31121 ; 182  |};
                            31122 ; 183  |
                            31123 ; 184  |struct Message {
                            31124 ; 185  |        WORD wMsgLength;
                            31125 ; 186  |        WORD wMsgCommand;
                            31126 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            31127 ; 188  |};
                            31128 ; 189  |
                            31129 ; 190  |union EventTypes {
                            31130 ; 191  |        struct CMessage msg;
                            31131 ; 192  |        struct Button Button ;
                            31132 ; 193  |        struct Message Message;
                            31133 ; 194  |};
                            31134 ; 195  |
                            31135 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            31136 ; 197  |#define BUILD_TYPE_UPDATER  0x100
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 514

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31137 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            31138 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            31139 ; 200  |
                            31140 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            31141 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            31142 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            31143 ; 204  |
                            31144 ; 205  |#if DEBUG
                            31145 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            31146 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            31147 ; 208  |#else 
                            31148 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            31149 ; 210  |#define DebugBuildAssert(x)    
                            31150 ; 211  |#endif
                            31151 ; 212  |
                            31152 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            31153 ; 214  |//  #pragma asm
                            31154 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            31155 ; 216  |//  #pragma endasm
                            31156 ; 217  |
                            31157 ; 218  |
                            31158 ; 219  |#ifdef COLOR_262K
                            31159 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            31160 ; 221  |#elif defined(COLOR_65K)
                            31161 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            31162 ; 223  |#else
                            31163 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            31164 ; 225  |#endif
                            31165 ; 226  |    
                            31166 ; 227  |#endif // #ifndef _TYPES_H
                            31167 
                            31169 
                            31170 ; 5    |#include "playlist.h"
                            31171 
                            31173 
                            31174 ; 1    |#ifndef PLAYLIST_H
                            31175 ; 2    |#define PLAYLIST_H
                            31176 ; 3    |
                            31177 ; 4    |#include "types.h"
                            31178 ; 5    |
                            31179 ; 6    |typedef struct {
                            31180 ; 7    |    WORD    m_wTrack;                       
                            31181 ; 8    |    WORD    m_wDeviceID;
                            31182 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            31183 ; 10   |    _packed BYTE *m_pFilename;
                            31184 ; 11   |} SONGFILEINFO;
                            31185 ; 12   |
                            31186 ; 13   |#define PLAYLIST_SUCCESS                                0
                            31187 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            31188 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            31189 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            31190 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            31191 ; 18   |#define PLAYLIST_REBUILD                5
                            31192 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            31193 ; 20   |
                            31194 ; 21   |
                            31195 ; 22   |#ifdef  USE_PLAYLIST1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 515

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31196 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            31197 ; 24   |#endif
                            31198 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            31199 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            31200 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            31201 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            31202 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            31203 ; 30   |#ifdef USE_PLAYLIST1
                            31204 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            31205 ; 32   |#endif
                            31206 ; 33   |
                            31207 ; 34   |#endif 
                            31208 
                            31210 
                            31211 ; 6    |
                            31212 ; 7    |#define DECODER_STATE_STOP          0
                            31213 ; 8    |#define DECODER_STATE_PLAY          1
                            31214 ; 9    |#define DECODER_STATE_PAUSE         2
                            31215 ; 10   |#define DECODER_STATE_TOGGLE    4
                            31216 ; 11   |
                            31217 ; 12   |#define PLAYERLIB_SUCCESS       0
                            31218 ; 13   |#define PLAYERLIB_BAD_FILE      1
                            31219 ; 14   |#define PLAYERLIB_ERROR         2
                            31220 ; 15   |#define PLAYERLIB_END_OF_LIST   3
                            31221 ; 16   |
                            31222 ; 17   |//These are in the DecoderSR/DecoderCSR
                            31223 ; 18   |#define DECODER_PAUSED          1<<5
                            31224 ; 19   |#define DECODER_STOPPED         1<<6
                            31225 ; 20   |#define DECODER_SYNCED          1<<10
                            31226 ; 21   |#define DECODER_PLAYING         1<<12
                            31227 ; 22   |#define DECODER_SONG_INFO       1<<15
                            31228 ; 23   |#define DECODER_FILE_IS_OPEN    1<<16
                            31229 ; 24   |#define DECODER_A_SET           1<<18
                            31230 ; 25   |#define DECODER_B_SET           1<<19
                            31231 ; 26   |#define DECODER_BAD_FILE        1<<21
                            31232 ; 27   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            31233 ; 28   |
                            31234 ; 29   |//PrevSong Message Parameters
                            31235 ; 30   |#define PREVSONG_STOP        0             //PrevSong + Stopped
                            31236 ; 31   |#define PREVSONG_PLAY        1<<0          //PrevSong + Play
                            31237 ; 32   |#define PREVSONG_RWND        1<<1          //PrevSong + Rwnd
                            31238 ; 33   |//NextSong Message Parameters
                            31239 ; 34   |#define NEXTSONG_STOP        0             //NextSong + Stopped
                            31240 ; 35   |#define NEXTSONG_PLAY_EOF    1             //NextSong + Play + EOF reached
                            31241 ; 36   |#define NEXTSONG_PLAY_BUTTON 3             //NextSong + Play + BUTTON pressed
                            31242 ; 37   |#define NEXTSONG_FFWD        4             //NextSong + Ffwd
                            31243 ; 38   |#define NEXTSONG_DELETE_MENU 5             //NextSong via delete menu
                            31244 ; 39   |//CurrentSong Message Parameters
                            31245 ; 40   |#define CURRENTSONG_DELETE_MENU 1          //CurrentSong via delete menu
                            31246 ; 41   |
                            31247 ; 42   |#ifdef USE_PLAYLIST3
                            31248 ; 43   |extern DWORD    g_CurrentSongFastkey;
                            31249 ; 44   |#endif  // USE_PLAYLIST3
                            31250 ; 45   |
                            31251 ; 46   |#ifdef USE_PLAYLIST5
                            31252 ; 47   |extern long g_CurrentFastKey;
                            31253 ; 48   |#endif //USE_PLAYLIST5
                            31254 ; 49   |RETCODE _reentrant PlayerLib_SetState (int iState,int bWait,int*);  
                            31255 ; 50   |RETCODE _reentrant PlayerLib_FastForward (int bPlayDuring,int,int*);
                            31256 ; 51   |RETCODE _reentrant PlayerLib_Rewind(int bPlayDuring,int,int*);
                            31257 ; 52   |RETCODE _reentrant PlayerLib_SetSongName(int bStartPlaying, int, SONGFILEINFO*);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 516

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31258 
                            31267 
                            31268 ; 53   |RETCODE _reentrant PlayerLib_GetCurrentSong(WORD wMode,int ignored1,int*ignored2);
                            31269 ; 54   |RETCODE _reentrant PlayerLib_SkipToNextSong(WORD,WORD,int*);
                            31270 ; 55   |RETCODE _reentrant PlayerLib_SkipToPreviousSong(WORD,WORD,int*);
                            31271 ; 56   |RETCODE _reentrant PlayerLib_EnablePlaylist(int bTrueFalse,int,int*);  
                            31272 ; 57   |RETCODE _reentrant PlayerLib_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            31273 ; 58   |DWORD _reentrant PlayerLib_GetSongPosition(void);
                            31274 ; 59   |RETCODE _reentrant PlayerLib_SetSongPosition(DWORD dwSongPos);
                            31275 ; 60   |////////////////////Bookmarking functions///////////////////////////////
                            31276 ; 61   |RETCODE _reentrant PlayerLib_ResetBookmark(int iCurrentPlayset, int ignored, int* pPtr);
                            31277 ; 62   |RETCODE _reentrant PlayerLib_SetBookmark(int iCurrentPlayset, int iTracknum,int* pPtr);
                            31278 ; 63   |RETCODE _reentrant PlayerLib_GotoTrack(int iTracknum, int ignored, int* ptr);
                            31279 ; 64   |RETCODE _reentrant PlayerLib_GetBookmarkSongInfo(int iCurrentPlayset, int ignored2, int* p
                                  Ptr);
                            31280 ; 65   |#ifdef USE_PLAYLIST3
                            31281 ; 66   |RETCODE _reentrant PlayerLib_GetCurrentSong_ML(WORD wMode,int ignored1,int*ignored2);
                            31282 ; 67   |#endif // #ifdef USE_PLAYLIST3
                            31283 ; 68   |
                            31284 ; 69   |#endif 
                            31285 
                            31287 
                            31288 ; 52   |#include "mainmenu.h"
                            31289 
                            31291 
                            31292 ; 1    |#ifndef _MAIN_MENU_H
                            31293 ; 2    |#define _MAIN_MENU_H
                            31294 ; 3    |
                            31295 ; 4    |// menus in mainmenu
                            31296 ; 5    |#define MAINMENU_FIRST  0
                            31297 ; 6    |
                            31298 ; 7    |enum _MENU_ID
                            31299 ; 8    |{
                            31300 ; 9    |        MENU_MUSIC = 0,
                            31301 ; 10   |#ifdef JPEG_APP
                            31302 ; 11   |        MENU_JPEG_DISPLAY,
                            31303 ; 12   |#endif
                            31304 ; 13   |#ifdef MOTION_VIDEO
                            31305 ; 14   |        MENU_MVIDEO,
                            31306 ; 15   |#endif
                            31307 ; 16   |        MENU_VOICE,
                            31308 ; 17   |
                            31309 ; 18   |/*This version does not use PL5
                            31310 ; 19   |#ifdef USE_PLAYLIST5
                            31311 ; 20   |#ifndef REMOVE_FM
                            31312 ; 21   |    MENU_FMREC,
                            31313 ; 22   |#endif
                            31314 ; 23   |    MENU_LINEIN,
                            31315 ; 24   |#ifdef AUDIBLE
                            31316 ; 25   |        MENU_AUDIBLE,
                            31317 ; 26   |#endif
                            31318 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                            31319 ; 28   |*/
                            31320 ; 29   |
                            31321 ; 30   |#ifdef USE_PLAYLIST3
                            31322 ; 31   |#ifdef AUDIBLE
                            31323 ; 32   |        MENU_AUDIBLE,
                            31324 ; 33   |#endif
                            31325 ; 34   |#endif
                            31326 ; 35   |#ifndef REMOVE_FM
                            31327 ; 36   |        MENU_FMTUNER,
                            31328 ; 37   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 517

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31329 ; 38   |        MENU_RECORD,
                            31330 ; 39   |        MENU_SETTINGS,
                            31331 ; 40   |        MENU_SHUTDOWN,
                            31332 ; 41   |        MENU_TIME_DATE,
                            31333 ; 42   |        MENU_AB,
                            31334 ; 43   |        MENU_DELETE,
                            31335 ; 44   |        MENU_ABOUT,
                            31336 ; 45   |#ifdef SPECTRUM_ANAL
                            31337 ; 46   |        MENU_SPECTROGRAM,
                            31338 ; 47   |#endif
                            31339 ; 48   |        MENU_MAIN_EXIT
                            31340 ; 49   |};
                            31341 ; 50   |
                            31342 ; 51   |
                            31343 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                            31344 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                            31345 ; 54   |
                            31346 ; 55   |#ifdef S6B33B0A_LCD
                            31347 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                            31348 ; 57   |#endif
                            31349 ; 58   |
                            31350 ; 59   |#ifdef SED15XX_LCD
                            31351 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                            31352 ; 61   |#endif
                            31353 ; 62   |
                            31354 ; 63   |
                            31355 ; 64   |// Media error constants
                            31356 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                            31357 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                            31358 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                            31359 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                            31360 ; 69   |// supported in the current code.)
                            31361 ; 70   |
                            31362 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                            31363 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                            31364 ; 73   |
                            31365 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                            31366 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                            31367 ; 76   |
                            31368 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                            31369 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                            31370 ; 79   |
                            31371 ; 80   |#ifdef USE_PLAYLIST3
                            31372 ; 81   |extern INT  g_current_index;
                            31373 ; 82   |extern INT  g_current_size;
                            31374 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                            31375 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                            31376 ; 85   |extern INT  g_iFileHandle;
                            31377 ; 86   |extern INT  g_ML_save_on_exit;
                            31378 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                            31379 ; 88   |#endif  // USE_PLAYLIST3
                            31380 ; 89   |
                            31381 ; 90   |////////////////////////////////////////////////////////////////////////////////
                            31382 ; 91   |//  Prototypes
                            31383 ; 92   |////////////////////////////////////////////////////////////////////////////////
                            31384 ; 93   |#ifdef USE_PLAYLIST3
                            31385 ; 94   |void _reentrant ML_building_engine_init(void);
                            31386 ; 95   |#endif  // USE_PLAYLIST3
                            31387 ; 96   |
                            31388 ; 97   |#endif
                            31389 
                            31391 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 518

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31392 ; 53   |#include "browsemenu.h"
                            31393 
                            31395 
                            31396 ; 1    |#ifndef BROWSEMENU_H
                            31397 ; 2    |#define BROWSEMENU_H
                            31398 ; 3    |
                            31399 ; 4    |#include "musiclib_ghdr.h"
                            31400 
                            31402 
                            31403 ; 1    |#ifndef MUSICLIB_GHDR_H
                            31404 ; 2    |#define MUSICLIB_GHDR_H
                            31405 ; 3    |
                            31406 ; 4    |#ifdef __cplusplus
                            31407 ; 5    |extern "C" {
                            31408 ; 6    |#endif
                            31409 ; 7    |
                            31410 ; 8    |/*========================================================================================
                                  ==========
                            31411 ; 9    |
                            31412 ; 10   |                                        General Description
                            31413 ; 11   |
                            31414 ; 12   |==========================================================================================
                                  ==========
                            31415 ; 13   |
                            31416 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            31417 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            31418 ; 16   |
                            31419 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            31420 ; 18   |
                            31421 ; 19   |PRODUCT NAMES: All
                            31422 ; 20   |
                            31423 ; 21   |GENERAL DESCRIPTION:
                            31424 ; 22   |
                            31425 ; 23   |    General description of this grouping of functions.
                            31426 ; 24   |
                            31427 ; 25   |Portability: All
                            31428 ; 26   |
                            31429 ; 27   |
                            31430 ; 28   |Revision History:
                            31431 ; 29   |
                            31432 ; 30   |                         Modification        Tracking
                            31433 ; 31   |Author                       Date             Number           Description of Changes
                            31434 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            31435 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            31436 ; 34   |
                            31437 ; 35   |
                            31438 ; 36   |==========================================================================================
                                  ==========
                            31439 ; 37   |                                            DESCRIPTION
                            31440 ; 38   |==========================================================================================
                                  ==========
                            31441 ; 39   |
                            31442 ; 40   |GLOBAL FUNCTIONS:
                            31443 ; 41   |    MF_global_func_name()
                            31444 ; 42   |
                            31445 ; 43   |TRACEABILITY MATRIX:
                            31446 ; 44   |    None
                            31447 ; 45   |
                            31448 ; 46   |==========================================================================================
                                  ========*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 519

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31449 ; 47   |
                            31450 ; 48   |/*========================================================================================
                                  ==========
                            31451 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            31452 ; 50   |==========================================================================================
                                  ========*/
                            31453 ; 51   |#ifdef WIN32
                            31454 ; 52   |#define _PC_SIMULATION_
                            31455 ; 53   |#else
                            31456 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            31457 ; 55   |#endif  // WIN32
                            31458 ; 56   |
                            31459 ; 57   |#if 1
                            31460 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            31461 ; 59   |#endif
                            31462 ; 60   |
                            31463 ; 61   |#if 1
                            31464 ; 62   |#define _AUDIBLE_       /* install audible list */
                            31465 ; 63   |#endif
                            31466 ; 64   |
                            31467 ; 65   |#if 1
                            31468 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            31469 ; 67   |#endif
                            31470 ; 68   |
                            31471 ; 69   |#ifdef PL3_FB
                            31472 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            31473 ; 71   |#endif
                            31474 ; 72   |
                            31475 ; 73   |#if 1
                            31476 ; 74   |#define _SUPPORT_2000_SONGS_
                            31477 ; 75   |#endif
                            31478 ; 76   |
                            31479 ; 77   |/*========================================================================================
                                  ==========
                            31480 ; 78   |                                           INCLUDE FILES
                            31481 ; 79   |==========================================================================================
                                  ========*/
                            31482 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            31483 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            31484 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            31485 ; 83   |#define OEM_SEEK_END    SEEK_END
                            31486 ; 84   |#else
                            31487 ; 85   |#define _X
                            31488 ; 86   |#define _Y
                            31489 ; 87   |#define _packed
                            31490 ; 88   |
                            31491 ; 89   |#define _asmfunc
                            31492 ; 90   |#define _reentrant
                            31493 ; 91   |
                            31494 ; 92   |#define OEM_SEEK_CUR    1
                            31495 ; 93   |#define OEM_SEEK_SET    0
                            31496 ; 94   |#define OEM_SEEK_END    2
                            31497 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            31498 ; 96   |
                            31499 ; 97   |#include "types.h"
                            31500 ; 98   |#include "exec.h"
                            31501 ; 99   |#include "messages.h"
                            31502 ; 100  |#include "project.h"
                            31503 ; 101  |
                            31504 ; 102  |/*========================================================================================
                                  ==========
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 520

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31505 ; 103  |                                             CONSTANTS
                            31506 ; 104  |==========================================================================================
                                  ========*/
                            31507 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            31508 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            31509 ; 107  |Artistname                              1:0
                            31510 ; 108  |Albumname                               3:2
                            31511 ; 109  |Genrename                               5:4
                            31512 ; 110  |Songname                                7:6
                            31513 ; 111  |----------------------------------------------------------
                            31514 ; 112  |    Value (2 bits)                      Meanings
                            31515 ; 113  |    0                                   RAW and All ASCII
                            31516 ; 114  |    1                                   Uni-code
                            31517 ; 115  |    2                                   Mixed, non-unicode
                            31518 ; 116  |
                            31519 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            31520 ; 118  |*/
                            31521 ; 119  |#define BITMASK_ARTIST  (0x03)
                            31522 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            31523 ; 121  |#define BITMASK_GENRE   (0x30)
                            31524 ; 122  |#define BITMASK_SONG    (0xC0)
                            31525 ; 123  |
                            31526 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            31527 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            31528 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            31529 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            31530 ; 128  |
                            31531 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            31532 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            31533 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            31534 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            31535 ; 133  |
                            31536 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            31537 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            31538 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            31539 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            31540 ; 138  |
                            31541 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            31542 ; 140  |
                            31543 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            31544 ; 142  |
                            31545 ; 143  |#define INDEX_EOF       0xFFF
                            31546 ; 144  |#ifdef _FOLDER_BROWSE_
                            31547 ; 145  |#define INDEX_ROOT  0xffe
                            31548 ; 146  |#define UNKNOWN_RECORD  0xfff
                            31549 ; 147  |#endif  // _FOLDER_BROWSE_
                            31550 ; 148  |
                            31551 ; 149  |/* Constant for item_type */
                            31552 ; 150  |#define         ITEM_ARTIST                     0
                            31553 ; 151  |#define         ITEM_ALBUM                      1
                            31554 ; 152  |#define         ITEM_GENRE                      2
                            31555 ; 153  |#define         ITEM_TRACK                      3
                            31556 ; 154  |#define         ITEM_YEAR                       4
                            31557 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            31558 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            31559 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            31560 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            31561 ; 159  |#ifdef _NEWMUSIC_
                            31562 ; 160  |#define         ITEM_1DAY                       10
                            31563 ; 161  |#define         ITEM_1WEEK                      11
                            31564 ; 162  |#define         ITEM_1MONTH                     12
                            31565 ; 163  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 521

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31566 ; 164  |#ifdef _AUDIBLE_
                            31567 ; 165  |#define         ITEM_AUDIBLE            13
                            31568 ; 166  |#endif
                            31569 ; 167  |#define         ITEM_ON_THE_GO          14
                            31570 ; 168  |
                            31571 ; 169  |#define         ITEM_VOICE                      15
                            31572 ; 170  |#define         ITEM_FMREC                      16
                            31573 ; 171  |#define         ITEM_PHOTO                      17
                            31574 ; 172  |#ifdef _FOLDER_BROWSE_
                            31575 ; 173  |#define         ITEM_INTERNAL           18
                            31576 ; 174  |#define         ITEM_EXTERNAL       19
                            31577 ; 175  |#endif  // _FOLDER_BROWSE_
                            31578 ; 176  |#define     ITEM_UNKNOWN        0xff
                            31579 ; 177  |
                            31580 ; 178  |/*
                            31581 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            31582 ; 180  |option input.
                            31583 ; 181  |*/
                            31584 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            31585 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            31586 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            31587 ; 185  |#ifdef _FOLDER_BROWSE_
                            31588 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            31589 ; 187  |#endif  // _FOLDER_BROWSE_
                            31590 ; 188  |
                            31591 ; 189  |/* Constant for key action */
                            31592 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            31593 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            31594 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            31595 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            31596 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            31597 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            31598 ; 196  |
                            31599 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            31600 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            31601 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            31602 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            31603 ; 201  |
                            31604 ; 202  |#define         NO_SD                                   0
                            31605 ; 203  |#define         HAS_SD                                  1
                            31606 ; 204  |
                            31607 ; 205  |#define         PLAY_NORMAL                             0
                            31608 ; 206  |#define         PLAY_SHUFFLE                    1
                            31609 ; 207  |
                            31610 ; 208  |#define     PLAY_REPEAT_OFF         0
                            31611 ; 209  |#define     PLAY_REPEAT_ON          1
                            31612 ; 210  |
                            31613 ; 211  |#define     PLAY_SELECT_FLASH       0
                            31614 ; 212  |#define     PLAY_SELECT_SD          1
                            31615 ; 213  |
                            31616 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            31617 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            31618 ; 216  |
                            31619 ; 217  |#define         ON_THE_GO_EXIST                 0
                            31620 ; 218  |#define         ON_THE_GO_FULL                  1
                            31621 ; 219  |#define         ON_THE_GO_FREE                  2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 522

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31622 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            31623 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            31624 ; 222  |
                            31625 ; 223  |#define         REC_VOICE_TYPE                  0
                            31626 ; 224  |#define         REC_FMREC_TYPE                  1
                            31627 ; 225  |#define         REC_PHOTO_TYPE                  2
                            31628 ; 226  |#define         VOICE_FILE_ADD                  0
                            31629 ; 227  |#define         VOICE_FILE_DEL                  1
                            31630 ; 228  |
                            31631 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            31632 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            31633 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            31634 ; 232  |flash or external SD card */
                            31635 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            31636 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            31637 ; 235  |#else
                            31638 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            31639 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            31640 ; 238  |
                            31641 ; 239  |/* number of byte in one DSP word */
                            31642 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            31643 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            31644 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            31645 ; 243  |are 10 level directory structure */
                            31646 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            31647 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            31648 ; 246  |
                            31649 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            31650 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            31651 ; 249  |/* number of songs in each new music list */
                            31652 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            31653 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            31654 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            31655 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            31656 ; 254  |/* number of songs in the on-the-fly list */
                            31657 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            31658 ; 256  |/* number of files audible list */
                            31659 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            31660 ; 258  |
                            31661 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            31662 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            31663 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            31664 ; 262  |
                            31665 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            31666 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            31667 ; 265  |#ifdef _FOLDER_BROWSE_
                            31668 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            31669 ; 267  |#else
                            31670 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            31671 ; 269  |#endif  // _FOLDER_BROWSE_
                            31672 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            31673 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            31674 ; 272  |
                            31675 ; 273  |#ifndef _MAX_DIR_DEPTH
                            31676 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            31677 ; 275  |#endif  // _MAX_DIR_DEPTH
                            31678 ; 276  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 523

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31679 ; 277  |/*========================================================================================
                                  ==========*/
                            31680 ; 278  |
                            31681 ; 279  |
                            31682 ; 280  |/*========================================================================================
                                  ==========
                            31683 ; 281  |                                               MACROS
                            31684 ; 282  |==========================================================================================
                                  ========*/
                            31685 ; 283  |
                            31686 ; 284  |/*========================================================================================
                                  ==========
                            31687 ; 285  |                                               ENUMS
                            31688 ; 286  |==========================================================================================
                                  ========*/
                            31689 ; 287  |#define NUM_OF_MEDIA                            (2)
                            31690 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            31691 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            31692 ; 290  |/*========================================================================================
                                  ==========
                            31693 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            31694 ; 292  |==========================================================================================
                                  ========*/
                            31695 ; 293  |
                            31696 ; 294  |typedef char    int8;
                            31697 ; 295  |typedef short   int16;
                            31698 ; 296  |typedef int     int24;
                            31699 ; 297  |typedef long    int32;
                            31700 ; 298  |
                            31701 ; 299  |typedef int     intx;
                            31702 ; 300  |
                            31703 ; 301  |typedef unsigned char   uint8;
                            31704 ; 302  |typedef unsigned short  uint16;
                            31705 ; 303  |typedef unsigned int    uint24;
                            31706 ; 304  |typedef unsigned long   uint32;
                            31707 ; 305  |
                            31708 ; 306  |/*
                            31709 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            31710 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            31711 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            31712 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            31713 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            31714 ; 312  |*/
                            31715 ; 313  |/*
                            31716 ; 314  |path_name[] _must_have_data_:
                            31717 ; 315  |path_name[] = (Max. 120 Characters);
                            31718 ; 316  |year range:
                            31719 ; 317  |year = 0x000000-0xFFFFFF;
                            31720 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            31721 ; 319  |Unknown track number:
                            31722 ; 320  |track_number = 0x7FFFFF;
                            31723 ; 321  |unicode refer to above #define BITMASK_*
                            31724 ; 322  |*/
                            31725 ; 323  |/*
                            31726 ; 324  |Interface of UI and Music Library
                            31727 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            31728 ; 326  |
                            31729 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            31730 ; 328  |
                            31731 ; 329  |3) UI to Music Library variable passing length definition:
                            31732 ; 330  |        All ASCII Characters:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 524

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31733 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            31734 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            31735 ; 333  |        Unicode Characters:
                            31736 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            31737 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            31738 ; 336  |
                            31739 ; 337  |4) UI input data to Music Library in two formats.
                            31740 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            31741 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            31742 ; 340  |
                            31743 ; 341  |5) UI calling function:
                            31744 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            31745 ; 343  |        int16 option definition:
                            31746 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            31747 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            31748 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            31749 ; 347  |
                            31750 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            31751 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            31752 ; 350  |
                            31753 ; 351  |6) Modification Date:
                            31754 ; 352  |        uint24 g_file_time:
                            31755 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            31756 ; 354  |*/
                            31757 ; 355  |
                            31758 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            31759 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            31760 ; 358  |typedef struct _ram_song_info {
                            31761 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31762 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31763 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31764 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31765 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31766 ; 364  |    uint32 g_songFastKey;
                            31767 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31768 ; 366  |        uint24 year;
                            31769 ; 367  |        uint24 track_number;
                            31770 ; 368  |        uint8 unicode;
                            31771 ; 369  |} RAM_SONG_INFO_T;
                            31772 ; 370  |
                            31773 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            31774 ; 372  |typedef struct _flash_group_name {
                            31775 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31776 ; 374  |        uint8 unicode;
                            31777 ; 375  |} FLASH_GROUP_NAME_T;
                            31778 ; 376  |
                            31779 ; 377  |// struct to store directories information passed from UI
                            31780 ; 378  |#ifdef _FOLDER_BROWSE_
                            31781 ; 379  |typedef struct _ml_DirInfo {
                            31782 ; 380  |        uint24  u8Unicode : 8;
                            31783 ; 381  |        uint24  u12DirDepth : 12;
                            31784 ; 382  |        uint24  u4Added : 4;            
                            31785 ; 383  |        INT     iDirRecord;
                            31786 ; 384  |        DWORD   dwFastKey;
                            31787 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31788 ; 386  |} ML_DIRINFO_T;
                            31789 ; 387  |#endif  // _FOLDER_BROWSE_
                            31790 ; 388  |
                            31791 ; 389  |/*========================================================================================
                                  ==========
                            31792 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 525

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31793 ; 391  |==========================================================================================
                                  ========*/
                            31794 ; 392  |extern uint24   IsPlayOnTheGo;
                            31795 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            31796 ; 394  |extern uint24   merge_id_list_flash[];
                            31797 ; 395  |extern uint24   merge_id_list_sd[];
                            31798 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            31799 ; 397  |#ifdef _FOLDER_BROWSE_
                            31800 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            31801 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            31802 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            31803 ; 401  |#endif  // _FOLDER_BROWSE_
                            31804 ; 402  |extern INT _X    *sec_temp_buf_X;
                            31805 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            31806 ; 404  |
                            31807 ; 405  |/*========================================================================================
                                  ==========
                            31808 ; 406  |                                        FUNCTION PROTOTYPES
                            31809 ; 407  |==========================================================================================
                                  ========*/
                            31810 ; 408  |
                            31811 ; 409  |///////////////////////////////////////////////////////////////////////
                            31812 ; 410  |//! \brief
                            31813 ; 411  |//!
                            31814 ; 412  |//! \fntype Function
                            31815 ; 413  |//!
                            31816 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            31817 ; 415  |//! Call only once before inserting items. Call once for each media.
                            31818 ; 416  |//!
                            31819 ; 417  |//! \param[in]  none
                            31820 ; 418  |//!
                            31821 ; 419  |//! \return
                            31822 ; 420  |//!
                            31823 ; 421  |///////////////////////////////////////////////////////////////////////
                            31824 ; 422  |void ML_InitLibraryParameter(void);
                            31825 ; 423  |
                            31826 ; 424  |///////////////////////////////////////////////////////////////////////
                            31827 ; 425  |//! \brief
                            31828 ; 426  |//!
                            31829 ; 427  |//! \fntype Function
                            31830 ; 428  |//!
                            31831 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            31832 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            31833 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            31834 ; 432  |//! the song information is recorded in music library.
                            31835 ; 433  |//!
                            31836 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            31837 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            31838 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            31839 ; 437  |//!
                            31840 ; 438  |//! \return
                            31841 ; 439  |//!
                            31842 ; 440  |///////////////////////////////////////////////////////////////////////
                            31843 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            31844 ; 442  |
                            31845 ; 443  |///////////////////////////////////////////////////////////////////////
                            31846 ; 444  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 526

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31847 ; 445  |//!
                            31848 ; 446  |//! \fntype Function
                            31849 ; 447  |//!
                            31850 ; 448  |//! \param[in]
                            31851 ; 449  |//!
                            31852 ; 450  |//! \return
                            31853 ; 451  |//!
                            31854 ; 452  |///////////////////////////////////////////////////////////////////////
                            31855 ; 453  |#ifdef _FOLDER_BROWSE_
                            31856 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            31857 ; 455  |#endif  // _FOLDER_BROWSE_
                            31858 ; 456  |
                            31859 ; 457  |///////////////////////////////////////////////////////////////////////
                            31860 ; 458  |//! \brief
                            31861 ; 459  |//!
                            31862 ; 460  |//! \fntype Function
                            31863 ; 461  |//!
                            31864 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            31865 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            31866 ; 464  |//! music library for that particular media.
                            31867 ; 465  |//!
                            31868 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            31869 ; 467  |//!
                            31870 ; 468  |//! \return
                            31871 ; 469  |//!
                            31872 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            31873 ; 471  |//!         function.
                            31874 ; 472  |///////////////////////////////////////////////////////////////////////
                            31875 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            31876 ; 474  |
                            31877 ; 475  |///////////////////////////////////////////////////////////////////////
                            31878 ; 476  |//! \brief
                            31879 ; 477  |//!
                            31880 ; 478  |//! \fntype Function
                            31881 ; 479  |//!
                            31882 ; 480  |//! \param[in]
                            31883 ; 481  |//!
                            31884 ; 482  |//! \return
                            31885 ; 483  |//!
                            31886 ; 484  |///////////////////////////////////////////////////////////////////////
                            31887 ; 485  |#ifdef _NEWMUSIC_
                            31888 ; 486  |void ML_UpdateNewMusic(void);
                            31889 ; 487  |#endif
                            31890 ; 488  |
                            31891 ; 489  |///////////////////////////////////////////////////////////////////////
                            31892 ; 490  |//! \brief
                            31893 ; 491  |//!
                            31894 ; 492  |//! \fntype Function
                            31895 ; 493  |//!
                            31896 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            31897 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            31898 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            31899 ; 497  |//!
                            31900 ; 498  |//! \param[in]  none
                            31901 ; 499  |//!
                            31902 ; 500  |//! \return
                            31903 ; 501  |//!
                            31904 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            31905 ; 503  |//!         must be called before calling any other music library functions.
                            31906 ; 504  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 527

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31907 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            31908 ; 506  |
                            31909 ; 507  |///////////////////////////////////////////////////////////////////////
                            31910 ; 508  |//! \brief
                            31911 ; 509  |//!
                            31912 ; 510  |//! \fntype Function
                            31913 ; 511  |//!
                            31914 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            31915 ; 513  |//! library operation.
                            31916 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            31917 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            31918 ; 516  |//! music.sec file do not exist.
                            31919 ; 517  |//!
                            31920 ; 518  |//! \param[in]  none
                            31921 ; 519  |//!
                            31922 ; 520  |//! \return
                            31923 ; 521  |//!
                            31924 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            31925 ; 523  |//!         must be called before calling any other music library functions.
                            31926 ; 524  |///////////////////////////////////////////////////////////////////////
                            31927 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            31928 ; 526  |
                            31929 ; 527  |///////////////////////////////////////////////////////////////////////
                            31930 ; 528  |//! \brief
                            31931 ; 529  |//!
                            31932 ; 530  |//! \fntype Function
                            31933 ; 531  |//!
                            31934 ; 532  |//! Preload the list, prepare for renew.
                            31935 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            31936 ; 534  |//! structure in RAM.
                            31937 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            31938 ; 536  |//! in RAM.
                            31939 ; 537  |//!
                            31940 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            31941 ; 539  |//!
                            31942 ; 540  |//! \return
                            31943 ; 541  |//!
                            31944 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            31945 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            31946 ; 544  |///////////////////////////////////////////////////////////////////////
                            31947 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            31948 ; 546  |
                            31949 ; 547  |///////////////////////////////////////////////////////////////////////
                            31950 ; 548  |//! \brief
                            31951 ; 549  |//!
                            31952 ; 550  |//! \fntype Function
                            31953 ; 551  |//!
                            31954 ; 552  |//! Save the list to flash memory.
                            31955 ; 553  |//!
                            31956 ; 554  |//! \param[in]
                            31957 ; 555  |//!
                            31958 ; 556  |//! \return
                            31959 ; 557  |//!
                            31960 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            31961 ; 559  |//!         changed by the user.
                            31962 ; 560  |///////////////////////////////////////////////////////////////////////
                            31963 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            31964 ; 562  |
                            31965 ; 563  |///////////////////////////////////////////////////////////////////////
                            31966 ; 564  |//! \brief
                            31967 ; 565  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 528

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31968 ; 566  |//! \fntype Function
                            31969 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            31970 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            31971 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            31972 ; 570  |//! Otherwise the song is deleted.
                            31973 ; 571  |//!
                            31974 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            31975 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            31976 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            31977 ; 575  |//!
                            31978 ; 576  |//! \return
                            31979 ; 577  |//!
                            31980 ; 578  |///////////////////////////////////////////////////////////////////////
                            31981 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            31982 ; 580  |
                            31983 ; 581  |///////////////////////////////////////////////////////////////////////
                            31984 ; 582  |//! \brief
                            31985 ; 583  |//!
                            31986 ; 584  |//! \fntype Function
                            31987 ; 585  |//!
                            31988 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            31989 ; 587  |//! in the ML_UpdateOnTheGo().
                            31990 ; 588  |//!
                            31991 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            31992 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            31993 ; 591  |//!
                            31994 ; 592  |//! \return
                            31995 ; 593  |//!
                            31996 ; 594  |///////////////////////////////////////////////////////////////////////
                            31997 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            31998 ; 596  |
                            31999 ; 597  |///////////////////////////////////////////////////////////////////////
                            32000 ; 598  |//! \brief
                            32001 ; 599  |//!
                            32002 ; 600  |//! \fntype Function
                            32003 ; 601  |//!
                            32004 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            32005 ; 603  |//!
                            32006 ; 604  |//! \param[in]  none
                            32007 ; 605  |//!
                            32008 ; 606  |//! \return
                            32009 ; 607  |//!
                            32010 ; 608  |///////////////////////////////////////////////////////////////////////
                            32011 ; 609  |void ML_UpdateOnTheGo(void);
                            32012 ; 610  |
                            32013 ; 611  |///////////////////////////////////////////////////////////////////////
                            32014 ; 612  |//! \brief
                            32015 ; 613  |//!
                            32016 ; 614  |//! \fntype Function
                            32017 ; 615  |//!
                            32018 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            32019 ; 617  |//! Call only once before inserting items. Call once for each media.
                            32020 ; 618  |//!
                            32021 ; 619  |//! \param[in]  none
                            32022 ; 620  |//!
                            32023 ; 621  |//! \return
                            32024 ; 622  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 529

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32025 ; 623  |///////////////////////////////////////////////////////////////////////
                            32026 ; 624  |void ML_InitVoiceParameter(void);
                            32027 ; 625  |
                            32028 ; 626  |///////////////////////////////////////////////////////////////////////
                            32029 ; 627  |//! \brief
                            32030 ; 628  |//!
                            32031 ; 629  |//! \fntype Function
                            32032 ; 630  |//!
                            32033 ; 631  |//! \param[in]
                            32034 ; 632  |//!
                            32035 ; 633  |//! \return
                            32036 ; 634  |//!
                            32037 ; 635  |///////////////////////////////////////////////////////////////////////
                            32038 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            32039 ; 637  |
                            32040 ; 638  |///////////////////////////////////////////////////////////////////////
                            32041 ; 639  |//! \brief
                            32042 ; 640  |//!
                            32043 ; 641  |//! \fntype Function
                            32044 ; 642  |//!
                            32045 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            32046 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            32047 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            32048 ; 646  |//!
                            32049 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            32050 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            32051 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            32052 ; 650  |//!
                            32053 ; 651  |//! \return
                            32054 ; 652  |//!
                            32055 ; 653  |///////////////////////////////////////////////////////////////////////
                            32056 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            32057 ; 655  |
                            32058 ; 656  |///////////////////////////////////////////////////////////////////////
                            32059 ; 657  |//! \brief
                            32060 ; 658  |//!
                            32061 ; 659  |//! \fntype Function
                            32062 ; 660  |//!
                            32063 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            32064 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            32065 ; 663  |//! of music library for that particular media.
                            32066 ; 664  |//!
                            32067 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            32068 ; 666  |//!
                            32069 ; 667  |//! \return
                            32070 ; 668  |//!
                            32071 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            32072 ; 670  |//!         function.
                            32073 ; 671  |///////////////////////////////////////////////////////////////////////
                            32074 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            32075 ; 673  |
                            32076 ; 674  |///////////////////////////////////////////////////////////////////////
                            32077 ; 675  |//! \brief
                            32078 ; 676  |//!
                            32079 ; 677  |//! \fntype Function
                            32080 ; 678  |//!
                            32081 ; 679  |//! Called by UI, the merge the music library tables album,
                            32082 ; 680  |//! artist, genre, song and year.
                            32083 ; 681  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 530

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32084 ; 682  |//! \param[in]  none
                            32085 ; 683  |//!
                            32086 ; 684  |//! \return
                            32087 ; 685  |//!
                            32088 ; 686  |///////////////////////////////////////////////////////////////////////
                            32089 ; 687  |void ML_MergeLibraryTables(void);
                            32090 ; 688  |
                            32091 ; 689  |///////////////////////////////////////////////////////////////////////
                            32092 ; 690  |//! \brief
                            32093 ; 691  |//!
                            32094 ; 692  |//! \fntype Function
                            32095 ; 693  |//!
                            32096 ; 694  |//! Called by UI, the merge the music library tables album,
                            32097 ; 695  |//! artist, genre, song and year.
                            32098 ; 696  |//!
                            32099 ; 697  |//! \param[in]  none
                            32100 ; 698  |//!
                            32101 ; 699  |//! \return
                            32102 ; 700  |//!
                            32103 ; 701  |///////////////////////////////////////////////////////////////////////
                            32104 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            32105 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            32106 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            32107 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            32108 ; 706  |
                            32109 ; 707  |///////////////////////////////////////////////////////////////////////
                            32110 ; 708  |//! \brief
                            32111 ; 709  |//!
                            32112 ; 710  |//! \fntype Function
                            32113 ; 711  |//!
                            32114 ; 712  |//! \param[in]
                            32115 ; 713  |//!
                            32116 ; 714  |//! \return
                            32117 ; 715  |//!
                            32118 ; 716  |///////////////////////////////////////////////////////////////////////
                            32119 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            32120 ; 718  |
                            32121 ; 719  |/*========================================================================================
                                  ========*/
                            32122 ; 720  |
                            32123 ; 721  |// Siukoon 2005-02-28
                            32124 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            32125 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            32126 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            32127 ; 725  |#else
                            32128 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            32129 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            32130 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            32131 ; 729  |#define WORD_PER_SECTOR             (171)
                            32132 ; 730  |#define BYTE_PER_SECTOR             (512)
                            32133 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            32134 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            32135 ; 733  |
                            32136 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            32137 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            32138 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            32139 ; 737  |
                            32140 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 531

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32141 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            32142 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            32143 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            32144 ; 742  |
                            32145 ; 743  |/////////////////////
                            32146 ; 744  |
                            32147 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            32148 ; 746  |
                            32149 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            32150 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            32151 ; 749  |#else
                            32152 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            32153 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            32154 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            32155 ; 753  |
                            32156 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            32157 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            32158 ; 756  |
                            32159 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            32160 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            32161 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            32162 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            32163 ; 761  |#else
                            32164 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            32165 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            32166 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            32167 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            32168 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            32169 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            32170 ; 768  |
                            32171 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            32172 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            32173 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            32174 ; 772  |#else
                            32175 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            32176 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            32177 ; 775  |
                            32178 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            32179 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            32180 ; 778  |
                            32181 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            32182 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            32183 ; 781  |
                            32184 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            32185 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            32186 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            32187 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            32188 ; 786  |#else
                            32189 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            32190 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            32191 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            32192 ; 790  |
                            32193 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            32194 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            32195 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            32196 ; 794  |#else
                            32197 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            32198 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 532

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32199 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            32200 ; 798  |
                            32201 ; 799  |#ifdef __cplusplus
                            32202 ; 800  |}
                            32203 ; 801  |#endif
                            32204 ; 802  |
                            32205 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            32206 
                            32208 
                            32209 ; 5    |#ifdef _FOLDER_BROWSE_
                            32210 ; 6    |#define BROWSE_MAX_LEVEL    8
                            32211 ; 7    |#else
                            32212 ; 8    |#define BROWSE_MAX_LEVEL    3
                            32213 ; 9    |#endif  // _FOLDER_BROWSE_
                            32214 ; 10   |
                            32215 ; 11   |typedef struct _disp_year_list_arg
                            32216 ; 12   |{
                            32217 ; 13   |    int                 iHighLightedItem;
                            32218 ; 14   |    FLASH_GROUP_NAME_T* browse_item_name;
                            32219 ; 15   |    int                 num_of_item;
                            32220 ; 16   |    int                 window_offset;
                            32221 ; 17   |    BOOL                bHavePlayAll;
                            32222 ; 18   |} DISP_YEAR_LIST_ARG_T;
                            32223 ; 19   |
                            32224 ; 20   |typedef struct _browsemenu_init_arg
                            32225 ; 21   |{
                            32226 ; 22   |    INT     browse_type;
                            32227 ; 23   |    INT     browse_lv;
                            32228 ; 24   |    INT*    pbrowse_max_lv;
                            32229 ; 25   |    INT*    num_of_item;
                            32230 ; 26   |    BOOL*   bHaveNext;
                            32231 ; 27   |} BROWSEMENU_INIT_ARG_T;
                            32232 ; 28   |
                            32233 ; 29   |extern BOOL g_bDeleteBrowse;
                            32234 ; 30   |extern BOOL bPlayVoice;
                            32235 ; 31   |extern BOOL bFavoritesUpdate;
                            32236 ; 32   |
                            32237 ; 33   |
                            32238 ; 34   |#endif  /* BROWSEMENU_H */
                            32239 
                            32241 
                            32242 ; 54   |#else
                            32243 ; 55   |#ifdef  USE_PLAYLIST5
                            32244 ; 56   |#include "playlist5.h"
                            32245 ; 57   |#endif
                            32246 ; 58   |#endif
                            32247 ; 59   |#ifdef AUDIBLE
                            32248 ; 60   |#include "resource.h"
                            32249 ; 61   |#include "sysresources.h"
                            32250 ; 62   |#include "audiblesongposition.h"
                            32251 ; 63   |#include "sysequ.h"
                            32252 ; 64   |#endif
                            32253 ; 65   |
                            32254 ; 66   |#pragma optimize 1
                            32256 ; 67   |////////////////////////////////////////////////////////////////////////////////
                            32257 ; 68   |//  External Definitions
                            32258 ; 69   |////////////////////////////////////////////////////////////////////////////////
                            32259 ; 70   |
                            32260 ; 71   |////////////////////////////////////////////////////////////////////////////////
                            32261 ; 72   |//  External References
                            32262 ; 73   |////////////////////////////////////////////////////////////////////////////////
                            32263 ; 74   |#ifdef FUNCLET
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 533

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32264 ; 75   |#pragma asm
                            32265     extern SysCallFunclet
                            32266 ; 77   |#pragma endasm
                            32267 ; 78   |#endif
                            32268 ; 79   |
                            32269 ; 80   |#ifdef USE_PLAYLIST1
                            32270 ; 81   |extern int g_iInternalTrack;
                            32271 ; 82   |#endif
                            32272 ; 83   |
                            32273 ; 84   |#ifdef AUDIBLE
                            32274 ; 85   |extern _Y int _lc_u_b_AUDIBLE_METADATA_Y[];
                            32275 ; 86   |extern _Y int _lc_u_e_AUDIBLE_METADATA_Y[];
                            32276 ; 87   |#endif
                            32277 ; 88   |////////////////////////////////////////////////////////////////////////////////
                            32278 ; 89   |//  Equates
                            32279 ; 90   |////////////////////////////////////////////////////////////////////////////////
                            32280 ; 91   |
                            32281 ; 92   |////////////////////////////////////////////////////////////////////////////////
                            32282 ; 93   |//  Prototypes
                            32283 ; 94   |////////////////////////////////////////////////////////////////////////////////
                            32284 ; 95   |INT _reentrant GetFileName(FILE_META_DATA * MetaData,_packed BYTE * pcFilePathName);
                            32285 ; 96   |#ifdef AUDIBLE
                            32286 ; 97   |RETCODE _reentrant GetAudibleMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE
                                  _META_DATA * MetaData);
                            32287 ; 98   |static _reentrant void LoadAudibleMetadataResource(int rsrc_num, int rsrc_type, int rsrc_s
                                  ize, int start_addr, int target_mem);
                            32288 ; 99   |#endif
                            32289 ; 100  |////////////////////////////////////////////////////////////////////////////////
                            32290 ; 101  |//  X Memory
                            32291 ; 102  |////////////////////////////////////////////////////////////////////////////////
                            32292 ; 103  |
                            32293 ; 104  |////////////////////////////////////////////////////////////////////////////////
                            32294 ; 105  |//  Y Memory
                            32295 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            32296 ; 107  |UCS3 g_wSongTitle[TITLE_SIZE];
                            32297 ; 108  |UCS3 g_wSongArtist[ARTIST_SIZE];
                            32298 ; 109  |UCS3 g_wSongAlbum[ALBUM_SIZE];
                            32299 ; 110  |#ifdef USE_PLAYLIST3
                            32300 ; 111  |UCS3 g_wSongGenre[GENRE_SIZE];
                            32301 ; 112  |UCS3 g_wSongYear[YEAR_SIZE];
                            32302 ; 113  |WORD g_wSongTrackNum;
                            32303 ; 114  |#endif
                            32304 ; 115  |WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            32305 ; 116  |////////////////////////////////////////////////////////////////////////////////
                            32306 ; 117  |//  P Memory
                            32307 ; 118  |////////////////////////////////////////////////////////////////////////////////
                            32308 ; 119  |
                            32309 ; 120  |////////////////////////////////////////////////////////////////////////////////
                            32310 ; 121  |//
                            32311 ; 122  |//>  Name:          _reentrant void TrimString(UCS3* pString)
                            32312 ; 123  |//
                            32313 ; 124  |//   Type:          Function
                            32314 ; 125  |//
                            32315 ; 126  |//   Description:   Determines type of file and calls type-specific meta data program.
                            32316 ; 127  |//
                            32317 ; 128  |//   Inputs:        UCS3* pString:      pointer to string to trim spaces from
                            32318 ; 129  |//
                            32319 ; 130  |//   Outputs:       none
                            32320 ; 131  |//
                            32321 ; 132  |//   Notes:         Some ripper applications pad the ID3 tags with spaces.  This
                            32322 ; 133  |//                  cleans that up.
                            32323 ; 134  |//<
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 534

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32324 ; 135  |////////////////////////////////////////////////////////////////////////////////
                            32325 ; 136  |_reentrant void TrimString(UCS3* pString)
                            32326 ; 137  |{
                            32327 
P:0000                      32328         org     p,".ptextmetadata":
                            32333 FTrimString:
                            32342 
                            32343 ; 138  |    while(pString[strlen(pString)-1]==' ')
                            32344 
P:0000 055F7C         2    232334         movec   ssh,y:(r7)+
P:0001 77F400 FFFFFE  3    532346         move    #-2,n7
P:0003 045016         4    932349         lua     (r0)-,r6
P:0004 205F00         2   1132337         move    (r7)+
P:0005 205F00         2   1332338         move    (r7)+
P:0006 686F00         4   1732348         move    r0,y:(r7+n7)
P:0007 0AF080 rrrrrr  6   2332352         jmp     L4
                            32353 L3:
                            32366 
                            32367 ; 139  |        pString[strlen(pString)-1]=0;
                            32368 
P:0009 045FA0         2   2532356         movec   m0,n7
P:000A 000000         2   2732356         nop             ; (inserted)
P:000B 6E6F00         4   3132358         move    r6,y:(r7+n7)
P:000C 77F400 FFFFFE  3   3432359         move    #-2,n7
P:000E 000000         2   3632359         nop             ; (inserted)
P:000F 686F00         4   4032361         move    r0,y:(r7+n7)
P:0010 0BF080 rrrrrr  6   4632370         jsr     strlen
P:0012 21DE1B         2   4832377         clr     b	                a,n6
P:0013 045FA0         2   5032374         movec   m0,n7
P:0014 000000         2   5232374         nop             ; (inserted)
P:0015 6EEF00         4   5632376         move    y:(r7+n7),r6
P:0016 000000         2   5832376         nop             ; (inserted)
P:0017 5D6E00         4   6232378         move    b1,y:(r6+n6)
                            32380 L4:
P:0018 045FA0         2   6432380         movec   m0,n7
P:0019 000000         2   6632380         nop             ; (inserted)
P:001A 6E6F00         4   7032382         move    r6,y:(r7+n7)
P:001B 77F400 FFFFFE  3   7332383         move    #-2,n7
P:001D 000000         2   7532383         nop             ; (inserted)
P:001E 68EF00         4   7932385         move    y:(r7+n7),r0
P:001F 0BF080 rrrrrr  6   8532388         jsr     strlen
P:0021 21DE00         2   8732391         move    a,n6
P:0022 045FA0         2   8932392         movec   m0,n7
P:0023 46F400 000020  3   9232397         move    #>$20,y0
P:0025 6EEF00         4   9632394         move    y:(r7+n7),r6
P:0026 000000         2   9832394         nop             ; (inserted)
P:0027 5FEE00         4  10232396         move    y:(r6+n6),b
P:0028 2B0000         2  10432398         move    #0,b2
P:0029 77F45D FFFFFE  3  10732399         cmp     y0,b	                #-2,n7
P:002B 000000         2  10932399         nop             ; (inserted)
P:002C 68EF00         4  11332402         move    y:(r7+n7),r0
P:002D 0AF0AA rrrrrr  6  11932405         jeq     L3
                            32406 
                            32407 ; 140  |}
                            32408 
P:002F 204F00         2  12132410         move    (r7)+n7
P:0030 05FF7C         4  12532412         movec   y:-(r7),ssh
P:0031 000000         2  12732412         nop             ; (inserted)
P:0032 00000C         4  13132416         rts
                            32419 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 535

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32420 ; 141  |
                            32421 ; 142  |////////////////////////////////////////////////////////////////////////////////
                            32422 ; 143  |//
                            32423 ; 144  |//>  Name:          GetFileMetaData
                            32424 ; 145  |//
                            32425 ; 146  |//   Type:          Function
                            32426 ; 147  |//
                            32427 ; 148  |//   Description:   Determines type of file and calls type-specific meta data program.
                            32428 ; 149  |//
                            32429 ; 150  |//   Inputs:        Ptr to pathname, current device id, meta-data struct location
                            32430 ; 151  |//
                            32431 ; 152  |//   Outputs:       RETCODE (0 if MetaData found, -1 if not)
                            32432 ; 153  |//
                            32433 ; 154  |//   Notes:         none
                            32434 ; 155  |//<
                            32435 ; 156  |////////////////////////////////////////////////////////////////////////////////
                            32436 ; 157  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData)
                            32437 ; 158  |{
                            32438 
                            32445 FGetFileMetaData:
                            32461 
                            32462 ; 159  |    RETCODE rtn = META_DATA_FOUND;
                            32463 
                            32491 
                            32492 ; 160  |    WORD wExtension;
                            32493 ; 161  |    WORD iStrLen;
                            32494 ; 162  |    INT i;
                            32495 ; 163  |        int CurrentFolder;
                            32496 ; 164  |
                            32497 ; 165  |    _packed BYTE * pcFilePathName = (_packed BYTE*)PackedPathNameAddress;
                            32498 
                            32502 
                            32503 ; 166  |    // check if path + filename will fit in unpacked buffer
                            32504 ; 167  |    iStrLen= packed_strlen(pcFilePathName);
                            32505 
P:0033 055F7C         2  13332446         movec   ssh,y:(r7)+
P:0034 3F0C00         2  13532449         move    #12,n7
P:0035 260000         2  13732475         move    #0,y0
P:0036 204F00         2  13932451         move    (r7)+n7
P:0037 77F400 FFFFF6  3  14232465         move    #-10,n7
P:0039 000000         2  14432465         nop             ; (inserted)
P:003A 686F00         4  14832467         move    r0,y:(r7+n7)
P:003B 77F400 FFFFF5  3  15132470         move    #-11,n7
P:003D 219000         2  15332500         move    a1,r0
P:003E 5D6F00         4  15732472         move    b1,y:(r7+n7)
P:003F 77F400 FFFFF7  3  16032477         move    #-9,n7
P:0041 000000         2  16232477         nop             ; (inserted)
P:0042 4E6F00         4  16632479         move    y0,y:(r7+n7)
P:0043 77F400 FFFFF8  3  16932507         move    #-8,n7
P:0045 000000         2  17132507         nop             ; (inserted)
P:0046 686F00         4  17532509         move    r0,y:(r7+n7)
P:0047 0BF080 rrrrrr  6  18132514         jsr     packed_strlen
                            32519 
                            32520 ; 168  |    if(iStrLen>(MAX_FILENAME_LENGTH-1))
                            32521 
P:0049 46F400 0000FF  3  18432523         move    #>$FF,y0
P:004B 200055         2  18632524         cmp     y0,a
P:004C 0AF0AF rrrrrr  6  19232525         jle     L26
                            32526 
                            32527 ; 169  |      return META_DATA_NOT_FOUND;
                            32528 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 536

M:ADDR CODE           CYCLES LINE SOURCELINE
P:004E 56F400 000100  3  19532530         move    #$100,a
P:0050 0AF080 rrrrrr  6  20132532         jmp     L46
                            32533 
                            32534 ; 170  |
                            32535 ; 171  |    // clear out the artist field
                            32536 ; 172  |    if(MetaData->wTitle)
                            32537 
                            32539 L26:
P:0052 77F400 FFFFF6  3  20432541         move    #-10,n7
P:0054 000000         2  20632541         nop             ; (inserted)
P:0055 69EF00         4  21032543         move    y:(r7+n7),r1
P:0056 000000         2  21232543         nop             ; (inserted)
P:0057 045916         4  21632545         lua     (r1)+,r6
P:0058 000000         2  21832545         nop             ; (inserted)
P:0059 5FE600         2  22032549         move    y:(r6),b
P:005A 21F50B         2  22232551         tst     b	                b,r5
P:005B 0AF0AA rrrrrr  6  22832552         jeq     L27
                            32553 
                            32554 ; 173  |      *MetaData->wTitle = 0;
                            32555 
                            32559 
                            32560 ; 174  |
                            32561 ; 175  |    if(MetaData->wArtist)
                            32562 
P:005D 2F0000         2  23032557         move    #0,b
P:005E 5F6500         2  23232558         move    b,y:(r5)
P:005F 3E0300         2  23432564 L27:    move    #3,n6
P:0060 223500         2  23632565         move    r1,r5
P:0061 23DD00         2  23832566         move    n6,n5
P:0062 000000         2  24032566         nop             ; (inserted)
P:0063 044D10         4  24432568         lua     (r5)+n5,r0
P:0064 223500         2  24632569         move    r1,r5
P:0065 000000         2  24832569         nop             ; (inserted)
P:0066 5FED00         4  25232571         move    y:(r5+n5),b
P:0067 21F50B         2  25432573         tst     b	                b,r5
P:0068 0AF0AA rrrrrr  6  26032574         jeq     L28
                            32575 
                            32576 ; 176  |      *MetaData->wArtist = 0;
                            32577 
                            32581 
                            32582 ; 177  |
                            32583 ; 178  |    // clear out the album field
                            32584 ; 179  |    if(MetaData->wAlbum)
                            32585 
P:006A 2F0000         2  26232579         move    #0,b
P:006B 5F6500         2  26432580         move    b,y:(r5)
P:006C 3C0500         2  26632587 L28:    move    #5,n4
P:006D 223500         2  26832588         move    r1,r5
P:006E 239D00         2  27032589         move    n4,n5
P:006F 000000         2  27232589         nop             ; (inserted)
P:0070 044D13         4  27632591         lua     (r5)+n5,r3
P:0071 223500         2  27832592         move    r1,r5
P:0072 000000         2  28032592         nop             ; (inserted)
P:0073 5FED00         4  28432594         move    y:(r5+n5),b
P:0074 21F50B         2  28632596         tst     b	                b,r5
P:0075 0AF0AA rrrrrr  6  29232597         jeq     L29
                            32598 
                            32599 ; 180  |      *MetaData->wAlbum = 0;
                            32600 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 537

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32604 
                            32605 ; 181  |
                            32606 ; 182  |#ifdef USE_PLAYLIST3
                            32607 ; 183  |    // clear out the genre field
                            32608 ; 184  |    if(MetaData->wGenre)
                            32609 
P:0077 2F0000         2  29432602         move    #0,b
P:0078 5F6500         2  29632603         move    b,y:(r5)
P:0079 3A0700         2  29832611 L29:    move    #7,n2
P:007A 223500         2  30032612         move    r1,r5
P:007B 235D00         2  30232613         move    n2,n5
P:007C 000000         2  30432613         nop             ; (inserted)
P:007D 044D14         4  30832615         lua     (r5)+n5,r4
P:007E 223500         2  31032616         move    r1,r5
P:007F 000000         2  31232616         nop             ; (inserted)
P:0080 5FED00         4  31632618         move    y:(r5+n5),b
P:0081 21F50B         2  31832620         tst     b	                b,r5
P:0082 0AF0AA rrrrrr  6  32432621         jeq     L30
                            32622 
                            32623 ; 185  |      *MetaData->wGenre = 0;
                            32624 
                            32628 
                            32629 ; 186  |
                            32630 ; 187  |    // clear out the genre field
                            32631 ; 188  |    if(MetaData->wYear)
                            32632 
P:0084 2F0000         2  32632626         move    #0,b
P:0085 5F6500         2  32832627         move    b,y:(r5)
P:0086 380900         2  33032634 L30:    move    #9,n0
P:0087 223500         2  33232635         move    r1,r5
P:0088 231900         2  33432639         move    n0,n1
P:0089 000000         2  33632639         nop             ; (inserted)
P:008A 5FE900         4  34032641         move    y:(r1+n1),b
P:008B 231D0B         2  34232643         tst     b	                n0,n5
P:008C 21F200         2  34432642         move    b,r2
P:008D 204D00         2  34632638         move    (r5)+n5
P:008E 0AF0AA rrrrrr  6  35232644         jeq     L31
                            32645 
                            32646 ; 189  |      *MetaData->wYear = 0;
                            32647 
P:0090 2F0000         2  35432649         move    #0,b
P:0091 5F6200         2  35632650         move    b,y:(r2)
                            32651 L31:
                            32671 
                            32672 ; 190  |#endif
                            32673 ; 191  |    // Clear the genre byte
                            32674 ; 192  |    MetaData->btGenre = (BYTE)0;
                            32675 
                            32685 
                            32686 ; 193  |
                            32687 ; 194  |#ifdef SYNC_LYRICS
                            32688 ; 195  |        // Init. Lyric's Data Buffer
                            32689 ; 196  |        SysCallFunction(RSRC_LYRICS_API_CODEBANK,LyricsInit,0,0,0);
                            32690 
P:0092 390B00         2  35832677         move    #11,n1
P:0093 77F400 FFFFFA  3  36132651         move    #-6,n7
P:0095 240000         2  36332694         move    #0,x0
P:0096 6E6F00         4  36732653         move    r6,y:(r7+n7)
P:0097 77F400 FFFFFE  3  37032654         move    #-2,n7
P:0099 000000         2  37232654         nop             ; (inserted)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 538

M:ADDR CODE           CYCLES LINE SOURCELINE
P:009A 6D6F00         4  37632656         move    r5,y:(r7+n7)
P:009B 77F400 FFFFFD  3  37932657         move    #-3,n7
P:009D 000000         2  38132657         nop             ; (inserted)
P:009E 6C6F00         4  38532659         move    r4,y:(r7+n7)
P:009F 340000         2  38732693         move    #0,r4
P:00A0 77F400 FFFFFC  3  39032660         move    #-4,n7
P:00A2 000000         2  39232660         nop             ; (inserted)
P:00A3 6B6F00         4  39632662         move    r3,y:(r7+n7)
P:00A4 77F400 FFFFF9  3  39932663         move    #-7,n7
P:00A6 000000         2  40132663         nop             ; (inserted)
P:00A7 5C6F13         4  40532681         clr     a	                a1,y:(r7+n7)
P:00A8 77F409 FFFFFB  3  40832692         tfr     a,b	                #-5,n7
P:00AA 000000         2  41032692         nop             ; (inserted)
P:00AB 686F00         4  41432670         move    r0,y:(r7+n7)
P:00AC 77F400 FFFFF6  3  41732678         move    #-10,n7
P:00AE 60F400 rrrrrr  3  42032696         move    #FLyricsInit,r0
P:00B0 696F00         4  42432680         move    r1,y:(r7+n7)
P:00B1 5E6900         4  42832682         move    a,y:(r1+n1)
P:00B2 56F400 0001F1  3  43132695         move    #$1F1,a
P:00B4 0BF080 rrrrrr  6  43732697         jsr     SysCallFunction
                            32698 
                            32699 ; 197  |#endif
                            32700 ; 198  |#ifdef JPEG_ALBUM_ART
                            32701 ; 199  |        // Initialize the APIC values
                            32702 ; 200  |        SysCallFunction(RSRC_APIC_FRAME_CODEBANK, ApicInit, 0, 0, NULL);
                            32703 ; 201  |#endif
                            32704 ; 202  |
                            32705 ; 203  |    if(iStrLen > 4)
                            32706 
P:00B6 77F400 FFFFF9  3  44032708         move    #-7,n7
P:00B8 56F400 000004  3  44332711         move    #>4,a
P:00BA 5FEF00         4  44732710         move    y:(r7+n7),b
P:00BB 2B0000         2  44932712         move    #0,b2
P:00BC 20000D         2  45132713         cmp     a,b
P:00BD 0AF0AF rrrrrr  6  45732714         jle     L44
                            32715 
                            32716 ; 204  |    {
                            32717 ; 205  |        // Use C Speed client  Increase call
                            32718 ; 206  |        // Defines are in SysSpeed.inc.  Sysspeed.h is generated
                            32719 ; 207  |        SysSpeedIncrease(SPEED_MAX, SPEED_CLIENT_METADATA);
                            32720 
P:00BF 57F400 00000D  3  46032722         move    #>13,b
P:00C1 56F400 00000A  3  46332723         move    #>10,a
P:00C3 0BF080 rrrrrr  6  46932724         jsr     FSysSpeedIncrease
                            32725 
                            32726 ; 208  |        //find the '.'
                            32727 ; 209  |        while(iStrLen--)
                            32728 
P:00C5 0AF080 rrrrrr  6  47532730         jmp     L33
                            32731 
                            32732 ; 210  |        {
                            32733 ; 211  |            wExtension = packed_get(pcFilePathName,iStrLen);
                            32734 
                            32736 L32:
P:00C7 77F400 FFFFF9  3  47832736         move    #-7,n7
P:00C9 000000         2  48032736         nop             ; (inserted)
P:00CA 5EEF00         4  48432738         move    y:(r7+n7),a
P:00CB 77F400 FFFFF8  3  48732739         move    #-8,n7
P:00CD 218E00         2  48932744         move    a1,a
P:00CE 68EF00         4  49332741         move    y:(r7+n7),r0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 539

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00CF 0BF080 rrrrrr  6  49932745         jsr     packed_get
                            32751 
                            32752 ; 212  |            if(wExtension=='.')
                            32753 
P:00D1 218F00         2  50132755         move    a1,b
P:00D2 46F400 00002E  3  50432756         move    #>46,y0
P:00D4 2B0000         2  50632757         move    #0,b2
P:00D5 77F45D FFFFF4  3  50932758         cmp     y0,b	                #-12,n7
P:00D7 000000         2  51132758         nop             ; (inserted)
P:00D8 5C6F00         4  51532750         move    a1,y:(r7+n7)
P:00D9 0AF0AA rrrrrr  6  52132759         jeq     L34
                            32761 L33:
P:00DB 77F400 FFFFF9  3  52432761         move    #-7,n7
P:00DD 47F400 000001  3  52732769         move    #>1,y1
P:00DF 5FEF00         4  53132763         move    y:(r7+n7),b
P:00E0 21AE7C         2  53332770         sub     y1,b	                b1,a
P:00E1 2A0000         2  53532776         move    #0,a2
P:00E2 5D6F03         4  53932777         tst     a	                b1,y:(r7+n7)
P:00E3 0AF0A2 rrrrrr  6  54532778         jne     L32
                            32779 
                            32780 ; 213  |                break;
                            32781 ; 214  |        }
                            32782 ; 215  |        if(iStrLen)
                            32783 
                            32785 L34:
P:00E5 77F400 FFFFF9  3  54832785         move    #-7,n7
P:00E7 000000         2  55032785         nop             ; (inserted)
P:00E8 5FEF00         4  55432787         move    y:(r7+n7),b
P:00E9 2B0000         2  55632788         move    #0,b2
P:00EA 20000B         2  55832789         tst     b
P:00EB 0AF0AA rrrrrr  6  56432792         jeq     L43
                            32793 
                            32794 ; 216  |        {
                            32795 ; 217  |            for(i=0;i<3;i++)
                            32796 
P:00ED 240000         2  56632798         move    #0,x0
                            32800 L35:
                            32805 
                            32806 ; 218  |            {
                            32807 ; 219  |                packed_set((void*)&wExtension,i,packed_get(pcFilePathName,++iStrLen));
                            32808 
P:00EE 045FA0         2  56832800         movec   m0,n7
P:00EF 56F400 000001  3  57132810         move    #>1,a
P:00F1 4C6F18         4  57532811         add     a,b	                x0,y:(r7+n7)
P:00F2 77F400 FFFFF9  3  57832815         move    #-7,n7
P:00F4 21AE00         2  58032812         move    b1,a
P:00F5 5C6F00         4  58432817         move    a1,y:(r7+n7)
P:00F6 77F400 FFFFF8  3  58732820         move    #-8,n7
P:00F8 218E00         2  58932825         move    a1,a
P:00F9 68EF00         4  59332822         move    y:(r7+n7),r0
P:00FA 0BF080 rrrrrr  6  59932826         jsr     packed_get
P:00FC 77F400 FFFFF4  3  60232830         move    #-12,n7
P:00FE 218F00         2  60432829         move    a1,b
P:00FF 044F16         4  60832832         lua     (r7)+n7,r6
P:0100 045FA0         2  61032834         movec   m0,n7
P:0101 22D000         2  61232833         move    r6,r0
P:0102 5EEF00         4  61632836         move    y:(r7+n7),a
P:0103 0BF080 rrrrrr  6  62232839         jsr     packed_set
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 540

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0105 045FA0         2  62432843         movec   m0,n7
P:0106 45F400 000001  3  62732846         move    #>1,x1
P:0108 5FEF00         4  63132845         move    y:(r7+n7),b
P:0109 77F468 FFFFF9  3  63432847         add     x1,b	                #-7,n7
P:010B 21A400         2  63632850         move    b1,x0
P:010C 45F449 000003  3  63932853         tfr     x0,b	                #>3,x1
P:010E 5FEF6D         4  64332855         cmp     x1,b	                y:(r7+n7),b
P:010F 0AF0A9 rrrrrr  6  64932861         jlt     L35
                            32862 
                            32863 ; 220  |            }
                            32864 ; 221  |            // Search file path/name for "." -- get the extension
                            32865 ; 222  |            // Call Decoder Specific MetaData routine for file extension found.
                            32866 ; 223  |            //pcExtString should point to ".mp3" or ".wma", etc
                            32867 ; 224  |#ifdef  AUDIBLE
                            32868 ; 225  |            g_AudibleFlags.bits.IsAudibleFile = FALSE;
                            32869 ; 226  |#endif
                            32870 ; 227  |            switch(wExtension)
                            32871 
P:0111 77F400 FFFFF4  3  65232873         move    #-12,n7
P:0113 57F400 414D57  3  65532876         move    #4279639,b
P:0115 5EEF00         4  65932875         move    y:(r7+n7),a
P:0116 2A0000         2  66132877         move    #0,a2
P:0117 57F405 564157  3  66432878         cmp     b,a     #5652823,b
P:0119 0AF0AA rrrrrr  6  67032879         jeq     L37
P:011B 57F405 33504D  3  67332880         cmp     b,a     #3362893,b
P:011D 0AF0AA rrrrrr  6  67932881         jeq     L38
P:011F 200005         2  68132882         cmp     b,a
P:0120 0AF0A2 rrrrrr  6  68732883         jne     L41
                            32884 
                            32885 ; 228  |            {
                            32886 ; 229  |                case 0x33504d:  //"MP3"
                            32887 ; 230  |                    rtn = SysCallFunction(RSRC_MP3_METADATA_CODEBANK,GetMp3MetaData,(INT)p
                                  cFilePathName,btCurrentDevice,(void*)MetaData);
                            32888 
P:0122 77F400 FFFFF8  3  69032890         move    #-8,n7
P:0124 60F400 rrrrrr  3  69332904         move    #FGetMp3MetaData,r0
P:0126 56F400 0001E5  3  69632903         move    #485,a
P:0128 5FEF00         4  70032892         move    y:(r7+n7),b
P:0129 77F400 FFFFF6  3  70332897         move    #-10,n7
P:012B 000000         2  70532897         nop             ; (inserted)
P:012C 6CEF00         4  70932899         move    y:(r7+n7),r4
P:012D 77F400 FFFFF5  3  71232900         move    #-11,n7
P:012F 000000         2  71432900         nop             ; (inserted)
P:0130 4CEF00         4  71832902         move    y:(r7+n7),x0
P:0131 0BF080 rrrrrr  6  72432905         jsr     SysCallFunction
                            32913 
                            32914 ; 231  |#ifdef USE_PLAYLIST3
                            32915 ; 232  |                    g_unicode = 0;
                            32916 
                            32920 
                            32921 ; 233  |                    MetaData->dwStartPos = 0;
                            32922 
P:0133 77F400 FFFFF7  3  72732910         move    #-9,n7
P:0135 270000         2  72932918         move    #0,y1
P:0136 5E6F00         4  73332912         move    a,y:(r7+n7)
P:0137 4F7000 rrrrrr  3  73632919         move    y1,y:Fg_unicode
P:0139 0AF080 rrrrrr  6  74232924         jmp     L40
                            32925 
                            32926 ; 234  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 541

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32927 ; 235  |                    break;
                            32928 ; 236  |                case 0x414D57:  //"WMA"
                            32929 ; 237  |#ifdef USE_PLAYLIST3
                            32930 ; 238  |#ifdef JPEG_ALBUM_ART
                            32931 ; 239  |                    bPicOnlyFlag = TRUE;
                            32932 ; 240  |#endif
                            32933 ; 241  |#endif
                            32934 ; 242  |                    rtn = SysCallFunction(RSRC_WMA_METADATA_CODEBANK,GetWmaMetaData,(INT)p
                                  cFilePathName,btCurrentDevice,(void*)MetaData);
                            32935 
                            32937 L37:
                            32954 
                            32955 ; 243  |#ifdef USE_PLAYLIST3
                            32956 ; 244  |                    g_unicode = 1;
                            32957 
P:013B 77F400 FFFFF8  3  74532940         move    #-8,n7
P:013D 60F400 rrrrrr  3  74832953         move    #FGetWmaMetaData,r0
P:013F 56F400 0001E6  3  75132952         move    #486,a
P:0141 5FEF00         4  75532942         move    y:(r7+n7),b
P:0142 77F400 FFFFF6  3  75832946         move    #-10,n7
P:0144 000000         2  76032946         nop             ; (inserted)
P:0145 6CEF00         4  76432948         move    y:(r7+n7),r4
P:0146 77F400 FFFFF5  3  76732949         move    #-11,n7
P:0148 000000         2  76932949         nop             ; (inserted)
P:0149 4CEF00         4  77332951         move    y:(r7+n7),x0
P:014A 0AF080 rrrrrr  6  77932959         jmp     L39
                            32960 
                            32961 ; 245  |                    MetaData->dwStartPos = 0;
                            32962 ; 246  |#endif
                            32963 ; 247  |                    break;
                            32964 ; 248  |                case 0x564157:  //"WAV"
                            32965 ; 249  |                    rtn = SysCallFunction(RSRC_WAV_METADATA_CODEBANK,GetWavMetaData,(INT)p
                                  cFilePathName,btCurrentDevice,(void*)MetaData);
                            32966 
                            32968 L38:
                            32985 
                            32986 ; 250  |#ifdef USE_PLAYLIST3
                            32987 ; 251  |                    g_unicode = 1;
                            32988 
P:014C 77F400 FFFFF8  3  78232971         move    #-8,n7
P:014E 60F400 rrrrrr  3  78532984         move    #FGetWavMetaData,r0
P:0150 56F400 0001E7  3  78832983         move    #487,a
P:0152 5FEF00         4  79232973         move    y:(r7+n7),b
P:0153 77F400 FFFFF6  3  79532977         move    #-10,n7
P:0155 000000         2  79732977         nop             ; (inserted)
P:0156 6CEF00         4  80132979         move    y:(r7+n7),r4
P:0157 77F400 FFFFF5  3  80432980         move    #-11,n7
P:0159 000000         2  80632980         nop             ; (inserted)
P:015A 4CEF00         4  81032982         move    y:(r7+n7),x0
                            32990 L39:
P:015B 0BF080 rrrrrr  6  81632992         jsr     SysCallFunction
                            33002 
                            33003 ; 252  |                    MetaData->dwStartPos = 0;
                            33004 
P:015D 77F400 FFFFF7  3  81932996         move    #-9,n7
P:015F 290100         2  82133000         move    #1,b0
P:0160 5E6F00         4  82532998         move    a,y:(r7+n7)
P:0161 597000 rrrrrr  3  82833001         move    b0,y:Fg_unicode
                            33006 L40:
                            33018 
                            33019 ; 253  |#endif
                            33020 ; 254  |                    break;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 542

M:ADDR CODE           CYCLES LINE SOURCELINE
                            33021 
P:0163 3E111B         2  83033015         clr     b	                #17,n6
P:0164 77F400 FFFFF6  3  83333007         move    #-10,n7
P:0166 000000         2  83533007         nop             ; (inserted)
P:0167 6EEF00         4  83933009         move    y:(r7+n7),r6
P:0168 000000         2  84133009         nop             ; (inserted)
P:0169 204E00         2  84333011         move    (r6)+n6
P:016A 595E00         2  84533016         move    b0,y:(r6)+
P:016B 5D5600         2  84733017         move    b1,y:(r6)-
P:016C 0AF080 rrrrrr  6  85333023         jmp     L43
                            33024 
                            33025 ; 255  |#ifdef MOTION_VIDEO
                            33026 ; 256  |                case 0x564d53:  // "SMV"
                            33027 ; 257  |                    rtn = SysCallFunction(RSRC_SMV_METADATA_CODEBANK,GetSMVMetaData,(INT)p
                                  cFilePathName,btCurrentDevice,(void*)MetaData);
                            33028 ; 258  |#ifdef USE_PLAYLIST3
                            33029 ; 259  |                    g_unicode = 1;
                            33030 ; 260  |                    MetaData->dwStartPos = 0;
                            33031 ; 261  |#endif
                            33032 ; 262  |                    break;
                            33033 ; 263  |#endif
                            33034 ; 264  |#ifdef AUDIBLE
                            33035 ; 265  |                                case 0x004141:  //"AA "
                            33036 ; 266  |                                        LoadAudibleMetadataResource(RSRC_AUDIBLE_METADATA_
                                  Y,
                            33037 ; 267  |                                                                RSRC_TYPE_DATA,
                            33038 ; 268  |                                                                (_lc_u_e_AUDIBLE_METADATA_
                                  Y-_lc_u_b_AUDIBLE_METADATA_Y)*3,
                            33039 ; 269  |                                                                (int)_lc_u_b_AUDIBLE_METAD
                                  ATA_Y,
                            33040 ; 270  |                                                                TARGET_MEM_Y);
                            33041 ; 271  |
                            33042 ; 272  |                    rtn = SysCallFunction(RSRC_AUDIBLE_METADATA_P,GetAudibleMetaData,(INT)
                                  pcFilePathName,btCurrentDevice,(void*)MetaData);
                            33043 ; 273  |                                        if ( rtn == META_DATA_FOUND )
                            33044 ; 274  |                                                g_AudibleFlags.bits.IsAudibleFile = TRUE;
                            33045 ; 275  |                                        break;
                            33046 ; 276  |#endif
                            33047 ; 277  |                default:
                            33048 ; 278  |                    rtn = META_DATA_NOT_FOUND;
                            33049 
                            33051 L41:
                            33059 
                            33060 ; 279  |                    break;
                            33061 ; 280  |            }
                            33062 ; 281  |        }
                            33063 ; 282  |
                            33064 ; 283  |        if(!strlen(MetaData->wTitle)){          //if the string length is zero then check 
                                  if LFN or SFN is present.
                            33065 
P:016E 77F400 FFFFF7  3  85633054         move    #-9,n7
P:0170 55F400 000100  3  85933051         move    #$100,b1
P:0172 5D6F00         4  86333056         move    b1,y:(r7+n7)
P:0173 77F400 FFFFFA  3  86633067 L43:    move    #-6,n7
P:0175 000000         2  86833067         nop             ; (inserted)
P:0176 6EEF00         4  87233069         move    y:(r7+n7),r6
P:0177 000000         2  87433069         nop             ; (inserted)
P:0178 68E600         2  87633071         move    y:(r6),r0
P:0179 0BF080 rrrrrr  6  88233072         jsr     strlen
                            33073 
                            33074 ; 284  |//!!HACK!! Following LFN will work only for current track.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 543

M:ADDR CODE           CYCLES LINE SOURCELINE
                            33075 ; 285  |//Ideally, a SFN should be passed to playlists and long filename for that file should be r
                                  eturned.
                            33076 ; 286  |#ifdef USE_PLAYLIST1
                            33077 ; 287  |                if(SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_LFNGetFileName,g_iInter
                                  nalTrack,0,(void*)MetaData->wTitle) >0 )         //is there a LFN
                            33078 ; 288  |#else
                            33079 ; 289  |#ifdef USE_PLAYLIST2
                            33080 ; 290  |                        if(SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_GetLFN,TYPE_FIL
                                  E,(INT) g_CurrentTrack.pFileEntry,(INT*)MetaData->wTitle) == PLAYLIST_SUCCESS)   //is there a LFN
                            33081 ; 291  |#else
                            33082 ; 292  |#ifdef USE_PLAYLIST3
                            33083 ; 293  |                        if (1)
                            33084 ; 294  |#else
                            33085 ; 295  |#ifdef USE_PLAYLIST5
                            33086 ; 296  |            {
                            33087 ; 297  |                PL5_PL_QITEM * tmp;
                            33088 ; 298  |                int recordnum;
                            33089 ; 299  |                LONG fastkey;
                            33090 ; 300  |
                            33091 ; 301  |                tmp = g_PL5_PL_queue.pos + g_PL5_Playback.currentplay;
                            33092 ; 302  |                recordnum = tmp->file.iRecordNum;
                            33093 ; 303  |                fastkey = (tmp->folder + tmp->depth - 1)->record.lFastKey;
                            33094 ; 304  |
                            33095 ; 305  |                if(SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_GetLFN,(INT)(&fastkey),
                                  
                            33096 ; 306  |                    recordnum,(INT*)MetaData->wTitle) == PLAYLIST_SUCCESS)      // is ther
                                  e a LFN
                            33097 ; 307  |#endif
                            33098 ; 308  |#endif
                            33099 ; 309  |#endif
                            33100 ; 310  |#endif  // #ifdef USE_PLAYLIST1
                            33101 ; 311  |                        {
                            33102 ; 312  |                        }
                            33103 ; 313  |            else        //no long file name so we must diplay the short one
                            33104 ; 314  |                        {
                            33105 ; 315  |                GetFileName(MetaData,pcFilePathName);
                            33106 ; 316  |#ifdef USE_PLAYLIST3
                            33107 ; 317  |                g_unicode = 1;
                            33108 ; 318  |#endif
                            33109 ; 319  |                }
                            33110 ; 320  |#ifdef USE_PLAYLIST5            
                            33111 ; 321  |        }
                            33112 ; 322  |#endif        
                            33113 ; 323  |        }
                            33114 ; 324  |        TrimString(MetaData->wArtist);
                            33115 
P:017B 77F400 FFFFFB  3  88533117         move    #-5,n7
P:017D 000000         2  88733117         nop             ; (inserted)
P:017E 68EF00         4  89133119         move    y:(r7+n7),r0
P:017F 000000         2  89333119         nop             ; (inserted)
P:0180 68E000         2  89533121         move    y:(r0),r0
P:0181 0BF080 rrrrrr  6  90133122         jsr     FTrimString
                            33123 
                            33124 ; 325  |        TrimString(MetaData->wTitle);
                            33125 
P:0183 77F400 FFFFFA  3  90433127         move    #-6,n7
P:0185 000000         2  90633127         nop             ; (inserted)
P:0186 68EF00         4  91033129         move    y:(r7+n7),r0
P:0187 000000         2  91233129         nop             ; (inserted)
P:0188 68E000         2  91433131         move    y:(r0),r0
P:0189 0BF080 rrrrrr  6  92033132         jsr     FTrimString
                            33133 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 544

M:ADDR CODE           CYCLES LINE SOURCELINE
                            33134 ; 326  |        TrimString(MetaData->wAlbum);
                            33135 
P:018B 77F400 FFFFFC  3  92333137         move    #-4,n7
P:018D 000000         2  92533137         nop             ; (inserted)
P:018E 68EF00         4  92933139         move    y:(r7+n7),r0
P:018F 000000         2  93133139         nop             ; (inserted)
P:0190 68E000         2  93333141         move    y:(r0),r0
P:0191 0BF080 rrrrrr  6  93933142         jsr     FTrimString
                            33143 
                            33144 ; 327  |#ifdef USE_PLAYLIST3
                            33145 ; 328  |        TrimString(MetaData->wGenre);
                            33146 
P:0193 77F400 FFFFFD  3  94233148         move    #-3,n7
P:0195 000000         2  94433148         nop             ; (inserted)
P:0196 68EF00         4  94833150         move    y:(r7+n7),r0
P:0197 000000         2  95033150         nop             ; (inserted)
P:0198 68E000         2  95233152         move    y:(r0),r0
P:0199 0BF080 rrrrrr  6  95833153         jsr     FTrimString
                            33154 
                            33155 ; 329  |        TrimString(MetaData->wYear);
                            33156 
P:019B 77F400 FFFFFE  3  96133158         move    #-2,n7
P:019D 000000         2  96333158         nop             ; (inserted)
P:019E 68EF00         4  96733160         move    y:(r7+n7),r0
P:019F 000000         2  96933160         nop             ; (inserted)
P:01A0 68E000         2  97133162         move    y:(r0),r0
P:01A1 0BF080 rrrrrr  6  97733163         jsr     FTrimString
                            33164 
                            33165 ; 330  |#endif
                            33166 ; 331  |        // C Speed client free call
                            33167 ; 332  |        SysSpeedClockFree(SPEED_CLIENT_METADATA); // free the shared speed resource
                            33168 
P:01A3 56F400 00000D  3  98033170         move    #>13,a
P:01A5 0BF080 rrrrrr  6  98633171         jsr     FSysSpeedClockFree
                            33172 
                            33173 ; 333  |
                            33174 ; 334  |    }
                            33175 
P:01A7 0AF080 rrrrrr  6  99233177         jmp     L45
                            33178 
                            33179 ; 335  |        else
                            33180 ; 336  |                rtn = META_DATA_NOT_FOUND;
                            33181 
                            33183 L44:
                            33191 
                            33192 ; 337  |    return rtn;
                            33193 
P:01A9 77F400 FFFFF7  3  99533186         move    #-9,n7
P:01AB 57F400 000100  3  99833183         move    #$100,b
P:01AD 5F6F00         4 100233188         move    b,y:(r7+n7)
                            33195 L45:
                            33200 
                            33201 ; 338  |}
                            33202 
P:01AE 77F400 FFFFF7  3 100533195         move    #-9,n7
P:01B0 000000         2 100733195         nop             ; (inserted)
P:01B1 5EEF00         4 101133197         move    y:(r7+n7),a
                            33204 L46:
P:01B2 77F400 FFFFF3  3 101433204         move    #-13,n7
P:01B4 000000         2 101633204         nop             ; (inserted)
P:01B5 05EF7C         4 102033206         movec   y:(r7+n7),ssh
P:01B6 204F00         2 102233208         move    (r7)+n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 545

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01B7 00000C         4 102633210         rts
                            33213 
                            33214 ; 339  |
                            33215 ; 340  |
                            33216 ; 341  |///////////////////////////////////////////////////////////////////////////////
                            33217 ; 342  |//> Name:        GetFileName
                            33218 ; 343  |//
                            33219 ; 344  |//  Type:        Function
                            33220 ; 345  |//
                            33221 ; 346  |//  Description: Used when no ID3v1 tag is available. Clears title, artist, album, genre.
                            33222 ; 347  |//               Fills in the title field with the filename.
                            33223 ; 348  |//
                            33224 ; 349  |//  Inputs:      Pointer to meta-data struct, pointer to path and filename.
                            33225 ; 350  |//  Outputs:     0 if Success, -1 if Failure.
                            33226 ; 351  |//
                            33227 ; 352  |//<
                            33228 ; 353  |/////////////////////////////////////////////////////////////////////////////////
                            33229 ; 354  |INT _reentrant GetFileName(FILE_META_DATA * MetaData,_packed BYTE * pcFilePathName)
                            33230 ; 355  |{
                            33231 
                            33236 FGetFileName:
                            33261 
                            33262 ; 356  |    INT  i;
                            33263 ; 357  |    INT  iLength;
                            33264 ; 358  |    BYTE wChar;
                            33265 ; 359  |    BOOL bFound = FALSE;
                            33266 ; 360  |    UCS3 * pcFileName;
                            33267 ; 361  |    UCS3 * pcStringPtr;
                            33268 ; 362  |    _packed BYTE btPackedFileName[8+1+3+1];//8.3 plus null.
                            33269 
                            33284 
                            33285 ; 363  |
                            33286 ; 364  |    //find the last '/'
                            33287 ; 365  |    for(i=packed_strlen(pcFilePathName);i>=0;i--)
                            33288 
P:01B8 055F7C         2 102833237         movec   ssh,y:(r7)+
P:01B9 3F0A00         2 103033240         move    #10,n7
P:01BA 000000         2 103233240         nop             ; (inserted)
P:01BB 204F00         2 103433242         move    (r7)+n7
P:01BC 77F400 FFFFFB  3 103733271         move    #-5,n7
P:01BE 000000         2 103933271         nop             ; (inserted)
P:01BF 686F00         4 104333273         move    r0,y:(r7+n7)
P:01C0 77F400 FFFFFC  3 104633276         move    #-4,n7
P:01C2 229000         2 104833279         move    r4,r0
P:01C3 6C6F00         4 105233278         move    r4,y:(r7+n7)
P:01C4 0BF080 rrrrrr  6 105833290         jsr     packed_strlen
P:01C6 0AF080 rrrrrr  6 106433294         jmp     L54
                            33295 
                            33296 ; 366  |    {//start at the end, go backward until the char is '/'
                            33297 ; 367  |        if(packed_get(pcFilePathName,i)==0x2f)
                            33298 
                            33300 L53:
P:01C8 77F400 FFFFFC  3 106733300         move    #-4,n7
P:01CA 000000         2 106933300         nop             ; (inserted)
P:01CB 68EF00         4 107333302         move    y:(r7+n7),r0
P:01CC 77F400 FFFFFD  3 107633305         move    #-3,n7
P:01CE 000000         2 107833305         nop             ; (inserted)
P:01CF 5C6F00         4 108233307         move    a1,y:(r7+n7)
P:01D0 0BF080 rrrrrr  6 108833312         jsr     packed_get
P:01D2 218F00         2 109033317         move    a1,b
P:01D3 47F400 00002F  3 109333318         move    #>47,y1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 546

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01D5 77F47D FFFFFD  3 109633319         cmp     y1,b	                #-3,n7
P:01D7 000000         2 109833319         nop             ; (inserted)
P:01D8 5EEF00         4 110233322         move    y:(r7+n7),a
P:01D9 0AF0AA rrrrrr  6 110833325         jeq     L55
P:01DB 45F400 000001  3 111133327         move    #>1,x1
P:01DD 200064         2 111333328         sub     x1,a
P:01DE 200003         2 111533329 L54:    tst     a
P:01DF 0AF0A1 rrrrrr  6 112133330         jge     L53
                            33331 
                            33332 ; 368  |            break;
                            33333 ; 369  |    }
                            33334 ; 370  |
                            33335 ; 371  |    //now go forward until we hit the terminating NULL, copying each byte
                            33336 ; 372  |    iLength = 0;
                            33337 
                            33339 L55:
                            33346 
                            33347 ; 373  |
                            33348 ; 374  |    i = i+1;    // Don't display the '/'.
                            33349 
                            33358 
                            33359 ; 375  |
                            33360 ; 376  |    while((wChar=packed_get(pcFilePathName,i++)))
                            33361 
P:01E1 77F400 FFFFFE  3 112433341         move    #-2,n7
P:01E3 270000         2 112633339         move    #0,y1
P:01E4 4F6F00         4 113033343         move    y1,y:(r7+n7)
P:01E5 045FA0         2 113233353         movec   m0,n7
P:01E6 47F400 000001  3 113533351         move    #>1,y1
P:01E8 200070         2 113733352         add     y1,a
P:01E9 5C6F00         4 114133355         move    a1,y:(r7+n7)
P:01EA 0AF080 rrrrrr  6 114733363         jmp     L57
                            33364 L56:
                            33373 
                            33374 ; 377  |    {
                            33375 ; 378  |        packed_set(btPackedFileName,iLength++,wChar);
                            33376 
P:01EC 045FA0         2 114933368         movec   m0,n7
P:01ED 000000         2 115133368         nop             ; (inserted)
P:01EE 4D6F00         4 115533370         move    x1,y:(r7+n7)
P:01EF 77F400 FFFFF6  3 115833378         move    #-10,n7
P:01F1 000000         2 116033378         nop             ; (inserted)
P:01F2 044F10         4 116433380         lua     (r7)+n7,r0
P:01F3 77F400 FFFFFE  3 116733381         move    #-2,n7
P:01F5 000000         2 116933381         nop             ; (inserted)
P:01F6 5FEF00         4 117333383         move    y:(r7+n7),b
P:01F7 21EE58         2 117533389         add     y0,b	                b,a
P:01F8 5D6F00         4 117933392         move    b1,y:(r7+n7)
P:01F9 23CF00         2 118133395         move    n6,b
P:01FA 0BF080 rrrrrr  6 118733396         jsr     packed_set
                            33399 L57:
P:01FC 045FA0         2 118933399         movec   m0,n7
P:01FD 45F400 000001  3 119233407         move    #>1,x1
P:01FF 5FEF00         4 119633401         move    y:(r7+n7),b
P:0200 21EE68         2 119833408         add     x1,b	                b,a
P:0201 5D6F00         4 120233411         move    b1,y:(r7+n7)
P:0202 77F400 FFFFFC  3 120533414         move    #-4,n7
P:0204 000000         2 120733414         nop             ; (inserted)
P:0205 68EF00         4 121133416         move    y:(r7+n7),r0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 547

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0206 0BF080 rrrrrr  6 121733419         jsr     packed_get
P:0208 219E00         2 121933422         move    a1,n6
P:0209 045FA0         2 122133427         movec   m0,n7
P:020A 46F400 000001  3 122433432         move    #>1,y0
P:020C 23CF00         2 122633424         move    n6,b
P:020D 2B0000         2 122833425         move    #0,b2
P:020E 4DEF0B         4 123233426         tst     b	                y:(r7+n7),x1
P:020F 0AF0A2 rrrrrr  6 123833433         jne     L56
                            33434 
                            33435 ; 379  |    }
                            33436 ; 380  |    packed_set(btPackedFileName,iLength++,0);
                            33437 
P:0211 77F41B FFFFF6  3 124133447         clr     b	                #-10,n7
P:0213 000000         2 124333447         nop             ; (inserted)
P:0214 044F1C         4 124733441         lua     (r7)+n7,n4
P:0215 77F400 FFFFFE  3 125033442         move    #-2,n7
P:0217 239000         2 125233448         move    n4,r0
P:0218 5EEF00         4 125633444         move    y:(r7+n7),a
P:0219 0BF080 rrrrrr  6 126233449         jsr     packed_set
                            33453 
                            33454 ; 381  |
                            33455 ; 382  |    if(MetaData->wTitle)
                            33456 
P:021B 77F400 FFFFFB  3 126533458         move    #-5,n7
P:021D 000000         2 126733458         nop             ; (inserted)
P:021E 6EEF00         4 127133460         move    y:(r7+n7),r6
P:021F 000000         2 127333460         nop             ; (inserted)
P:0220 205E00         2 127533462         move    (r6)+
P:0221 5FD600         2 127733463         move    y:(r6)-,b
P:0222 21F40B         2 127933467         tst     b	                b,r4
P:0223 0AF0AA rrrrrr  6 128533468         jeq     L58
                            33469 
                            33470 ; 383  |        DBCSToUnicode(btPackedFileName,MetaData->wTitle,MetaData->iTitleBufferLength);
                            33471 
P:0225 77F400 FFFFF6  3 128833474         move    #-10,n7
P:0227 5EE600         2 129033473         move    y:(r6),a
P:0228 044F10         4 129433476         lua     (r7)+n7,r0
P:0229 218E00         2 129633477         move    a1,a
P:022A 0BF080 rrrrrr  6 130233478         jsr     FDBCSToUnicode
                            33480 
                            33481 ; 384  |
                            33482 ; 385  |    return(SUCCESS);
                            33483 
                            33485 L58:
                            33486 
                            33487 ; 386  |}
                            33488 
P:022C 77F413 FFFFF5  3 130533485         clr     a	                #-11,n7
P:022E 000000         2 130733485         nop             ; (inserted)
P:022F 05EF7C         4 131133492         movec   y:(r7+n7),ssh
P:0230 204F00         2 131333494         move    (r7)+n7
P:0231 00000C         4 131733496         rts
                            33499 
                            33500 ; 387  |#ifdef USE_PLAYLIST3
                            33501 ; 388  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path)
                            33502 ; 389  |{
                            33503 
                            33510 FRetrieveSongInfo:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 548

M:ADDR CODE           CYCLES LINE SOURCELINE
                            33522 
                            33523 ; 390  |        int j;
                            33524 ; 391  |        for (j=0; j<(MAX_DIRNAME_LENGTH/3); j++)
                            33525 
P:0232 055F7C         2 131933511         movec   ssh,y:(r7)+
P:0233 221213         2 132133527         clr     a	                r0,r2
P:0234 22161B         2 132333528         clr     b	                r0,r6
P:0235 062380 rrrrrr  6 132933536         do      #35,L69
                            33538 
                            33539 ; 392  |        {
                            33540 ; 393  |                p_path[j] = song_info.path_name[j] & 0xffffff;
                            33541 
P:0237 21BD00         2 133133543         move    b1,n5
P:0238 65F400 rrrrrr  3 133433544         move    #Fsong_info+160,r5
P:023A 45F400 000001  3 133733549         move    #>1,x1
P:023C 4EED68         4 134133550         add     x1,b	                y:(r5+n5),y0
P:023D 4E5A00         2 134333547         move    y0,y:(r2)+
                        (14)33551 L69:
                            33553 
                            33554 ; 394  |        }
                            33555 ; 395  |        p_path[(MAX_DIRNAME_LENGTH/3)-1] = 0;
                            33556 
                            33561 
                            33562 ; 396  |        g_CurrentSongFastkey=song_info.g_songFastKey;
                            33563 
                            33569 
                            33570 ; 397  |        if (song_info.unicode & BITMASK_SONG)
                            33571 
P:023E 3E2200         2 134533558         move    #34,n6
P:023F 44F400 0000C0  3 134833575         move    #>$C0,x0
P:0241 5C6E00         4 135233560         move    a1,y:(r6+n6)
P:0242 4EF000 rrrrrr  3 135533565         move    y:Fsong_info+203,y0
P:0244 4FF000 rrrrrr  3 135833566         move    y:Fsong_info+204,y1
P:0246 4F7000 rrrrrr  3 136133567         move    y1,y:Fg_CurrentSongFastkey+1
P:0248 4E7000 rrrrrr  3 136433568         move    y0,y:Fg_CurrentSongFastkey
P:024A 5DF000 rrrrrr  3 136733573         move    y:Fsong_info+250,b1
P:024C 20004E         2 136933576         and     x0,b
P:024D 0AF0AA rrrrrr  6 137533577         jeq     L61
                            33578 
                            33579 ; 398  |        {
                            33580 ; 399  |                for (j=0; j<TITLE_SIZE; j++)
                            33581 
P:024F 66F41B rrrrrr  3 137833583         clr     b	                #Fg_wSongTitle,r6
P:0251 065080 rrrrrr  6 138433587         do      #80,L70
                            33589 
                            33590 ; 400  |                        g_wSongTitle[j] = song_info.song_name[j] & 0xffffff;
                            33591 
P:0253 21BD00         2 138633593         move    b1,n5
P:0254 65F400 rrrrrr  3 138933594         move    #Fsong_info+120,r5
P:0256 56F400 000001  3 139233599         move    #>1,a
P:0258 4EED18         4 139633600         add     a,b	                y:(r5+n5),y0
P:0259 4E5E00         2 139833597         move    y0,y:(r6)+
                        (14)33601 L70:
                            33603 
                            33604 ; 401  |        }
                            33605 
P:025A 0AF080 rrrrrr  6 140433607         jmp     L62
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 549

M:ADDR CODE           CYCLES LINE SOURCELINE
                            33608 
                            33609 ; 402  |        else
                            33610 ; 403  |        {
                            33611 ; 404  |                DBCSToUnicode((_packed BYTE *)song_info.song_name, g_wSongTitle, TITLE_SIZ
                                  E-1);
                            33612 
                            33614 L61:
P:025C 64F400 rrrrrr  3 140733615         move    #Fg_wSongTitle,r4
P:025E 60F400 rrrrrr  3 141033616         move    #Fsong_info+120,r0
P:0260 56F400 00004F  3 141333614         move    #>79,a
P:0262 0BF080 rrrrrr  6 141933617         jsr     FDBCSToUnicode
                            33619 
                            33620 ; 405  |        }
                            33621 ; 406  |        g_wSongTitle[TITLE_SIZE-1] = 0;
                            33622 
                            33624 L62:
                            33626 
                            33627 ; 407  |
                            33628 ; 408  |        if (song_info.unicode & BITMASK_ARTIST)
                            33629 
P:0264 46F41B 000003  3 142233624         clr     b	                #>3,y0
P:0266 5F7000 rrrrrr  3 142533625         move    b,y:Fg_wSongTitle+79
P:0268 5EF000 rrrrrr  3 142833631         move    y:Fsong_info+250,a
P:026A 200056         2 143033633         and     y0,a
P:026B 0AF0AA rrrrrr  6 143633634         jeq     L64
                            33636 
                            33637 ; 409  |        {
                            33638 ; 410  |                for (j=0; j<ARTIST_SIZE; j++)
                            33639 
P:026D 66F400 rrrrrr  3 143933641         move    #Fg_wSongArtist,r6
P:026F 65F400 rrrrrr  3 144233642         move    #Fsong_info,r5
P:0271 063080 rrrrrr  6 144833643         do      #48,L71
                            33645 
                            33646 ; 411  |                        g_wSongArtist[j] = song_info.artist_name[j] & 0xffffff;
                            33647 
P:0273 21BD00         2 145033649         move    b1,n5
P:0274 000000         2 145233649         nop             ; (inserted)
P:0275 4EED00         4 145633651         move    y:(r5+n5),y0
P:0276 4E5E00         2 145833652         move    y0,y:(r6)+
P:0277 46F400 000001  3 146133654         move    #>1,y0
P:0279 200058         2 146333655         add     y0,b
                        (15)33656 L71:
                            33658 
                            33659 ; 412  |        }
                            33660 
P:027A 0AF080 rrrrrr  6 146933662         jmp     L65
                            33663 
                            33664 ; 413  |        else
                            33665 ; 414  |        {
                            33666 ; 415  |                DBCSToUnicode((_packed BYTE *)song_info.artist_name, g_wSongArtist, ARTIST
                                  _SIZE-1);
                            33667 
                            33669 L64:
P:027C 60F400 rrrrrr  3 147233671         move    #Fsong_info,r0
P:027E 64F400 rrrrrr  3 147533673         move    #Fg_wSongArtist,r4
P:0280 56F400 00002F  3 147833672         move    #>47,a
P:0282 0BF080 rrrrrr  6 148433674         jsr     FDBCSToUnicode
                            33675 
                            33676 ; 416  |        }
                            33677 ; 417  |        g_wSongArtist[ARTIST_SIZE-1] = 0;
                            33678 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 550

M:ADDR CODE           CYCLES LINE SOURCELINE
                            33680 L65:
                            33682 
                            33683 ; 418  |
                            33684 ; 419  |        if (song_info.unicode & BITMASK_ALBUM)
                            33685 
P:0284 45F413 00000C  3 148733680         clr     a	                #>12,x1
P:0286 5E7000 rrrrrr  3 149033681         move    a,y:Fg_wSongArtist+47
P:0288 5DF000 rrrrrr  3 149333687         move    y:Fsong_info+250,b1
P:028A 20006E         2 149533689         and     x1,b
P:028B 0AF0AA rrrrrr  6 150133690         jeq     L67
                            33691 
                            33692 ; 420  |        {
                            33693 ; 421  |                for (j=0; j<ALBUM_SIZE; j++)
                            33694 
P:028D 66F41B rrrrrr  3 150433696         clr     b	                #Fg_wSongAlbum,r6
P:028F 65F400 rrrrrr  3 150733706         move    #Fsong_info+40,r5
P:0291 063080 rrrrrr  6 151333699         do      #48,L72
P:0293 21BD00         2 151533705         move    b1,n5
P:0294 000000         2 151733705         nop             ; (inserted)
P:0295 4EED00         4 152133708         move    y:(r5+n5),y0
P:0296 4E5E00         2 152333709         move    y0,y:(r6)+
P:0297 46F400 000001  3 152633711         move    #>1,y0
P:0299 65F458 rrrrrr  3 152933712         add     y0,b	                #Fsong_info+40,r5
                        (16)33713 L72:
                            33715 
                            33716 ; 423  |        }
                            33717 
P:029B 0AF080 rrrrrr  6 153533719         jmp     L68
                            33720 
                            33721 ; 424  |        else
                            33722 ; 425  |        {
                            33723 ; 426  |                DBCSToUnicode((_packed BYTE *)song_info.album_name, g_wSongAlbum, ALBUM_SI
                                  ZE-1);
                            33724 
                            33726 L67:
P:029D 64F400 rrrrrr  3 153833727         move    #Fg_wSongAlbum,r4
P:029F 60F400 rrrrrr  3 154133728         move    #Fsong_info+40,r0
P:02A1 56F400 00002F  3 154433726         move    #>47,a
P:02A3 0BF080 rrrrrr  6 155033729         jsr     FDBCSToUnicode
                            33731 
                            33732 ; 427  |        }
                            33733 ; 428  |        g_wSongAlbum[ALBUM_SIZE-1] = 0;
                            33734 
                            33736 L68:
                            33738 
                            33739 ; 429  |
                            33740 ; 430  |        return 0;
                            33741 ; 431  |}
                            33742 
P:02A5 2E0000         2 155233736         move    #0,a
P:02A6 5E7000 rrrrrr  3 155533737         move    a,y:Fg_wSongAlbum+47
P:02A8 05FF7C         4 155933744         movec   y:-(r7),ssh
P:02A9 000000         2 156133744         nop             ; (inserted)
P:02AA 00000C         4 156533748         rts
                            33750 
                            33751 ; 432  |
                            33752 ; 433  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress)
                            33753 ; 434  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 551

M:ADDR CODE           CYCLES LINE SOURCELINE
                            33754 
                            33759 FGetRelativePath:
                            33776 
                            33777 ; 435  |        //if ((browse_type != ITEM_VOICE) && (browse_type != ITEM_FMREC) && (browse_type !
                                  = ITEM_PHOTO) && (browse_type != ITEM_MVIDEO))
                            33778 ; 436  |        if ((browse_type != ITEM_VOICE) && (browse_type != ITEM_FMREC) && (browse_type != 
                                  ITEM_PHOTO))
                            33779 
P:02AB 055F7C         2 156733760         movec   ssh,y:(r7)+
P:02AC 045FA0         2 156933771         movec   m0,n7
P:02AD 46F400 00000F  3 157233781         move    #>15,y0
P:02AF 205F00         2 157433763         move    (r7)+
P:02B0 686F5D         4 157833782         cmp     y0,b	                r0,y:(r7+n7)
P:02B1 0AF0AA rrrrrr  6 158433783         jeq     L75
P:02B3 47F400 000010  3 158733784         move    #>16,y1
P:02B5 20007D         2 158933785         cmp     y1,b
P:02B6 0AF0AA rrrrrr  6 159533786         jeq     L75
P:02B8 45F400 000011  3 159833787         move    #>17,x1
P:02BA 20006D         2 160033788         cmp     x1,b
P:02BB 0AF0AA rrrrrr  6 160633789         jeq     L75
                            33790 
                            33791 ; 437  |        {
                            33792 ; 438  |                SysPostMessage(5,MUSICLIB_START_PLAY_SONG, highlight_index, &g_current_siz
                                  e, &g_current_index);
                            33793 
P:02BD 73F400 rrrrrr  3 160933795         move    #Fg_current_index,n3
P:02BF 61F400 rrrrrr  3 161233798         move    #Fg_current_size,r1
P:02C1 290500         2 161433807         move    #5,b0
P:02C2 260B00         2 161633804         move    #<$B,y0
P:02C3 7B5F00         2 161833796         move    n3,y:(r7)+
P:02C4 695F00         2 162033799         move    r1,y:(r7)+
P:02C5 5C5F00         2 162233801         move    a1,y:(r7)+
P:02C6 4E5F00         2 162433805         move    y0,y:(r7)+
P:02C7 595F00         2 162633809         move    b0,y:(r7)+
P:02C8 0BF080 rrrrrr  6 163233811         jsr     FSysPostMessage
                            33816 
                            33817 ; 439  |                bPlayVoice = FALSE;
                            33818 
                            33822 
                            33823 ; 440  |        }
                            33824 
P:02CA 3F0500         2 163433812         move    #5,n7
P:02CB 270000         2 163633820         move    #0,y1
P:02CC 204700         2 163833814         move    (r7)-n7
P:02CD 4F7000 rrrrrr  3 164133821         move    y1,y:FbPlayVoice
P:02CF 0AF080 rrrrrr  6 164733826         jmp     L76
                            33827 
                            33828 ; 441  |        else
                            33829 ; 442  |        {
                            33830 ; 443  |                SysPostMessage(5,MUSICLIB_START_PLAY_VOICE, highlight_index, &g_current_si
                                  ze, &g_current_index);
                            33831 
                            33833 L75:
P:02D1 70F400 rrrrrr  3 165033835         move    #Fg_current_index,n0
P:02D3 290500         2 165233847         move    #5,b0
P:02D4 261100         2 165433844         move    #<$11,y0
P:02D5 44F400 rrrrrr  3 165733838         move    #Fg_current_size,x0
P:02D7 785F00         2 165933836         move    n0,y:(r7)+
P:02D8 4C5F00         2 166133839         move    x0,y:(r7)+
P:02D9 5C5F00         2 166333841         move    a1,y:(r7)+
P:02DA 4E5F00         2 166533845         move    y0,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 552

M:ADDR CODE           CYCLES LINE SOURCELINE
P:02DB 595F00         2 166733848         move    b0,y:(r7)+
P:02DC 0BF080 rrrrrr  6 167333850         jsr     FSysPostMessage
                            33855 
                            33856 ; 444  |                bPlayVoice = TRUE;
                            33857 
                            33861 
                            33862 ; 445  |        }
                            33863 ; 446  |        SysWaitOnEvent(0,0,0);
                            33864 
P:02DE 3F0500         2 167533851         move    #5,n7
P:02DF 290100         2 167733859         move    #1,b0
P:02E0 204700         2 167933853         move    (r7)-n7
P:02E1 597000 rrrrrr  3 168233860         move    b0,y:FbPlayVoice
                            33866 L76:
P:02E3 300013         2 168433867         clr     a	                #0,r0
P:02E4 2F0000         2 168633868         move    #0,b
P:02E5 0BF080 rrrrrr  6 169233869         jsr     SysWaitOnEvent
                            33870 
                            33871 ; 447  |    RetrieveSongInfo(0,0,PackedPathNameAddress);
                            33872 
P:02E7 045FA0         2 169433876         movec   m0,n7
P:02E8 2E0000         2 169633874         move    #0,a
P:02E9 68EF1B         4 170033875         clr     b	                y:(r7+n7),r0
P:02EA 0BF080 rrrrrr  6 170633879         jsr     FRetrieveSongInfo
                            33883 
                            33884 ; 448  |        return 0;
                            33885 
                            33889 
                            33890 ; 449  |}
                            33891 
P:02EC 205713         2 170833887         clr     a	                (r7)-
P:02ED 05FF7C         4 171233895         movec   y:-(r7),ssh
P:02EE 218E00         2 171433888         move    a1,a
P:02EF 00000C         4 171833899         rts
                            33901 
                            33902 ; 450  |#endif
                            33903 ; 451  |
                            33904 ; 452  |#ifdef AUDIBLE
                            33905 ; 453  |static _reentrant void LoadAudibleMetadataResource(int rsrc_num, int rsrc_type, int rsrc_s
                                  ize, int start_addr, int target_mem) {
                            33906 ; 454  |//caution : do not put anything before this #pragma block or else some registers will get 
                                  trashed.
                            33907 ; 455  |        #pragma asm
                            33908 ; 456  |                extern  SysLoadResource
                            33909 ; 457  |                movec SSH,y:(r7)+
                            33910 ; 458  |                move x0,y1
                            33911 ; 459  |                move a1,x0
                            33912 ; 460  |                move x1,a1
                            33913 ; 461  |                move b1,x1
                            33914 ; 462  |                move y0,y0
                            33915 ; 463  |                jsr     SysLoadResource
                            33916 ; 464  |                movec y:-(r7),SSH
                            33917 ; 465  |                nop
                            33918 ; 466  |        #pragma endasm
                            33919 ; 467  |}
                            33920 ; 468  |#endif
                            33921 
                            33923 
                            33927 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 553

M:ADDR CODE           CYCLES LINE SOURCELINE
Y:0000                      33928         org     y,".ybssmetadata",bss:
                            33929 Fg_wSongTitle:
Y:0000                      33930         ds      80
   |   RESERVED                   
Y:004F
                            33935 Fg_wSongTrackNum:
Y:0050 RESERVED             33936         ds      1
Y:0050
                            33943 Fg_wVBRTOCTable:
Y:0051                      33944         ds      200
   |   RESERVED                   
Y:0118
                            33948 Fg_wSongYear:
Y:0119                      33949         ds      8
   |   RESERVED                   
Y:0120
                            33953 Fg_wSongArtist:
Y:0121                      33954         ds      48
   |   RESERVED                   
Y:0150
                            33962 Fg_wSongGenre:
Y:0151                      33963         ds      20
   |   RESERVED                   
Y:0164
                            33970 Fg_wSongAlbum:
Y:0165                      33971         ds      48
   |   RESERVED                   
Y:0194
                            33981 
                            33982         extern  SysCallFunction, SysWaitOnEvent, packed_get, packed_set
                            33983         extern  packed_strlen, strlen, FDBCSToUnicode, FGetMp3MetaData
                            33984         extern  FGetWavMetaData, FGetWmaMetaData, FLyricsInit
                            33985         extern  FSysPostMessage, FSysSpeedClockFree, FSysSpeedIncrease
                            33986         extern  y:FbPlayVoice, y:Fg_CurrentSongFastkey, y:Fg_current_index
                            33987         extern  y:Fg_current_size, y:Fg_unicode, y:Fsong_info
                            33988 
                            33989         global  FGetFileMetaData, FGetFileName, FGetRelativePath
                            33990         global  FRetrieveSongInfo, FTrimString, Fg_wSongAlbum
                            33991         global  Fg_wSongArtist, Fg_wSongGenre, Fg_wSongTitle
                            33992         global  Fg_wSongTrackNum, Fg_wSongYear, Fg_wVBRTOCTable
                            33993 
                            33994         local   L3, L4, L26, L27, L28, L29, L30, L31, L32, L33, L34, L35
                            33995         local   L37, L38, L39, L40, L41, L43, L44, L45, L46, L53, L54, L55
                            33996         local   L56, L57, L58, L61, L62, L64, L65, L67, L68, L69, L70, L71
                            33997         local   L72, L75, L76
                            33998 
                            33999         calls   "GetFileMetaData", "SysCallFunction", "SysSpeedClockFree"
                            34000         calls   "GetFileMetaData", "SysSpeedIncrease", "TrimString"
                            34001         calls   "GetFileMetaData", "packed_get", "packed_set"
                            34002         calls   "GetFileMetaData", "packed_strlen", "strlen"
                            34003         calls   "GetFileName", "DBCSToUnicode", "packed_get", "packed_set"
                            34004         calls   "GetFileName", "packed_strlen"
                            34005         calls   "GetRelativePath", "RetrieveSongInfo", "SysPostMessage"
                            34006         calls   "GetRelativePath", "SysWaitOnEvent"
                            34007         calls   "RetrieveSongInfo", "DBCSToUnicode"
                            34008         calls   "TrimString", "strlen"
                            34009 
