verilog xil_defaultlib  \
"../../../bd/ramTop/ip/ramTop_MemInputCtrl_0_0/sim/ramTop_MemInputCtrl_0_0.v" \
"../../../bd/ramTop/ip/ramTop_MemoryMappedIO_0_0/sim/ramTop_MemoryMappedIO_0_0.v" \
"../../../bd/ramTop/ip/ramTop_MemOutputCtrl_0_0/sim/ramTop_MemOutputCtrl_0_0.v" \
"../../../bd/ramTop/sim/ramTop.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
