project -load "C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/synthesis/FIFO_INPUT_SAVE_syn.prj"
project -run -clean
project -save
