
AVRASM ver. 2.1.52  C:\Users\Patrik\Documents\GitHub\SneakySnake\SneakySnake\SneakySnake.asm Fri May 23 11:44:44 2014

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1103\avrassembler\Include\m328Pdef.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m328Pdef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega328P
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega328P
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M328PDEF_INC_
                 #define _M328PDEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega328P
                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x95
                 .equ	SIGNATURE_002	= 0x0f
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 .equ	BODSE	= 5	; BOD Sleep Enable
                 .equ	BODS	= 6	; BOD Sleep
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - Sleep Mode Control Register
                 .equ	SE	= 0	; Sleep Enable
                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 2048
                 .equ	RAMEND	= 0x08ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x03ff
                 .equ	EEPROMEND	= 0x03ff
                 .equ	EEADRBITS	= 10
                 #pragma AVRPART MEMORY PROG_FLASH 32768
                 #pragma AVRPART MEMORY EEPROM 1024
                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x3800
                 .equ	NRWW_STOP_ADDR	= 0x3fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x37ff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x3f00
                 .equ	SECONDBOOTSTART	= 0x3e00
                 .equ	THIRDBOOTSTART	= 0x3c00
                 .equ	FOURTHBOOTSTART	= 0x3800
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                 
                 #endif  /* _M328PDEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                  * SneakySnake.asm
                  *
                  *  Created: 2014-04-25 08:52:10
                  *   Author: Rasmus Wallberg, Patrik Johansson, Johan Lautakoski
                  */
                 
                 .DEF rZero			= r0
                 .DEF rStaticTemp    = r4
                 .DEF rStaticTemp2   = r5
                 .DEF rRandomNumber  = r6
                 .DEF rSnakeHead		= r7
                 .DEF rApplePosition = r8
                 .DEF rSL			= r9 // SL = SnakeLength, current snake length
                 .DEF rDir			= r10
                 .DEF rAppelX		= r11
                 .DEF rAppelY		= r12
                 .DEF rTimerCount	= r15
                 .DEF rTemp			= r16
                 .DEF rTemp2			= r17
                 .DEF rTemp3			= r18
                 .DEF rOutputB		= r19
                 .DEF rOutputC		= r20
                 .DEF rOutputD		= r21
                 .DEF rMatrixTemp	= r22
                 .DEF rInterruptTemp	= r23
                 .DEF rArg			= r24
                 
                 .EQU NUM_COLUMNS   = 8
                 
                 .EQU MAX_LENGTH    = 64
                 .DSEG
000100           adress:		.BYTE 16
000110           matrix:   .BYTE 8
000118           snake:    .BYTE MAX_LENGTH+1
                 
                 .CSEG
                 // Interrupt vector table
                 .ORG 0x0000
000000 940c 0034 	jmp init // Reset vector
                 .ORG 0x0020
000020 9478      	sei
000021 940c 0147 	jmp timerCount
                 //... fler interrupts
                 .ORG INT_VECTORS_SIZE
                 
                 init:
                 
000034 e0d1      	ldi	YH, HIGH(snake)
000035 e1c8      	ldi	YL, LOW(snake)
                 	
                 	// Stter ormens riktning
000036 e000      	ldi rTemp, 0
000037 2ea0      	mov rDir, rTemp
                 	// Stter ormens position
000038 e160      	ldi	rMatrixTemp, 0x10
000039 9369      	st	Y+, rMatrixTemp
00003a e161      	ldi	rMatrixTemp, 0x11
00003b 9369      	st	Y+, rMatrixTemp
00003c e162      	ldi	rMatrixTemp, 0x12
00003d 9369      	st	Y+, rMatrixTemp
00003e e163      	ldi	rMatrixTemp, 0x13
00003f 8368      	st	Y, rMatrixTemp
                 
                 
                 	// Clear rZero to make sure its 0
000040 2400      	clr rZero
                 
                 	// Laddar in vrdet 4 till rSL; rSL = 4
000041 e004      	ldi rTemp, 4
000042 2e90      	MOV rSL, rTemp
                 
000043 e505      	ldi rTemp, 0x55
000044 2e80      	MOV rApplePosition, rTemp
                 
                 	// Initiera Matrisen i Minnet
000045 e0d1      	ldi	YH, HIGH(matrix)
000046 e1c0      	ldi	YL, LOW(matrix)
                 	// Ladda in matrisens rader
000047 e060      	ldi	rMatrixTemp, 0b00000000
000048 9369      	st	Y+, rMatrixTemp
000049 e060      	ldi	rMatrixTemp, 0b00000000
00004a 9369      	st	Y+, rMatrixTemp
00004b e060      	ldi	rMatrixTemp, 0b00000000
00004c 9369      	st	Y+, rMatrixTemp
00004d e060      	ldi	rMatrixTemp, 0b00000000
00004e 9369      	st	Y+, rMatrixTemp
00004f e060      	ldi	rMatrixTemp, 0b00000000
000050 9369      	st	Y+, rMatrixTemp
000051 e060      	ldi	rMatrixTemp, 0b00000000
000052 9369      	st	Y+, rMatrixTemp
000053 e060      	ldi	rMatrixTemp, 0b00000000
000054 9369      	st	Y+, rMatrixTemp
000055 e060      	ldi	rMatrixTemp, 0b00000000
000056 8368      	st	Y, rMatrixTemp
                 	// Initiera AD-omvandlare
000057 e600      	ldi	rTemp, 0b01100000
000058 9300 007c 	sts ADMUX, rTemp
00005a e807      	ldi rTemp, 0b10000111
00005b 9300 007a 	sts ADCSRA, rTemp
                 	// Initiera PORTB
00005d ef0f      	ldi	rTemp, 0b11111111
00005e b904      	out DDRB, rTemp
                 	// Initiera PORTC
00005f ec0f      	ldi	rTemp, 0b11001111
000060 b907      	out	DDRC, rTemp
                 	// Initiera PORTD
000061 ef0f      	ldi	rTemp, 0b11111111
000062 b90a      	out DDRD, rTemp
                 
                 	//timer
000063 2d00      	mov rTemp, rZero
000064 e005      	ldi rTemp, (1<<CS02) | (1<<CS00)
000065 bd05      	out TCCR0B, rTemp
000066 9478      	sei
000067 e001      	ldi rTemp, 0b00000001
000068 9300 006e 	sts TIMSK0,rTemp
                 
                 
                 	// Stt stackpekaren till hgsta minnesadressen
00006a e0d2      	ldi YH, HIGH( adress * 2)
00006b e0c0      	ldi YL, LOW( adress * 2 )
                 
00006c e008      	ldi rTemp, HIGH(RAMEND)
00006d bf0e      	out SPH, rTemp
00006e ef0f      	ldi rTemp, LOW(RAMEND)
00006f bf0d      	out SPL, rTemp
                 // Hr skall all spellogik vara
                 
                 GameLoop:
000070 e003      	ldi rTemp, 0b00000011
000071 22a0      	and rDir, rTemp
000072 2cf0      	mov rTimerCount, rZero
000073 e000      	ldi rTemp, 0
000074 e010      	ldi rTemp2, 0
000075 e020      	ldi rTemp3, 0
000076 940c 00be 	jmp SnakeMove
                 GameLoop1:
000078 d0a6      	rcall SnakeToMatrixDisplay
000079 d12d      	rcall UpdateAppleX
                 
                 	//	rcall SnakeCollision
                 
                 	// Initiera Matrisen i Minnet
                 
                 	
00007a e0d1      	ldi	YH, HIGH(matrix)
00007b e1c0      	ldi	YL, LOW(matrix)
                 
                 	/*
                 	// Get input from X-axis
                 	// Spara matrisens rad0
                 	mov	rMatrixTemp, rDir
                 	st	Y+, rMatrixTemp
                 	// Spara matrisens rad1
                 	ldi	rMatrixTemp, 0b00000000
                 	st	Y+, rMatrixTemp
                 	// Spara matrisens rad2
                 	ldi	rMatrixTemp, 0b00000000
                 	st	Y+, rMatrixTemp
                 	// Spara matrisens rad3
                 	ldi	rMatrixTemp, 0b00000000
                 	st	Y+, rMatrixTemp	
                 	// Spara matrisens rad4
                 	ldi	rMatrixTemp, 0b00000000
                 	st	Y+, rMatrixTemp
                 	// Spara matrisens rad5
                 	ldi	rMatrixTemp, 0b00000000
                 	st	Y+, rMatrixTemp
                 	// Spara matrisens rad6
                 	ldi	rMatrixTemp, 0b00000000
                 	st	Y+, rMatrixTemp
                 	// Spara matrisens rad7
                 	ldi	rMatrixTemp, 0b00000000
                 	st	Y, rMatrixTemp
                 	*/
                 
                 	// Hr brjar draw funktionen
                 reset:
00007c fea2      	sbrs rDir, 2
00007d d0e5      	rcall getInputX
00007e fea2      	sbrs rDir, 2
00007f d105      	rcall getInputY
                 
000080 e0d1      	ldi	YH, HIGH(matrix)
000081 e1c0      	ldi	YL, LOW(matrix)
000082 e011      	ldi	rTemp2, 0b00000001
000083 e000      	ldi	rTemp, 0b00000000
000084 e120      	ldi rTemp3, 16
000085 16f2      	cp rTimerCount, rTemp3
000086 f748      	brsh GameLoop
000087 940c 0090 	jmp DrawRow
                 plusC:
000089 0f11      	lsl	rTemp2
00008a 940c 0090 	jmp DrawRow
                 setDrow:
00008c e010      	ldi	rTemp2, 0b00000000
00008d e004      	ldi	rTemp, 0b00000100
00008e c001      	rjmp DrawRow
                 plusD:
00008f 0f00      	lsl rTemp
                 DrawRow:
000090 e050      	ldi rOutputD, 0
000091 e040      	ldi rOutputC, 0
000092 e030      	ldi rOutputB, 0
000093 8168      	ld	rMatrixTemp, Y
                 
                 	// Invert the bits of Matrix row
000094 2f86      	mov rArg, rMatrixTemp
000095 940e 0151 	call invertBits
000097 2f68      	mov rMatrixTemp, rArg
                 
000098 0f66      	lsl	rMatrixTemp
000099 0f66      	lsl	rMatrixTemp
00009a 0f66      	lsl	rMatrixTemp
00009b 0f66      	lsl	rMatrixTemp
00009c 0f66      	lsl	rMatrixTemp
00009d 0f66      	lsl	rMatrixTemp
00009e 2b56      	or	rOutputD, rMatrixTemp
00009f 2b50      	or	rOutputD, rTemp
0000a0 8168      	ld	rMatrixTemp, Y
                 	
                 	// Invert the bits of Matrix row
                 	// mov rArg, rMatrixTemp
                 	// call invertBits
0000a1 2f68      	mov rMatrixTemp, rArg
                 
0000a2 9566      	lsr	rMatrixTemp
0000a3 9566      	lsr	rMatrixTemp
0000a4 2b36      	or	rOutputB, rMatrixTemp
0000a5 2b41      	or	rOutputC, rTemp2
                 
                 	// Light the display Leds with output
0000a6 b935      	out	PORTB, rOutputB
0000a7 b948      	out PORTC, rOutputC
0000a8 b95b      	out	PORTD, rOutputD
                 	// Wait for 100 loops	
0000a9 ef8f      	ldi	rArg, 255
0000aa d00e      	rcall wait
                 	// Reset Output to turn off lights on display.
0000ab b805      	out	PORTB, rZero
0000ac b808      	out PORTC, rZero
0000ad b80b      	out	PORTD, rZero
                 	// Check if loop has gone through all the rows
0000ae 31c7      	cpi	YL, LOW(matrix+7)
0000af f411      	brne dontJump
0000b0 940c 007c 	jmp reset
                 dontJump:
                 	// Subtract the iterator ( Y adress is the Matrix )
0000b2 5fcf      	subi YL, -1
                 	// Check if D rows are being lit and if so plus it
0000b3 3004      	cpi	rTemp, 0b0000100
0000b4 f6d0      	brsh plusD
                 	// Check if 4 first rows are lit
0000b5 3018      	cpi	rTemp2, 0b0001000
0000b6 f6a8      	brsh setDrow
                 	// Read Next Row
0000b7 940c 0089 	jmp plusC
                 	// This is a waiting Subroutine, it takes one argument in rArg and it is the number of times it loops.
                 wait:
0000b9 e060      	ldi	rMatrixTemp, 0
                 waitloop:
0000ba 5f6f      	subi rMatrixTemp, -1
0000bb 1768      	cp	rMatrixTemp, rArg
0000bc f7e9      	brne waitloop
                 	// ret Returns to caller from subroutine
0000bd 9508      ret
                 
                 
                 SnakeMove:
                 
                 	// rTemp = coordinates for SnakeHead
                 	// rTemp2 = Diraction
                 
0000be e0d1       	ldi	YH, HIGH(snake)
0000bf e1c8      	ldi	YL, LOW(snake)
                 
                 	// Move the head to right position depending which Value rDir have
0000c0 8108      	ld	rTemp, Y 					// Hmta vrdet(Koordinaterna)
0000c1 2d1a      	mov rTemp2, rDir				// Load the diration of the Snake
0000c2 7013      	andi rTemp2, 0b00000011			// Make sure it isnt any random value on the other bits
                 
                 	// Jmp to the right "Move - Function"
0000c3 3010      	cpi	rTemp2, 0			// if( rDir == 0 )	-> Move Down
0000c4 f0e9      	breq MoveDown
0000c5 3011      	cpi	rTemp2, 1			// if( rDir == 1 )	-> Move Left
0000c6 f129      	breq MoveLeft
0000c7 3012      	cpi	rTemp2, 2			// if( rDir == 2 )	-> Move Up
0000c8 f011      	breq MoveUp
0000c9 3013      	cpi	rTemp2, 3			// if( rDir == 3 )	-> Move Right
0000ca f051      	breq MoveRight
                 
                 MoveUp:
                 	
                 	// rTemp2 = X-Position
                 	// rTemp3 = Y-Position
                 
0000cb ef10      	ldi rTemp2, 0b11110000
0000cc 2310      	and rTemp2, rTemp	
                 
0000cd e02f      	ldi rTemp3, 0b00001111
0000ce 2320      	and rTemp3, rTemp	
                 
0000cf 5f2f      	subi rTemp3, -1			// rTemp3++, PositionY++
                 
                 	// Check if the row is 8(Outside the display), change the value to 0
                 	// if ( rTemp3 == 8 ) -> rTemp3 = 0; 
                 	// else -> Continue
0000d0 3028      	cpi rTemp3, 8			
0000d1 f561      	brne SnakeMoveLoopInit					
0000d2 e020      	ldi rTemp3, 0			
0000d3 940c 00fe 	jmp SnakeMoveLoopInit
                 
                 MoveRight:
                 
                 	// rTemp2 = X-Position
                 	// rTemp3 = Y-Position
                 
0000d5 e02f      	ldi rTemp3, 0b00001111
0000d6 2320      	and rTemp3, rTemp	
                 
0000d7 2f10      	mov rTemp2, rTemp
                 
0000d8 9516      	lsr rTemp2
0000d9 9516      	lsr rTemp2
0000da 9516      	lsr rTemp2
0000db 9516      	lsr rTemp2
                 
                 	
0000dc 5011      	subi rTemp2, 1		// rTemp2--, PositionX--
                 
                 	// Check if the row is 8(Outside the display), change the value to 0
                 	// if ( rTemp3 == 255/-1 ) -> rTemp3 = 7; 
                 	// else -> Continue
0000dd 3f1f      	cpi rTemp2, 0b11111111			// if ( rTemp2 != 255 ) -> Continue
0000de f4d9      	brne returnX
0000df e017      	ldi rTemp2, 7					// X Position = 7
0000e0 940c 00fa 	jmp returnX
                 
                 MoveDown:
                 
                 	// rTemp2 = X-Position
                 	// rTemp3 = Y-Position
                 
0000e2 ef10      	ldi rTemp2, 0b11110000
0000e3 2310      	and rTemp2, rTemp	
                 
0000e4 e02f      	ldi rTemp3, 0b00001111
0000e5 2320      	and rTemp3, rTemp	
                 
0000e6 5021      	subi rTemp3, 1		// rTemp3--, PositionY--
                 
                 	// Check if the row is 8(Outside the display), change the value to 0
                 	// if ( rTemp3 == 255/-1 ) -> rTemp3 = 7; 
                 	// else -> Continue
0000e7 3f2f      	cpi rTemp3, 0b11111111				// if ( rTemp3 != 255 ) -> Continue
0000e8 f4a9      	brne SnakeMoveLoopInit					
0000e9 e027      	ldi rTemp3, 7						// rTemp3 = 7, PositionY = 7
0000ea 940c 00fe 	jmp SnakeMoveLoopInit
                 
                 MoveLeft:
                 
                 	// rTemp2 = X-Position
                 	// rTemp3 = Y-Position
                 
0000ec e02f      	ldi rTemp3, 0b00001111
0000ed 2320      	and rTemp3, rTemp	
                 
0000ee 2f10      	mov rTemp2, rTemp
                 
0000ef 9516      	lsr rTemp2
0000f0 9516      	lsr rTemp2
0000f1 9516      	lsr rTemp2
0000f2 9516      	lsr rTemp2
                 
0000f3 5f1f
0000f4 5011      	subi rTemp2, -1			subi rTemp2, 1		// rTemp2++, PositionX++
                 
0000f5 3018      	cpi rTemp2, 8		    // if ( rTemp2 != 255 ) -> Continue
0000f6 f419      	brne returnX					
0000f7 e010      	ldi rTemp2, 0			// rTemp2 = 8
0000f8 940c 00fa 	jmp returnX
                 
                 // Loopa igenom alla kroppsdelar
                 
                 returnX:
                 
                 	// Switch back rTemp2 to Right Position( X-Postion )
0000fa 0f11      	lsl rTemp2
0000fb 0f11      	lsl rTemp2
0000fc 0f11      	lsl rTemp2
0000fd 0f11      	lsl rTemp2
                 
                 SnakeMoveLoopInit:
                 	// rTemp	= Old Snake Position
                 	// rTemp2	= New Position for SnakeBodyPart
                 	// rTemp3	= Counter
0000fe 0f12      	add rTemp2, rTemp3
0000ff 2d29      	mov rTemp3, rSL
                 
000100 9319      	st Y+, rTemp2			// Save the new position for the Snake-Head
000101 2e71      	mov rSnakeHead, rTemp2	// Save even the SnakeHead-Position for collision check in rSnakeHead
000102 2f10      	mov rTemp2, rTemp
                 
                 SnakeMoveLoop:
                 	
                 
000103 8108      	ld	rTemp, Y		// rTemp saves the old position
000104 9319      	st Y+, rTemp2		// Replace the body with the new position
                 
                 	// Collision with the SnakeBody and the head
000105 1671      	cp rSnakeHead, rTemp2
                 
                 	// restart if the Head hit the Body
000106 f411      brne JumpOverOneInstruction 
000107 940c 0034 	jmp init			
                 JumpOverOneInstruction:
                 
000109 2f10      	mov rTemp2, rTemp	// Move the old body position to rTemp
                 
00010a 5021      	subi rTemp3, 1
00010b 3021      	cpi rTemp3, 1
00010c f7b1      	brne SnakeMoveLoop
                 
                 
                 	
                 	// if (SnakeHead == Apple ) ->
                 	// rSL++, rSL = SnakeLenght
                 	// add rTemp2 to the end of the snake
                 
                 	// Transfer rAppleX and rAppleY to Same Position-Standard as SnakeHead-Position have
00010d 2d0b      	mov rTemp, rAppelX
00010e 2d2c      	mov rTemp3, rAppelY
                 
00010f 0f00      	lsl rTemp
000110 0f00      	lsl rTemp
000111 0f00      	lsl rTemp
000112 0f00      	lsl rTemp
000113 2b02      	or rTemp, rTemp3
                 
                 	// Make sure the the two bits we dont use for Position dont have any random value
000114 e727      	ldi rTemp3, 0b01110111
000115 2302      	and rTemp, rTemp3
000116 2272      	and rSnakeHead, rTemp3
                 
                 	// Check if we the SnakeHead hit the Apple
000117 1507      	cp rTemp, rSnakeHead
000118 f421      brne DontAddBody
                 
000119 e001      	ldi rTemp, 1		
00011a 0e90      	add rSL, rTemp		// Add SnakeBody with 1
00011b 9319      	st Y+, rTemp2		// Store the last bodypart with the last position
00011c d09f      	rcall NewAppleX
                 
                 
                 DontAddBody:
00011d 940c 0078 jmp GameLoop1
                 
                 SnakeToMatrixDisplay:
                 	
                 	// clear Display
00011f e0d1      	ldi	YH, HIGH(matrix)
000120 e1c0      	ldi	YL, LOW(matrix)
000121 9100 0025 	lds rTemp, TCCR0B
                 
                 	// Clear all rows
000123 2766      	clr	rMatrixTemp
000124 9369      	st	Y+, rMatrixTemp
000125 9369      	st	Y+, rMatrixTemp
000126 9369      	st	Y+, rMatrixTemp
000127 9369      	st	Y+, rMatrixTemp
000128 9369      	st	Y+, rMatrixTemp
000129 9369      	st	Y+, rMatrixTemp
00012a 9369      	st	Y+, rMatrixTemp
00012b 8368      	st	Y,  rMatrixTemp
                 
                 	// Y = MatrixDisplay
                 	// X = Snake
                 	// rMatrixTemp = Counter
00012c e0b1      	ldi	XH, HIGH(snake)
00012d e1a8      	ldi	XL, LOW(snake)
                 
00012e e060      	ldi rMatrixTemp, 0  // Reset Counter
                 
                 STMDLoop:
00012f e1c0      	ldi	YL, LOW(matrix)
000130 e0d1      	ldi	YH, HIGH(matrix)
                 
                 	// rTemp	= Colum
                 	// rTemp2	= Row
                 	// rTemp3	= Counter
                 	
                 	// rTemp = X position
000131 910c      	ld	rTemp, X	// Get the Snake coordinates
                 
                 	// rTemp2 = Y position
000132 e01f      	ldi rTemp2, 0b00001111
000133 2310      	and rTemp2, rTemp	// Take out the SnakeBodyPart Y-Position
                 	
                 	// Bit-Switch 4 time to right to get the SnakeBodyPart X-Position
000134 9506      	lsr rTemp					
000135 9506      	lsr rTemp
000136 9506      	lsr rTemp
000137 9506      	lsr rTemp
                 
000138 0fc1      	add YL, rTemp2	// Jump to the right Y-Postion on the MatrixDisplay, Depend on SnakeBodyPart Y-Position
                 	
000139 e820      	ldi rTemp3, 0b10000000	// Initilize one bit at right
                 
                 	// BitSwitch to right many times, depend which value SnakePodyPart X-Position have
00013a c002      	rjmp initBitSwitch
                 BitSwitch:
00013b 5001      	subi rTemp, 1
00013c 9526      	lsr rTemp3
                 initBitSwitch:
00013d 3000      	cpi rTemp, 0
00013e f7e1      brne BitSwitch
                 	
                 	// The X - Position add with the current MatrixDisplay
00013f 8118      	ld	rTemp2, Y
000140 2b12      	or rTemp2, rTemp3
000141 8318      	st Y, rTemp2
                 
                 
000142 5f6f      	subi rMatrixTemp, -1	// Counter++
000143 5faf      	subi XL, -1				// Jump to next SnakeBodyPart
                 
                 	// End if it have loop through all SnakeBodyParts
000144 1569      	cp rMatrixTemp, rSL
000145 f749      brne STMDLoop
000146 9508      ret 
                 
                 timerCount:
000147 2d76      	mov rInterruptTemp, rRandomNumber
000148 5f7d      	subi rInterruptTemp, -3
000149 3471      	cpi rInterruptTemp, 65
00014a f408      	brsh dontResetRandom
00014b 5471      	subi rInterruptTemp, 65
                 dontResetRandom:
00014c 2e67      	mov rRandomNumber, rInterruptTemp
00014d 2d7f      	mov rInterruptTemp, rTimerCount
00014e 5f7f      	subi rInterruptTemp, -1
00014f 2ef7      	mov rTimerCount, rInterruptTemp
000150 9518      reti
                 
                 invertBits:
000151 2f28      	mov rTemp3, rArg
000152 fb20      	bst rTemp3, 0
000153 f987      	bld rArg, 7
000154 fb21      	bst rTemp3, 1
000155 f986      	bld rArg, 6
000156 fb22      	bst rTemp3, 2
000157 f985      	bld rArg, 5
000158 fb23      	bst rTemp3, 3
000159 f984      	bld rArg, 4
00015a fb24      	bst rTemp3, 4
00015b f983      	bld rArg, 3
00015c fb25      	bst rTemp3, 5
00015d f982      	bld rArg, 2
00015e fb26      	bst rTemp3, 6
00015f f981      	bld rArg, 1
000160 fb27      	bst rTemp3, 7
000161 f980      	bld rArg, 0
000162 9508      ret
                 
                 getInputX:
                 	// Load ADMUX to rTemp
000163 9100 007c 	lds rTemp, ADMUX
                 	// Clear ADMUX from input register get
000165 7f00      	andi rTemp, 0xF0
                 	// get Input from X Position
000166 6005      	ori  rTemp, 5
                 	// Set ADMUX register to get input from X-Axis
000167 9300 007c 	sts ADMUX, rTemp
                 
                 	// Start AD converting
000169 9100 007a 	lds rTemp, ADCSRA
00016b 6400      	sbr rTemp, 1<<6
00016c 9300 007a 	sts ADCSRA, rTemp
                 waitForAD1:
                 	// sbrc = Skip if bit 6 in register is cleared
00016e 9100 007a 	lds rTemp, ADCSRA
000170 fd06      	sbrc rTemp, 6
000171 940c 016e 	jmp waitForAD1
                 
                 	// Check Direction ur moving
000173 9100 0079 	lds rTemp, ADCH
                 
                 	// Default Stick Position is about 130 = 0b10000010 = 0x82
                 	// cpi rTemp, 160
000175 2d1a      	mov rTemp2, rDir
                 	// brge SetLeft
000176 3011      	cpi rTemp2, 1
000177 f011      	breq checkRight
000178 390c      	cpi rTemp, -100
000179 f428      	brsh setLeft
                 CheckRight:
00017a 3013      	cpi rTemp2, 3
00017b f011      	breq endInputX
00017c 3604      	cpi rTemp, 100
00017d f020      	brlo setRight
                 
                 endInputX:
                 	// Return if stick isnt moved
00017e 9508      	ret
                 setLeft:
00017f e007      	ldi rTemp, 0b00000111
000180 2ea0      	mov rDir, rTemp
000181 9508      ret
                 setRight:
000182 e005      	ldi rTemp, 0b00000101
000183 2ea0      	mov rDir, rTemp
000184 9508      ret
                 
                 getInputY:
                 	// Load ADMUX to rTemp
000185 9100 007c 	lds rTemp, ADMUX
                 	// Clear ADMUX from input register get
000187 7f00      	andi rTemp, 0xF0
                 	// get Input from X Position
000188 6004      	ori  rTemp, 4
                 	// Set ADMUX register to get input from X-Axis
000189 9300 007c 	sts ADMUX, rTemp
                 
                 	// Start AD converting
00018b 9100 007a 	lds rTemp, ADCSRA
00018d 6400      	sbr rTemp, 1<<6
00018e 9300 007a 	sts ADCSRA, rTemp
                 waitForAD2:
                 	// sbrc = Skip if bit 6 in register is cleared
000190 9100 007a 	lds rTemp, ADCSRA
000192 fd06      	sbrc rTemp, 6
000193 940c 0190 	jmp waitForAD2
                 			
                 	// Check Direction ur moving
000195 9100 0079 	lds rTemp, ADCH
                 
                 	// Default Stick Position is about 130 = 0b10000010 = 0x82
                 	// cpi rTemp, 160
                 	// brge setRight
000197 2d1a      	mov rTemp2, rDir
                 	// brge SetLeft
000198 3012      	cpi rTemp2, 2
000199 f011      	breq checkDown
00019a 390c      	cpi rTemp, -100
00019b f428      	brsh setUp
                 checkDown:
00019c 3010      	cpi rTemp2, 0
00019d f011      	breq endInputY
00019e 3604      	cpi rTemp, 100
00019f f020      	brlo setDown
                 endInputY:
                 	// Return if stick isnt moved
0001a0 9508      	ret
                 setUp:
0001a1 e004      	ldi rTemp, 0b00000100
0001a2 2ea0      	mov rDir, rTemp
0001a3 9508      ret
                 setDown:
0001a4 e006      	ldi rTemp, 0b00000110
0001a5 2ea0      	mov rDir, rTemp
0001a6 9508      ret
                 
                 UpdateAppleX:
                 // Load X Coord
0001a7 e020      ldi rTemp3, 0
0001a8 e810      ldi rTemp2, 0b10000000
                 UpdateAppelLoopX:
0001a9 152b      cp rTemp3,rAppelX
0001aa f178      brlo AppeleCounterX
                 
                 UpdateAppelY:
                 // Load Y Coord
0001ab e1c0      ldi YL, LOW(matrix)
0001ac e0d1      ldi YH, HIGH(matrix)
0001ad e020      ldi rTemp3, 0
                 UpdateAppelLoopY:
0001ae 152c      cp rTemp3,rAppelY
0001af f170      brlo AppeleCounterY
0001b0 8108      ld rTemp, Y
0001b1 2b10      or rTemp2, rTemp
0001b2 8318      st Y, rTemp2
0001b3 9508      ret
                 UpdateAppeleCounterX:
0001b4 9516      lsr rTemp2
0001b5 5f2f      subi rTemp3, -1
0001b6 940c 01a9 jmp UpdateAppelLoopX
                 
                 UpdateAppeleCounterY:
0001b8 9109      ld rTemp, Y+
0001b9 5f2f      subi rTemp3, -1
0001ba 940c 01ae jmp UpdateAppelLoopY
                 
                 
                 NewAppleX:
                 // Split Random Number To X and Y Coords
                 // rTemp2 Is X Coordinate
0001bc e007      ldi rTemp, 0b00000111
0001bd 2106      and rTemp, rRandomNumber
0001be 2e40      mov rStaticTemp, rTemp
                 // rTemp3 is Y Coordinate
0001bf e308      ldi rTemp, 0b00111000
0001c0 2106      and rTemp, rRandomNumber
0001c1 2e50      mov rStaticTemp2, rTemp
0001c2 9456      lsr rStaticTemp2
0001c3 9456      lsr rStaticTemp2
0001c4 9456      lsr rStaticTemp2
                 
                 // Load X Coord
0001c5 2d04      mov rTemp, rStaticTemp
0001c6 2eb0      mov rAppelX, rTemp
0001c7 e020      ldi rTemp3, 0
0001c8 e810      ldi rTemp2, 0b10000000
                 NewAppelLoopX:
0001c9 152b      cp rTemp3,rAppelX
0001ca f078      brlo AppeleCounterX
                 
                 NewAppelY:
                 // Load Y Coord
0001cb 2d05      mov rTemp, rStaticTemp2
0001cc 2ec0      mov rAppelY, rTemp
0001cd e1c0      ldi YL, LOW(matrix)
0001ce e0d1      ldi YH, HIGH(matrix)
0001cf e020      ldi rTemp3, 0
                 NewAppelLoopY:
0001d0 152c      cp rTemp3,rAppelY
0001d1 f060      brlo AppeleCounterY
0001d2 2f21      mov rTemp3, rTemp2
0001d3 8108      ld rTemp, Y
0001d4 2310      and rTemp2, rTemp
0001d5 1510      cp rTemp2,rZero
0001d6 f729      brne NewAppleX
0001d7 2b20      or rTemp3, rTemp
0001d8 8328      st Y, rTemp3
0001d9 9508      ret
                 AppeleCounterX:
0001da 9516      lsr rTemp2
0001db 5f2f      subi rTemp3, -1
0001dc 940c 01c9 jmp NewAppelLoopX
                 
                 AppeleCounterY:
0001de 9109      ld rTemp, Y+
0001df 5f2f      subi rTemp3, -1
0001e0 940c 01d0 jmp NewAppelLoopY


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
r0 :   7 r1 :   0 r2 :   0 r3 :   0 r4 :   2 r5 :   5 r6 :   4 r7 :   4 
r8 :   1 r9 :   4 r10:  11 r11:   4 r12:   4 r13:   0 r14:   0 r15:   4 
r16: 113 r17:  66 r18:  53 r19:   3 r20:   3 r21:   4 r22:  54 r23:   8 
r24:  14 r25:   0 r26:   2 r27:   1 r28:  13 r29:  10 r30:   0 r31:   0 
x  :   1 y  :  35 z  :   0 
Registers used: 26 out of 35 (74.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :  13 
andi  :   3 asr   :   0 bclr  :   0 bld   :   8 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   8 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 brlt  :   0 brmi  :   0 
brne  :  12 brpl  :   0 brsh  :   6 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   8 call  :   1 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :  10 cpc   :   0 
cpi   :  22 cpse  :   0 dec   :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :  19 
ld    :  10 ldd   :   0 ldi   :  87 lds   :   9 lpm   :   0 lsl   :  16 
lsr   :  20 mov   :  35 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   8 ori   :   2 out   :  12 pop   :   0 
push  :   0 rcall :   6 ret   :  11 reti  :   1 rjmp  :   2 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   2 sbrc  :   2 sbrs  :   2 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  26 std   :   0 sts   :   7 
sub   :   0 subi  :  18 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 34 out of 113 (30.1%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003c4    870      0    870   32768   2.7%
[.dseg] 0x000100 0x000159      0     89     89    2048   4.3%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
