Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SineWave.v" in library work
Compiling verilog file "CLK_Divider.v" in library work
Module <SineWave> compiled
Compiling verilog file "Main.v" in library work
Module <CLK_Divider> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "101110101010"

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "101001100100"

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "100101000001"

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "011111001001"

Analyzing hierarchy for module <SineWave> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
WARNING:Xst:905 - "Main.v" line 33: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk_c>, <clk_d>, <clk_e>, <clk_g>
Module <Main> is correct for synthesis.
 
Analyzing module <CLK_Divider.1> in library <work>.
	counter_limit = 12'b101110101010
Module <CLK_Divider.1> is correct for synthesis.
 
Analyzing module <CLK_Divider.2> in library <work>.
	counter_limit = 12'b101001100100
Module <CLK_Divider.2> is correct for synthesis.
 
Analyzing module <CLK_Divider.3> in library <work>.
	counter_limit = 12'b100101000001
Module <CLK_Divider.3> is correct for synthesis.
 
Analyzing module <CLK_Divider.4> in library <work>.
	counter_limit = 12'b011111001001
Module <CLK_Divider.4> is correct for synthesis.
 
Analyzing module <SineWave> in library <work>.
Module <SineWave> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK_Divider_1>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit adder for signal <old_counter_1$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider_1> synthesized.


Synthesizing Unit <CLK_Divider_2>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit adder for signal <old_counter_2$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider_2> synthesized.


Synthesizing Unit <CLK_Divider_3>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit adder for signal <old_counter_3$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider_3> synthesized.


Synthesizing Unit <CLK_Divider_4>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit adder for signal <old_counter_4$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider_4> synthesized.


Synthesizing Unit <SineWave>.
    Related source file is "SineWave.v".
    Found 32x4-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <SineWave> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:1780 - Signal <divider> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit up counter for signal <address>.
    Summary:
	inferred   1 Counter(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 22-bit adder                                          : 4
# Counters                                             : 5
 22-bit up counter                                     : 4
 5-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 22-bit adder                                          : 4
# Counters                                             : 5
 22-bit up counter                                     : 4
 5-bit up counter                                      : 1
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 594
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 168
#      LUT2                        : 5
#      LUT3                        : 3
#      LUT4                        : 30
#      MUXCY                       : 192
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 176
# FlipFlops/Latches                : 97
#      FD                          : 4
#      FDE                         : 4
#      FDR                         : 89
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 4
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      128  out of   4656     2%  
 Number of Slice Flip Flops:             97  out of   9312     1%  
 Number of 4 input LUTs:                219  out of   9312     2%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    190     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50Mghz                          | BUFGP                  | 92    |
temp(temp46:O)                     | NONE(*)(address_1)     | 5     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.267ns (Maximum Frequency: 137.615MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.899ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50Mghz'
  Clock period: 7.267ns (frequency: 137.615MHz)
  Total number of paths / destination ports: 24292 / 184
-------------------------------------------------------------------------
Delay:               7.267ns (Levels of Logic = 23)
  Source:            clk/counter_1 (FF)
  Destination:       clk/counter_0 (FF)
  Source Clock:      clk50Mghz rising
  Destination Clock: clk50Mghz rising

  Data Path: clk/counter_1 to clk/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  clk/counter_1 (clk/counter_1)
     LUT1:I0->O            1   0.612   0.000  clk/Madd_old_counter_1_add0000_cy<1>_rt (clk/Madd_old_counter_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  clk/Madd_old_counter_1_add0000_cy<1> (clk/Madd_old_counter_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<2> (clk/Madd_old_counter_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<3> (clk/Madd_old_counter_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<4> (clk/Madd_old_counter_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<5> (clk/Madd_old_counter_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<6> (clk/Madd_old_counter_1_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<7> (clk/Madd_old_counter_1_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<8> (clk/Madd_old_counter_1_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<9> (clk/Madd_old_counter_1_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<10> (clk/Madd_old_counter_1_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<11> (clk/Madd_old_counter_1_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<12> (clk/Madd_old_counter_1_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<13> (clk/Madd_old_counter_1_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<14> (clk/Madd_old_counter_1_add0000_cy<14>)
     XORCY:CI->O           1   0.699   0.509  clk/Madd_old_counter_1_add0000_xor<15> (clk/old_counter_1_add0000<15>)
     LUT2:I0->O            1   0.612   0.000  clk/clk1hz_buff_cmp_eq00001_wg_lut<0> (clk/clk1hz_buff_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<0> (clk/clk1hz_buff_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<1> (clk/clk1hz_buff_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<2> (clk/clk1hz_buff_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<3> (clk/clk1hz_buff_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<4> (clk/clk1hz_buff_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O          23   0.289   1.022  clk/clk1hz_buff_cmp_eq00001_wg_cy<5> (clk/clk1hz_buff_cmp_eq0000)
     FDR:R                     0.795          clk/counter_0
    ----------------------------------------
    Total                      7.267ns (5.204ns logic, 2.063ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'temp'
  Clock period: 2.521ns (frequency: 396.668MHz)
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Delay:               2.521ns (Levels of Logic = 2)
  Source:            address_3 (FF)
  Destination:       address_4 (FF)
  Source Clock:      temp rising
  Destination Clock: temp rising

  Data Path: address_3 to address_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.514   0.849  address_3 (address_3)
     LUT4:I0->O            1   0.612   0.000  Mcount_address_xor<4>111 (Mcount_address_xor<4>11)
     MUXF5:I1->O           1   0.278   0.000  Mcount_address_xor<4>11_f5 (Result<4>1)
     FD:D                      0.268          address_4
    ----------------------------------------
    Total                      2.521ns (1.672ns logic, 0.849ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp'
  Total number of paths / destination ports: 28 / 4
-------------------------------------------------------------------------
Offset:              5.899ns (Levels of Logic = 3)
  Source:            address_0 (FF)
  Destination:       data<0> (PAD)
  Source Clock:      temp rising

  Data Path: address_0 to data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.514   0.969  address_0 (address_0)
     LUT4:I0->O            1   0.612   0.000  rom/Mrom_data113 (rom/Mrom_data111)
     MUXF5:I0->O           1   0.278   0.357  rom/Mrom_data11_f5 (data_0_OBUF)
     OBUF:I->O                 3.169          data_0_OBUF (data<0>)
    ----------------------------------------
    Total                      5.899ns (4.573ns logic, 1.326ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.18 secs
 
--> 

Total memory usage is 202928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

