
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000054b0  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000854b0  000854b0  000154b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  000854b8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000020c  200709a4  00085e5c  000209a4  2**2
                  ALLOC
  4 .stack        00002000  20070bb0  00086068  000209a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209a4  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00011752  00000000  00000000  00020a26  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000031a7  00000000  00000000  00032178  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000066cd  00000000  00000000  0003531f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cf0  00000000  00000000  0003b9ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ba8  00000000  00000000  0003c6dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000b726  00000000  00000000  0003d284  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00014de1  00000000  00000000  000489aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006b406  00000000  00000000  0005d78b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002af0  00000000  00000000  000c8b94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072bb0 	.word	0x20072bb0
   80004:	0008112d 	.word	0x0008112d
   80008:	00081129 	.word	0x00081129
   8000c:	00081129 	.word	0x00081129
   80010:	00081129 	.word	0x00081129
   80014:	00081129 	.word	0x00081129
   80018:	00081129 	.word	0x00081129
	...
   8002c:	00080889 	.word	0x00080889
   80030:	00081129 	.word	0x00081129
   80034:	00000000 	.word	0x00000000
   80038:	000808c1 	.word	0x000808c1
   8003c:	000808fd 	.word	0x000808fd
   80040:	00081129 	.word	0x00081129
   80044:	00081129 	.word	0x00081129
   80048:	00081129 	.word	0x00081129
   8004c:	00081129 	.word	0x00081129
   80050:	00081129 	.word	0x00081129
   80054:	00081129 	.word	0x00081129
   80058:	00081129 	.word	0x00081129
   8005c:	00081129 	.word	0x00081129
   80060:	00081129 	.word	0x00081129
   80064:	00081129 	.word	0x00081129
   80068:	00000000 	.word	0x00000000
   8006c:	00080f99 	.word	0x00080f99
   80070:	00080fad 	.word	0x00080fad
   80074:	00080fc1 	.word	0x00080fc1
   80078:	00080fd5 	.word	0x00080fd5
	...
   80084:	000801bd 	.word	0x000801bd
   80088:	00081129 	.word	0x00081129
   8008c:	00081129 	.word	0x00081129
   80090:	00081129 	.word	0x00081129
   80094:	00081129 	.word	0x00081129
   80098:	00081129 	.word	0x00081129
   8009c:	00081129 	.word	0x00081129
   800a0:	00081129 	.word	0x00081129
   800a4:	00000000 	.word	0x00000000
   800a8:	00081129 	.word	0x00081129
   800ac:	00081129 	.word	0x00081129
   800b0:	00081129 	.word	0x00081129
   800b4:	00081129 	.word	0x00081129
   800b8:	000807cd 	.word	0x000807cd
   800bc:	00081129 	.word	0x00081129
   800c0:	00081129 	.word	0x00081129
   800c4:	00081129 	.word	0x00081129
   800c8:	00081129 	.word	0x00081129
   800cc:	00081129 	.word	0x00081129
   800d0:	00081129 	.word	0x00081129
   800d4:	00081129 	.word	0x00081129
   800d8:	00081129 	.word	0x00081129
   800dc:	00081129 	.word	0x00081129
   800e0:	00081129 	.word	0x00081129
   800e4:	00081129 	.word	0x00081129
   800e8:	00081129 	.word	0x00081129
   800ec:	00081129 	.word	0x00081129
   800f0:	00081129 	.word	0x00081129

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a4 	.word	0x200709a4
   80110:	00000000 	.word	0x00000000
   80114:	000854b8 	.word	0x000854b8

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	200709a8 	.word	0x200709a8
   80144:	000854b8 	.word	0x000854b8
   80148:	000854b8 	.word	0x000854b8
   8014c:	00000000 	.word	0x00000000

00080150 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   80150:	b990      	cbnz	r0, 80178 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80156:	460c      	mov	r4, r1
   80158:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8015a:	2a00      	cmp	r2, #0
   8015c:	dd0f      	ble.n	8017e <_read+0x2e>
   8015e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80160:	4e08      	ldr	r6, [pc, #32]	; (80184 <_read+0x34>)
   80162:	4d09      	ldr	r5, [pc, #36]	; (80188 <_read+0x38>)
   80164:	6830      	ldr	r0, [r6, #0]
   80166:	4621      	mov	r1, r4
   80168:	682b      	ldr	r3, [r5, #0]
   8016a:	4798      	blx	r3
		ptr++;
   8016c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8016e:	42a7      	cmp	r7, r4
   80170:	d1f8      	bne.n	80164 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80172:	4640      	mov	r0, r8
   80174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80178:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   8017c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8017e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   80180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80184:	20070ba8 	.word	0x20070ba8
   80188:	20070ba0 	.word	0x20070ba0

0008018c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   8018c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8018e:	0189      	lsls	r1, r1, #6
   80190:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80192:	2402      	movs	r4, #2
   80194:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80196:	f04f 31ff 	mov.w	r1, #4294967295
   8019a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8019c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8019e:	605a      	str	r2, [r3, #4]
}
   801a0:	bc10      	pop	{r4}
   801a2:	4770      	bx	lr

000801a4 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   801a4:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   801a8:	4770      	bx	lr
   801aa:	bf00      	nop

000801ac <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   801ac:	0189      	lsls	r1, r1, #6
   801ae:	2302      	movs	r3, #2
   801b0:	5043      	str	r3, [r0, r1]
   801b2:	4770      	bx	lr

000801b4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   801b4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   801b8:	6a08      	ldr	r0, [r1, #32]
}
   801ba:	4770      	bx	lr

000801bc <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   801bc:	b500      	push	{lr}
   801be:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   801c0:	2201      	movs	r2, #1
   801c2:	f10d 0107 	add.w	r1, sp, #7
   801c6:	4810      	ldr	r0, [pc, #64]	; (80208 <USART0_Handler+0x4c>)
   801c8:	4b10      	ldr	r3, [pc, #64]	; (8020c <USART0_Handler+0x50>)
   801ca:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   801cc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   801ce:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   801d2:	2200      	movs	r2, #0
   801d4:	4b0e      	ldr	r3, [pc, #56]	; (80210 <USART0_Handler+0x54>)
   801d6:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   801d8:	4b0e      	ldr	r3, [pc, #56]	; (80214 <USART0_Handler+0x58>)
   801da:	781b      	ldrb	r3, [r3, #0]
   801dc:	f89d 1007 	ldrb.w	r1, [sp, #7]
   801e0:	4a0d      	ldr	r2, [pc, #52]	; (80218 <USART0_Handler+0x5c>)
   801e2:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   801e4:	2b9b      	cmp	r3, #155	; 0x9b
   801e6:	d103      	bne.n	801f0 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   801e8:	2200      	movs	r2, #0
   801ea:	4b0a      	ldr	r3, [pc, #40]	; (80214 <USART0_Handler+0x58>)
   801ec:	701a      	strb	r2, [r3, #0]
   801ee:	e002      	b.n	801f6 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   801f0:	3301      	adds	r3, #1
   801f2:	4a08      	ldr	r2, [pc, #32]	; (80214 <USART0_Handler+0x58>)
   801f4:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   801f6:	2201      	movs	r2, #1
   801f8:	4b05      	ldr	r3, [pc, #20]	; (80210 <USART0_Handler+0x54>)
   801fa:	701a      	strb	r2, [r3, #0]
   801fc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80200:	b662      	cpsie	i
}
   80202:	b003      	add	sp, #12
   80204:	f85d fb04 	ldr.w	pc, [sp], #4
   80208:	40098000 	.word	0x40098000
   8020c:	00080b3d 	.word	0x00080b3d
   80210:	20070130 	.word	0x20070130
   80214:	20070a5c 	.word	0x20070a5c
   80218:	200709c0 	.word	0x200709c0

0008021c <distanceCalculation>:
		alpha = 360 - rad2deg(atan(k));
	}
	return alpha;
}

double distanceCalculation(uint8_t xObject, uint8_t xRobot, uint8_t yObject, uint8_t yRobot){
   8021c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80220:	4690      	mov	r8, r2
   80222:	461f      	mov	r7, r3
	if((xObject|xRobot|yRobot|yObject)<0){
		printf("The positioning system does not support negative coordinates");
	}
	double s = sqrt((pow((xObject-xRobot),2)) +  (pow((yObject-yRobot),2)));
   80224:	4e10      	ldr	r6, [pc, #64]	; (80268 <distanceCalculation+0x4c>)
   80226:	1a40      	subs	r0, r0, r1
   80228:	47b0      	blx	r6
   8022a:	4682      	mov	sl, r0
   8022c:	468b      	mov	fp, r1
   8022e:	ebc7 0008 	rsb	r0, r7, r8
   80232:	47b0      	blx	r6
   80234:	4606      	mov	r6, r0
   80236:	460f      	mov	r7, r1
   80238:	4d0c      	ldr	r5, [pc, #48]	; (8026c <distanceCalculation+0x50>)
   8023a:	4c0d      	ldr	r4, [pc, #52]	; (80270 <distanceCalculation+0x54>)
   8023c:	4632      	mov	r2, r6
   8023e:	463b      	mov	r3, r7
   80240:	4630      	mov	r0, r6
   80242:	4639      	mov	r1, r7
   80244:	47a8      	blx	r5
   80246:	4606      	mov	r6, r0
   80248:	460f      	mov	r7, r1
   8024a:	4652      	mov	r2, sl
   8024c:	465b      	mov	r3, fp
   8024e:	4650      	mov	r0, sl
   80250:	4659      	mov	r1, fp
   80252:	47a8      	blx	r5
   80254:	4602      	mov	r2, r0
   80256:	460b      	mov	r3, r1
   80258:	4630      	mov	r0, r6
   8025a:	4639      	mov	r1, r7
   8025c:	47a0      	blx	r4
   8025e:	4b05      	ldr	r3, [pc, #20]	; (80274 <distanceCalculation+0x58>)
   80260:	4798      	blx	r3
	return s;
}
   80262:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80266:	bf00      	nop
   80268:	00081c1d 	.word	0x00081c1d
   8026c:	00081ce9 	.word	0x00081ce9
   80270:	00081985 	.word	0x00081985
   80274:	00081735 	.word	0x00081735

00080278 <degreeCalculation>:
	}
	
	return correctionAngle;
}

double degreeCalculation(uint8_t xObject, uint8_t xRobot, uint8_t yObject, uint8_t yRobot){
   80278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8027c:	b084      	sub	sp, #16
	if((xObject||xRobot||yRobot||yObject)<0){
		printf("The positioning system does not support negative coordinates");
	}
	
	double alpha = 0.0;
	double yDifference = yObject - yRobot;
   8027e:	ebc3 0802 	rsb	r8, r3, r2
	double xDifference = xObject - xRobot;
   80282:	ebc1 0900 	rsb	r9, r1, r0
	double yAbsolute = abs(yDifference);
	double xAbsolute = abs(xDifference);

	double k = yAbsolute / xAbsolute;

	double s = distanceCalculation( xObject,  xRobot,  yObject, yRobot);
   80286:	4c96      	ldr	r4, [pc, #600]	; (804e0 <degreeCalculation+0x268>)
   80288:	47a0      	blx	r4
   8028a:	4604      	mov	r4, r0
   8028c:	460d      	mov	r5, r1

	double cosinusValue = xDifference / s;
   8028e:	4f95      	ldr	r7, [pc, #596]	; (804e4 <degreeCalculation+0x26c>)
   80290:	4648      	mov	r0, r9
   80292:	47b8      	blx	r7
   80294:	4e94      	ldr	r6, [pc, #592]	; (804e8 <degreeCalculation+0x270>)
   80296:	4622      	mov	r2, r4
   80298:	462b      	mov	r3, r5
   8029a:	47b0      	blx	r6
   8029c:	e9cd 0100 	strd	r0, r1, [sp]
	double sinusValue = yDifference / s;
   802a0:	4640      	mov	r0, r8
   802a2:	47b8      	blx	r7
   802a4:	4622      	mov	r2, r4
   802a6:	462b      	mov	r3, r5
   802a8:	47b0      	blx	r6
   802aa:	4604      	mov	r4, r0
   802ac:	460d      	mov	r5, r1
	

	if(sinusValue == 0 && cosinusValue >0){
   802ae:	2200      	movs	r2, #0
   802b0:	2300      	movs	r3, #0
   802b2:	4e8e      	ldr	r6, [pc, #568]	; (804ec <degreeCalculation+0x274>)
   802b4:	47b0      	blx	r6
   802b6:	2800      	cmp	r0, #0
   802b8:	f000 80f0 	beq.w	8049c <degreeCalculation+0x224>
   802bc:	2200      	movs	r2, #0
   802be:	2300      	movs	r3, #0
   802c0:	e9dd 0100 	ldrd	r0, r1, [sp]
   802c4:	f8df a244 	ldr.w	sl, [pc, #580]	; 8050c <degreeCalculation+0x294>
   802c8:	47d0      	blx	sl
   802ca:	2800      	cmp	r0, #0
   802cc:	f040 80c7 	bne.w	8045e <degreeCalculation+0x1e6>
   802d0:	e0db      	b.n	8048a <degreeCalculation+0x212>
		alpha = 0.0;
		}else if(sinusValue > 0 && cosinusValue == 0){
   802d2:	2200      	movs	r2, #0
   802d4:	2300      	movs	r3, #0
   802d6:	e9dd 0100 	ldrd	r0, r1, [sp]
   802da:	f8df a210 	ldr.w	sl, [pc, #528]	; 804ec <degreeCalculation+0x274>
   802de:	47d0      	blx	sl
   802e0:	2800      	cmp	r0, #0
   802e2:	f040 80bf 	bne.w	80464 <degreeCalculation+0x1ec>
		alpha = 90.0;
		}else if(sinusValue == 0 && cosinusValue <0){
   802e6:	2200      	movs	r2, #0
   802e8:	2300      	movs	r3, #0
   802ea:	4620      	mov	r0, r4
   802ec:	4629      	mov	r1, r5
   802ee:	47d0      	blx	sl
   802f0:	b1d8      	cbz	r0, 8032a <degreeCalculation+0xb2>
   802f2:	2200      	movs	r2, #0
   802f4:	2300      	movs	r3, #0
   802f6:	e9dd 0100 	ldrd	r0, r1, [sp]
   802fa:	f8df a20c 	ldr.w	sl, [pc, #524]	; 80508 <degreeCalculation+0x290>
   802fe:	47d0      	blx	sl
   80300:	2800      	cmp	r0, #0
   80302:	f040 80b2 	bne.w	8046a <degreeCalculation+0x1f2>
		alpha = 180.0;
		}else if(sinusValue < 0 && cosinusValue == 0){
   80306:	2200      	movs	r2, #0
   80308:	2300      	movs	r3, #0
   8030a:	4620      	mov	r0, r4
   8030c:	4629      	mov	r1, r5
   8030e:	f8df a1f8 	ldr.w	sl, [pc, #504]	; 80508 <degreeCalculation+0x290>
   80312:	47d0      	blx	sl
   80314:	b148      	cbz	r0, 8032a <degreeCalculation+0xb2>
   80316:	2200      	movs	r2, #0
   80318:	2300      	movs	r3, #0
   8031a:	e9dd 0100 	ldrd	r0, r1, [sp]
   8031e:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 804ec <degreeCalculation+0x274>
   80322:	47d0      	blx	sl
   80324:	2800      	cmp	r0, #0
   80326:	f040 80a3 	bne.w	80470 <degreeCalculation+0x1f8>
	double xDifference = xObject - xRobot;

	double yAbsolute = abs(yDifference);
	double xAbsolute = abs(xDifference);

	double k = yAbsolute / xAbsolute;
   8032a:	f8df a1b8 	ldr.w	sl, [pc, #440]	; 804e4 <degreeCalculation+0x26c>
   8032e:	ea88 70e8 	eor.w	r0, r8, r8, asr #31
   80332:	eba0 70e8 	sub.w	r0, r0, r8, asr #31
   80336:	47d0      	blx	sl
   80338:	e9cd 0102 	strd	r0, r1, [sp, #8]
   8033c:	ea89 70e9 	eor.w	r0, r9, r9, asr #31
   80340:	eba0 70e9 	sub.w	r0, r0, r9, asr #31
   80344:	47d0      	blx	sl
   80346:	4602      	mov	r2, r0
   80348:	460b      	mov	r3, r1
   8034a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8034e:	f8df 8198 	ldr.w	r8, [pc, #408]	; 804e8 <degreeCalculation+0x270>
   80352:	47c0      	blx	r8
   80354:	4680      	mov	r8, r0
   80356:	4689      	mov	r9, r1
		}else if(sinusValue == 0 && cosinusValue <0){
		alpha = 180.0;
		}else if(sinusValue < 0 && cosinusValue == 0){
		alpha = 270.0;
		
		}else if(sinusValue > 0 && cosinusValue > 0){
   80358:	2200      	movs	r2, #0
   8035a:	2300      	movs	r3, #0
   8035c:	4620      	mov	r0, r4
   8035e:	4629      	mov	r1, r5
   80360:	f8df a1a8 	ldr.w	sl, [pc, #424]	; 8050c <degreeCalculation+0x294>
   80364:	47d0      	blx	sl
   80366:	b198      	cbz	r0, 80390 <degreeCalculation+0x118>
   80368:	2200      	movs	r2, #0
   8036a:	2300      	movs	r3, #0
   8036c:	e9dd 0100 	ldrd	r0, r1, [sp]
   80370:	47d0      	blx	sl
   80372:	b1a8      	cbz	r0, 803a0 <degreeCalculation+0x128>
		alpha = rad2deg(atan(k));
   80374:	4640      	mov	r0, r8
   80376:	4649      	mov	r1, r9
   80378:	4b5d      	ldr	r3, [pc, #372]	; (804f0 <degreeCalculation+0x278>)
   8037a:	4798      	blx	r3
	}
	double s = sqrt((pow((xObject-xRobot),2)) +  (pow((yObject-yRobot),2)));
	return s;
}
double rad2deg(double radianValue){
	double alpha = radianValue * 180 / PI;
   8037c:	2200      	movs	r2, #0
   8037e:	4b5d      	ldr	r3, [pc, #372]	; (804f4 <degreeCalculation+0x27c>)
   80380:	4c5d      	ldr	r4, [pc, #372]	; (804f8 <degreeCalculation+0x280>)
   80382:	47a0      	blx	r4
   80384:	a352      	add	r3, pc, #328	; (adr r3, 804d0 <degreeCalculation+0x258>)
   80386:	e9d3 2300 	ldrd	r2, r3, [r3]
   8038a:	4c57      	ldr	r4, [pc, #348]	; (804e8 <degreeCalculation+0x270>)
   8038c:	47a0      	blx	r4
		alpha = 180.0;
		}else if(sinusValue < 0 && cosinusValue == 0){
		alpha = 270.0;
		
		}else if(sinusValue > 0 && cosinusValue > 0){
		alpha = rad2deg(atan(k));
   8038e:	e09b      	b.n	804c8 <degreeCalculation+0x250>
		}else if(sinusValue > 0 && cosinusValue < 0){
   80390:	2200      	movs	r2, #0
   80392:	2300      	movs	r3, #0
   80394:	4620      	mov	r0, r4
   80396:	4629      	mov	r1, r5
   80398:	f8df a170 	ldr.w	sl, [pc, #368]	; 8050c <degreeCalculation+0x294>
   8039c:	47d0      	blx	sl
   8039e:	b1c8      	cbz	r0, 803d4 <degreeCalculation+0x15c>
   803a0:	2200      	movs	r2, #0
   803a2:	2300      	movs	r3, #0
   803a4:	e9dd 0100 	ldrd	r0, r1, [sp]
   803a8:	f8df a15c 	ldr.w	sl, [pc, #348]	; 80508 <degreeCalculation+0x290>
   803ac:	47d0      	blx	sl
   803ae:	b188      	cbz	r0, 803d4 <degreeCalculation+0x15c>
		alpha = rad2deg(atan(k))+ 90;
   803b0:	4640      	mov	r0, r8
   803b2:	4649      	mov	r1, r9
   803b4:	4b4e      	ldr	r3, [pc, #312]	; (804f0 <degreeCalculation+0x278>)
   803b6:	4798      	blx	r3
   803b8:	2200      	movs	r2, #0
   803ba:	4b4e      	ldr	r3, [pc, #312]	; (804f4 <degreeCalculation+0x27c>)
   803bc:	4c4e      	ldr	r4, [pc, #312]	; (804f8 <degreeCalculation+0x280>)
   803be:	47a0      	blx	r4
   803c0:	a343      	add	r3, pc, #268	; (adr r3, 804d0 <degreeCalculation+0x258>)
   803c2:	e9d3 2300 	ldrd	r2, r3, [r3]
   803c6:	4c48      	ldr	r4, [pc, #288]	; (804e8 <degreeCalculation+0x270>)
   803c8:	47a0      	blx	r4
   803ca:	2200      	movs	r2, #0
   803cc:	4b4b      	ldr	r3, [pc, #300]	; (804fc <degreeCalculation+0x284>)
   803ce:	4c4c      	ldr	r4, [pc, #304]	; (80500 <degreeCalculation+0x288>)
   803d0:	47a0      	blx	r4
   803d2:	e079      	b.n	804c8 <degreeCalculation+0x250>
		}else if(sinusValue < 0 && cosinusValue < 0) {
   803d4:	2200      	movs	r2, #0
   803d6:	2300      	movs	r3, #0
   803d8:	4620      	mov	r0, r4
   803da:	4629      	mov	r1, r5
   803dc:	f8df a128 	ldr.w	sl, [pc, #296]	; 80508 <degreeCalculation+0x290>
   803e0:	47d0      	blx	sl
   803e2:	b1d0      	cbz	r0, 8041a <degreeCalculation+0x1a2>
   803e4:	2200      	movs	r2, #0
   803e6:	2300      	movs	r3, #0
   803e8:	e9dd 0100 	ldrd	r0, r1, [sp]
   803ec:	47d0      	blx	sl
   803ee:	b1d8      	cbz	r0, 80428 <degreeCalculation+0x1b0>
		alpha = 270 - rad2deg(atan(k));
   803f0:	4640      	mov	r0, r8
   803f2:	4649      	mov	r1, r9
   803f4:	4b3e      	ldr	r3, [pc, #248]	; (804f0 <degreeCalculation+0x278>)
   803f6:	4798      	blx	r3
   803f8:	2200      	movs	r2, #0
   803fa:	4b3e      	ldr	r3, [pc, #248]	; (804f4 <degreeCalculation+0x27c>)
   803fc:	4c3e      	ldr	r4, [pc, #248]	; (804f8 <degreeCalculation+0x280>)
   803fe:	47a0      	blx	r4
   80400:	a333      	add	r3, pc, #204	; (adr r3, 804d0 <degreeCalculation+0x258>)
   80402:	e9d3 2300 	ldrd	r2, r3, [r3]
   80406:	4c38      	ldr	r4, [pc, #224]	; (804e8 <degreeCalculation+0x270>)
   80408:	47a0      	blx	r4
   8040a:	4602      	mov	r2, r0
   8040c:	460b      	mov	r3, r1
   8040e:	a132      	add	r1, pc, #200	; (adr r1, 804d8 <degreeCalculation+0x260>)
   80410:	e9d1 0100 	ldrd	r0, r1, [r1]
   80414:	4c3b      	ldr	r4, [pc, #236]	; (80504 <degreeCalculation+0x28c>)
   80416:	47a0      	blx	r4
   80418:	e056      	b.n	804c8 <degreeCalculation+0x250>
		}else if(sinusValue < 0 && cosinusValue > 0){
   8041a:	2200      	movs	r2, #0
   8041c:	2300      	movs	r3, #0
   8041e:	4620      	mov	r0, r4
   80420:	4629      	mov	r1, r5
   80422:	4c39      	ldr	r4, [pc, #228]	; (80508 <degreeCalculation+0x290>)
   80424:	47a0      	blx	r4
   80426:	b338      	cbz	r0, 80478 <degreeCalculation+0x200>
   80428:	2200      	movs	r2, #0
   8042a:	2300      	movs	r3, #0
   8042c:	e9dd 0100 	ldrd	r0, r1, [sp]
   80430:	4c36      	ldr	r4, [pc, #216]	; (8050c <degreeCalculation+0x294>)
   80432:	47a0      	blx	r4
   80434:	b318      	cbz	r0, 8047e <degreeCalculation+0x206>
		alpha = 360 - rad2deg(atan(k));
   80436:	4640      	mov	r0, r8
   80438:	4649      	mov	r1, r9
   8043a:	4b2d      	ldr	r3, [pc, #180]	; (804f0 <degreeCalculation+0x278>)
   8043c:	4798      	blx	r3
   8043e:	2200      	movs	r2, #0
   80440:	4b2c      	ldr	r3, [pc, #176]	; (804f4 <degreeCalculation+0x27c>)
   80442:	4c2d      	ldr	r4, [pc, #180]	; (804f8 <degreeCalculation+0x280>)
   80444:	47a0      	blx	r4
   80446:	a322      	add	r3, pc, #136	; (adr r3, 804d0 <degreeCalculation+0x258>)
   80448:	e9d3 2300 	ldrd	r2, r3, [r3]
   8044c:	4c26      	ldr	r4, [pc, #152]	; (804e8 <degreeCalculation+0x270>)
   8044e:	47a0      	blx	r4
   80450:	4602      	mov	r2, r0
   80452:	460b      	mov	r3, r1
   80454:	2000      	movs	r0, #0
   80456:	492e      	ldr	r1, [pc, #184]	; (80510 <degreeCalculation+0x298>)
   80458:	4c2a      	ldr	r4, [pc, #168]	; (80504 <degreeCalculation+0x28c>)
   8045a:	47a0      	blx	r4
   8045c:	e034      	b.n	804c8 <degreeCalculation+0x250>
	double cosinusValue = xDifference / s;
	double sinusValue = yDifference / s;
	

	if(sinusValue == 0 && cosinusValue >0){
		alpha = 0.0;
   8045e:	2000      	movs	r0, #0
   80460:	2100      	movs	r1, #0
   80462:	e031      	b.n	804c8 <degreeCalculation+0x250>
		}else if(sinusValue > 0 && cosinusValue == 0){
		alpha = 90.0;
   80464:	2000      	movs	r0, #0
   80466:	4925      	ldr	r1, [pc, #148]	; (804fc <degreeCalculation+0x284>)
   80468:	e02e      	b.n	804c8 <degreeCalculation+0x250>
		}else if(sinusValue == 0 && cosinusValue <0){
		alpha = 180.0;
   8046a:	2000      	movs	r0, #0
   8046c:	4921      	ldr	r1, [pc, #132]	; (804f4 <degreeCalculation+0x27c>)
   8046e:	e02b      	b.n	804c8 <degreeCalculation+0x250>
		}else if(sinusValue < 0 && cosinusValue == 0){
		alpha = 270.0;
   80470:	a119      	add	r1, pc, #100	; (adr r1, 804d8 <degreeCalculation+0x260>)
   80472:	e9d1 0100 	ldrd	r0, r1, [r1]
   80476:	e027      	b.n	804c8 <degreeCalculation+0x250>

	if((xObject||xRobot||yRobot||yObject)<0){
		printf("The positioning system does not support negative coordinates");
	}
	
	double alpha = 0.0;
   80478:	2000      	movs	r0, #0
   8047a:	2100      	movs	r1, #0
   8047c:	e024      	b.n	804c8 <degreeCalculation+0x250>
   8047e:	2000      	movs	r0, #0
   80480:	2100      	movs	r1, #0
   80482:	e021      	b.n	804c8 <degreeCalculation+0x250>
	

	if(sinusValue == 0 && cosinusValue >0){
		alpha = 0.0;
		}else if(sinusValue > 0 && cosinusValue == 0){
		alpha = 90.0;
   80484:	2000      	movs	r0, #0
   80486:	491d      	ldr	r1, [pc, #116]	; (804fc <degreeCalculation+0x284>)
		}else if(sinusValue < 0 && cosinusValue < 0) {
		alpha = 270 - rad2deg(atan(k));
		}else if(sinusValue < 0 && cosinusValue > 0){
		alpha = 360 - rad2deg(atan(k));
	}
	return alpha;
   80488:	e01e      	b.n	804c8 <degreeCalculation+0x250>
	double sinusValue = yDifference / s;
	

	if(sinusValue == 0 && cosinusValue >0){
		alpha = 0.0;
		}else if(sinusValue > 0 && cosinusValue == 0){
   8048a:	2200      	movs	r2, #0
   8048c:	2300      	movs	r3, #0
   8048e:	4620      	mov	r0, r4
   80490:	4629      	mov	r1, r5
   80492:	f8df a078 	ldr.w	sl, [pc, #120]	; 8050c <degreeCalculation+0x294>
   80496:	47d0      	blx	sl
   80498:	b958      	cbnz	r0, 804b2 <degreeCalculation+0x23a>
   8049a:	e72a      	b.n	802f2 <degreeCalculation+0x7a>
   8049c:	2200      	movs	r2, #0
   8049e:	2300      	movs	r3, #0
   804a0:	4620      	mov	r0, r4
   804a2:	4629      	mov	r1, r5
   804a4:	f8df a064 	ldr.w	sl, [pc, #100]	; 8050c <degreeCalculation+0x294>
   804a8:	47d0      	blx	sl
   804aa:	2800      	cmp	r0, #0
   804ac:	f47f af11 	bne.w	802d2 <degreeCalculation+0x5a>
   804b0:	e729      	b.n	80306 <degreeCalculation+0x8e>
   804b2:	2200      	movs	r2, #0
   804b4:	2300      	movs	r3, #0
   804b6:	e9dd 0100 	ldrd	r0, r1, [sp]
   804ba:	f8df a030 	ldr.w	sl, [pc, #48]	; 804ec <degreeCalculation+0x274>
   804be:	47d0      	blx	sl
   804c0:	2800      	cmp	r0, #0
   804c2:	f43f af16 	beq.w	802f2 <degreeCalculation+0x7a>
   804c6:	e7dd      	b.n	80484 <degreeCalculation+0x20c>
		alpha = 270 - rad2deg(atan(k));
		}else if(sinusValue < 0 && cosinusValue > 0){
		alpha = 360 - rad2deg(atan(k));
	}
	return alpha;
}
   804c8:	b004      	add	sp, #16
   804ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   804ce:	bf00      	nop
   804d0:	53c8d4f1 	.word	0x53c8d4f1
   804d4:	400921fb 	.word	0x400921fb
   804d8:	00000000 	.word	0x00000000
   804dc:	4070e000 	.word	0x4070e000
   804e0:	0008021d 	.word	0x0008021d
   804e4:	00081c1d 	.word	0x00081c1d
   804e8:	00081f3d 	.word	0x00081f3d
   804ec:	000821b9 	.word	0x000821b9
   804f0:	000813f1 	.word	0x000813f1
   804f4:	40668000 	.word	0x40668000
   804f8:	00081ce9 	.word	0x00081ce9
   804fc:	40568000 	.word	0x40568000
   80500:	00081985 	.word	0x00081985
   80504:	00081981 	.word	0x00081981
   80508:	000821cd 	.word	0x000821cd
   8050c:	00082209 	.word	0x00082209
   80510:	40768000 	.word	0x40768000

00080514 <correctionAngleCalculation>:

#include "angleCalculation.h"



double correctionAngleCalculation(uint8_t xObject, uint8_t xRobot, uint8_t yObject, uint8_t yRobot, double oldAngle){
   80514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if((xObject||xRobot||yRobot||yObject)<0){
		printf("The positioning system does not support negative coordinates");
	}
	
	double correctionAngle =0.0;
	double newAngle = degreeCalculation(xObject, xRobot, yObject, yRobot);
   80518:	4c1a      	ldr	r4, [pc, #104]	; (80584 <correctionAngleCalculation+0x70>)
   8051a:	47a0      	blx	r4
   8051c:	4607      	mov	r7, r0
   8051e:	4689      	mov	r9, r1
	
	if(oldAngle == 0){
   80520:	2200      	movs	r2, #0
   80522:	2300      	movs	r3, #0
   80524:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   80528:	4c17      	ldr	r4, [pc, #92]	; (80588 <correctionAngleCalculation+0x74>)
   8052a:	47a0      	blx	r4
   8052c:	b110      	cbz	r0, 80534 <correctionAngleCalculation+0x20>
		correctionAngle = newAngle;
   8052e:	463c      	mov	r4, r7
   80530:	464d      	mov	r5, r9
   80532:	e001      	b.n	80538 <correctionAngleCalculation+0x24>
double correctionAngleCalculation(uint8_t xObject, uint8_t xRobot, uint8_t yObject, uint8_t yRobot, double oldAngle){
	if((xObject||xRobot||yRobot||yObject)<0){
		printf("The positioning system does not support negative coordinates");
	}
	
	double correctionAngle =0.0;
   80534:	2400      	movs	r4, #0
   80536:	4625      	mov	r5, r4
	
	if(oldAngle == 0){
		correctionAngle = newAngle;
	}
	
	if (newAngle > oldAngle){
   80538:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8053c:	4638      	mov	r0, r7
   8053e:	4649      	mov	r1, r9
   80540:	4e12      	ldr	r6, [pc, #72]	; (8058c <correctionAngleCalculation+0x78>)
   80542:	47b0      	blx	r6
   80544:	b140      	cbz	r0, 80558 <correctionAngleCalculation+0x44>
		correctionAngle = newAngle - oldAngle;
   80546:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8054a:	4638      	mov	r0, r7
   8054c:	4649      	mov	r1, r9
   8054e:	4c10      	ldr	r4, [pc, #64]	; (80590 <correctionAngleCalculation+0x7c>)
   80550:	47a0      	blx	r4
   80552:	4604      	mov	r4, r0
   80554:	460d      	mov	r5, r1
   80556:	e010      	b.n	8057a <correctionAngleCalculation+0x66>
		}else if(newAngle < oldAngle){
   80558:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8055c:	4638      	mov	r0, r7
   8055e:	4649      	mov	r1, r9
   80560:	f8df 8030 	ldr.w	r8, [pc, #48]	; 80594 <correctionAngleCalculation+0x80>
   80564:	47c0      	blx	r8
   80566:	b140      	cbz	r0, 8057a <correctionAngleCalculation+0x66>
		correctionAngle = -(oldAngle - newAngle);
   80568:	463a      	mov	r2, r7
   8056a:	464b      	mov	r3, r9
   8056c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   80570:	4c07      	ldr	r4, [pc, #28]	; (80590 <correctionAngleCalculation+0x7c>)
   80572:	47a0      	blx	r4
   80574:	4604      	mov	r4, r0
   80576:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
	}
	
	return correctionAngle;
}
   8057a:	4620      	mov	r0, r4
   8057c:	4629      	mov	r1, r5
   8057e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80582:	bf00      	nop
   80584:	00080279 	.word	0x00080279
   80588:	000821b9 	.word	0x000821b9
   8058c:	00082209 	.word	0x00082209
   80590:	00081981 	.word	0x00081981
   80594:	000821cd 	.word	0x000821cd

00080598 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80598:	b5f0      	push	{r4, r5, r6, r7, lr}
   8059a:	b083      	sub	sp, #12
   8059c:	4604      	mov	r4, r0
   8059e:	460d      	mov	r5, r1
	uint32_t val = 0;
   805a0:	2300      	movs	r3, #0
   805a2:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   805a4:	4b1f      	ldr	r3, [pc, #124]	; (80624 <usart_serial_getchar+0x8c>)
   805a6:	4298      	cmp	r0, r3
   805a8:	d107      	bne.n	805ba <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   805aa:	461f      	mov	r7, r3
   805ac:	4e1e      	ldr	r6, [pc, #120]	; (80628 <usart_serial_getchar+0x90>)
   805ae:	4629      	mov	r1, r5
   805b0:	4638      	mov	r0, r7
   805b2:	47b0      	blx	r6
   805b4:	2800      	cmp	r0, #0
   805b6:	d1fa      	bne.n	805ae <usart_serial_getchar+0x16>
   805b8:	e019      	b.n	805ee <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   805ba:	4b1c      	ldr	r3, [pc, #112]	; (8062c <usart_serial_getchar+0x94>)
   805bc:	4298      	cmp	r0, r3
   805be:	d109      	bne.n	805d4 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   805c0:	461f      	mov	r7, r3
   805c2:	4e1b      	ldr	r6, [pc, #108]	; (80630 <usart_serial_getchar+0x98>)
   805c4:	a901      	add	r1, sp, #4
   805c6:	4638      	mov	r0, r7
   805c8:	47b0      	blx	r6
   805ca:	2800      	cmp	r0, #0
   805cc:	d1fa      	bne.n	805c4 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   805ce:	9b01      	ldr	r3, [sp, #4]
   805d0:	702b      	strb	r3, [r5, #0]
   805d2:	e019      	b.n	80608 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   805d4:	4b17      	ldr	r3, [pc, #92]	; (80634 <usart_serial_getchar+0x9c>)
   805d6:	4298      	cmp	r0, r3
   805d8:	d109      	bne.n	805ee <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   805da:	461e      	mov	r6, r3
   805dc:	4c14      	ldr	r4, [pc, #80]	; (80630 <usart_serial_getchar+0x98>)
   805de:	a901      	add	r1, sp, #4
   805e0:	4630      	mov	r0, r6
   805e2:	47a0      	blx	r4
   805e4:	2800      	cmp	r0, #0
   805e6:	d1fa      	bne.n	805de <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   805e8:	9b01      	ldr	r3, [sp, #4]
   805ea:	702b      	strb	r3, [r5, #0]
   805ec:	e018      	b.n	80620 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   805ee:	4b12      	ldr	r3, [pc, #72]	; (80638 <usart_serial_getchar+0xa0>)
   805f0:	429c      	cmp	r4, r3
   805f2:	d109      	bne.n	80608 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   805f4:	461e      	mov	r6, r3
   805f6:	4c0e      	ldr	r4, [pc, #56]	; (80630 <usart_serial_getchar+0x98>)
   805f8:	a901      	add	r1, sp, #4
   805fa:	4630      	mov	r0, r6
   805fc:	47a0      	blx	r4
   805fe:	2800      	cmp	r0, #0
   80600:	d1fa      	bne.n	805f8 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80602:	9b01      	ldr	r3, [sp, #4]
   80604:	702b      	strb	r3, [r5, #0]
   80606:	e00b      	b.n	80620 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80608:	4b0c      	ldr	r3, [pc, #48]	; (8063c <usart_serial_getchar+0xa4>)
   8060a:	429c      	cmp	r4, r3
   8060c:	d108      	bne.n	80620 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   8060e:	461e      	mov	r6, r3
   80610:	4c07      	ldr	r4, [pc, #28]	; (80630 <usart_serial_getchar+0x98>)
   80612:	a901      	add	r1, sp, #4
   80614:	4630      	mov	r0, r6
   80616:	47a0      	blx	r4
   80618:	2800      	cmp	r0, #0
   8061a:	d1fa      	bne.n	80612 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   8061c:	9b01      	ldr	r3, [sp, #4]
   8061e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80620:	b003      	add	sp, #12
   80622:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80624:	400e0800 	.word	0x400e0800
   80628:	00080c49 	.word	0x00080c49
   8062c:	40098000 	.word	0x40098000
   80630:	0008082d 	.word	0x0008082d
   80634:	4009c000 	.word	0x4009c000
   80638:	400a0000 	.word	0x400a0000
   8063c:	400a4000 	.word	0x400a4000

00080640 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80640:	b570      	push	{r4, r5, r6, lr}
   80642:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80644:	4b1e      	ldr	r3, [pc, #120]	; (806c0 <usart_serial_putchar+0x80>)
   80646:	4298      	cmp	r0, r3
   80648:	d108      	bne.n	8065c <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   8064a:	461e      	mov	r6, r3
   8064c:	4d1d      	ldr	r5, [pc, #116]	; (806c4 <usart_serial_putchar+0x84>)
   8064e:	4621      	mov	r1, r4
   80650:	4630      	mov	r0, r6
   80652:	47a8      	blx	r5
   80654:	2800      	cmp	r0, #0
   80656:	d1fa      	bne.n	8064e <usart_serial_putchar+0xe>
		return 1;
   80658:	2001      	movs	r0, #1
   8065a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8065c:	4b1a      	ldr	r3, [pc, #104]	; (806c8 <usart_serial_putchar+0x88>)
   8065e:	4298      	cmp	r0, r3
   80660:	d108      	bne.n	80674 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   80662:	461e      	mov	r6, r3
   80664:	4d19      	ldr	r5, [pc, #100]	; (806cc <usart_serial_putchar+0x8c>)
   80666:	4621      	mov	r1, r4
   80668:	4630      	mov	r0, r6
   8066a:	47a8      	blx	r5
   8066c:	2800      	cmp	r0, #0
   8066e:	d1fa      	bne.n	80666 <usart_serial_putchar+0x26>
		return 1;
   80670:	2001      	movs	r0, #1
   80672:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80674:	4b16      	ldr	r3, [pc, #88]	; (806d0 <usart_serial_putchar+0x90>)
   80676:	4298      	cmp	r0, r3
   80678:	d108      	bne.n	8068c <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   8067a:	461e      	mov	r6, r3
   8067c:	4d13      	ldr	r5, [pc, #76]	; (806cc <usart_serial_putchar+0x8c>)
   8067e:	4621      	mov	r1, r4
   80680:	4630      	mov	r0, r6
   80682:	47a8      	blx	r5
   80684:	2800      	cmp	r0, #0
   80686:	d1fa      	bne.n	8067e <usart_serial_putchar+0x3e>
		return 1;
   80688:	2001      	movs	r0, #1
   8068a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8068c:	4b11      	ldr	r3, [pc, #68]	; (806d4 <usart_serial_putchar+0x94>)
   8068e:	4298      	cmp	r0, r3
   80690:	d108      	bne.n	806a4 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   80692:	461e      	mov	r6, r3
   80694:	4d0d      	ldr	r5, [pc, #52]	; (806cc <usart_serial_putchar+0x8c>)
   80696:	4621      	mov	r1, r4
   80698:	4630      	mov	r0, r6
   8069a:	47a8      	blx	r5
   8069c:	2800      	cmp	r0, #0
   8069e:	d1fa      	bne.n	80696 <usart_serial_putchar+0x56>
		return 1;
   806a0:	2001      	movs	r0, #1
   806a2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   806a4:	4b0c      	ldr	r3, [pc, #48]	; (806d8 <usart_serial_putchar+0x98>)
   806a6:	4298      	cmp	r0, r3
   806a8:	d108      	bne.n	806bc <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   806aa:	461e      	mov	r6, r3
   806ac:	4d07      	ldr	r5, [pc, #28]	; (806cc <usart_serial_putchar+0x8c>)
   806ae:	4621      	mov	r1, r4
   806b0:	4630      	mov	r0, r6
   806b2:	47a8      	blx	r5
   806b4:	2800      	cmp	r0, #0
   806b6:	d1fa      	bne.n	806ae <usart_serial_putchar+0x6e>
		return 1;
   806b8:	2001      	movs	r0, #1
   806ba:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   806bc:	2000      	movs	r0, #0
}
   806be:	bd70      	pop	{r4, r5, r6, pc}
   806c0:	400e0800 	.word	0x400e0800
   806c4:	00080c39 	.word	0x00080c39
   806c8:	40098000 	.word	0x40098000
   806cc:	00080819 	.word	0x00080819
   806d0:	4009c000 	.word	0x4009c000
   806d4:	400a0000 	.word	0x400a0000
   806d8:	400a4000 	.word	0x400a4000

000806dc <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   806dc:	b530      	push	{r4, r5, lr}
   806de:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   806e0:	2008      	movs	r0, #8
   806e2:	4d15      	ldr	r5, [pc, #84]	; (80738 <configureConsole+0x5c>)
   806e4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   806e6:	4c15      	ldr	r4, [pc, #84]	; (8073c <configureConsole+0x60>)
   806e8:	4b15      	ldr	r3, [pc, #84]	; (80740 <configureConsole+0x64>)
   806ea:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   806ec:	4a15      	ldr	r2, [pc, #84]	; (80744 <configureConsole+0x68>)
   806ee:	4b16      	ldr	r3, [pc, #88]	; (80748 <configureConsole+0x6c>)
   806f0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   806f2:	4a16      	ldr	r2, [pc, #88]	; (8074c <configureConsole+0x70>)
   806f4:	4b16      	ldr	r3, [pc, #88]	; (80750 <configureConsole+0x74>)
   806f6:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   806f8:	4b16      	ldr	r3, [pc, #88]	; (80754 <configureConsole+0x78>)
   806fa:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   806fc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80700:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80702:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80706:	9303      	str	r3, [sp, #12]
   80708:	2008      	movs	r0, #8
   8070a:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   8070c:	a901      	add	r1, sp, #4
   8070e:	4620      	mov	r0, r4
   80710:	4b11      	ldr	r3, [pc, #68]	; (80758 <configureConsole+0x7c>)
   80712:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80714:	4d11      	ldr	r5, [pc, #68]	; (8075c <configureConsole+0x80>)
   80716:	682b      	ldr	r3, [r5, #0]
   80718:	2100      	movs	r1, #0
   8071a:	6898      	ldr	r0, [r3, #8]
   8071c:	4c10      	ldr	r4, [pc, #64]	; (80760 <configureConsole+0x84>)
   8071e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80720:	682b      	ldr	r3, [r5, #0]
   80722:	2100      	movs	r1, #0
   80724:	6858      	ldr	r0, [r3, #4]
   80726:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80728:	480e      	ldr	r0, [pc, #56]	; (80764 <configureConsole+0x88>)
   8072a:	4c0f      	ldr	r4, [pc, #60]	; (80768 <configureConsole+0x8c>)
   8072c:	47a0      	blx	r4
	printf("=============\n");
   8072e:	480f      	ldr	r0, [pc, #60]	; (8076c <configureConsole+0x90>)
   80730:	47a0      	blx	r4
}
   80732:	b005      	add	sp, #20
   80734:	bd30      	pop	{r4, r5, pc}
   80736:	bf00      	nop
   80738:	000810d5 	.word	0x000810d5
   8073c:	400e0800 	.word	0x400e0800
   80740:	20070ba8 	.word	0x20070ba8
   80744:	00080641 	.word	0x00080641
   80748:	20070ba4 	.word	0x20070ba4
   8074c:	00080599 	.word	0x00080599
   80750:	20070ba0 	.word	0x20070ba0
   80754:	0501bd00 	.word	0x0501bd00
   80758:	00080c01 	.word	0x00080c01
   8075c:	20070568 	.word	0x20070568
   80760:	000825ed 	.word	0x000825ed
   80764:	0008539c 	.word	0x0008539c
   80768:	00082391 	.word	0x00082391
   8076c:	000853ac 	.word	0x000853ac

00080770 <printInt>:

void printInt(int theInt)
{
   80770:	b500      	push	{lr}
   80772:	b08b      	sub	sp, #44	; 0x2c
				char buffer [34];
				itoa(theInt, buffer, 10);
   80774:	220a      	movs	r2, #10
   80776:	a901      	add	r1, sp, #4
   80778:	4b03      	ldr	r3, [pc, #12]	; (80788 <printInt+0x18>)
   8077a:	4798      	blx	r3
				// sysclk_get_cpu_hz() ger klockfrekvensen
				puts(buffer);
   8077c:	a801      	add	r0, sp, #4
   8077e:	4b03      	ldr	r3, [pc, #12]	; (8078c <printInt+0x1c>)
   80780:	4798      	blx	r3
}
   80782:	b00b      	add	sp, #44	; 0x2c
   80784:	f85d fb04 	ldr.w	pc, [sp], #4
   80788:	000823e9 	.word	0x000823e9
   8078c:	000825dd 	.word	0x000825dd

00080790 <delayInit>:

#include "asf.h"
#include "delayFunctions.h"

int delayInit(void)		/* Initializes the timer used for delays */
{
   80790:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);	/* power on the peripheral clock for timers */
   80792:	201b      	movs	r0, #27
   80794:	4b08      	ldr	r3, [pc, #32]	; (807b8 <delayInit+0x28>)
   80796:	4798      	blx	r3
	tc_init(TC0,0,0);				/* TC0, channel 0, TCLK1 och capturemode */
   80798:	4c08      	ldr	r4, [pc, #32]	; (807bc <delayInit+0x2c>)
   8079a:	2200      	movs	r2, #0
   8079c:	4611      	mov	r1, r2
   8079e:	4620      	mov	r0, r4
   807a0:	4b07      	ldr	r3, [pc, #28]	; (807c0 <delayInit+0x30>)
   807a2:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   807a4:	2100      	movs	r1, #0
   807a6:	4620      	mov	r0, r4
   807a8:	4b06      	ldr	r3, [pc, #24]	; (807c4 <delayInit+0x34>)
   807aa:	4798      	blx	r3
	tc_stop(TC0,0);					/* making sure the timer does not run  */
   807ac:	2100      	movs	r1, #0
   807ae:	4620      	mov	r0, r4
   807b0:	4b05      	ldr	r3, [pc, #20]	; (807c8 <delayInit+0x38>)
   807b2:	4798      	blx	r3
	return 0;						/* evertyhing is ok, typical response */
}
   807b4:	2000      	movs	r0, #0
   807b6:	bd10      	pop	{r4, pc}
   807b8:	000810d5 	.word	0x000810d5
   807bc:	40080000 	.word	0x40080000
   807c0:	0008018d 	.word	0x0008018d
   807c4:	000801a5 	.word	0x000801a5
   807c8:	000801ad 	.word	0x000801ad

000807cc <TC3_Handler>:
// genom att lägga samman 1768 + 837/2 = 2605 <=> 1.5V + 0.5V = 2.0V.
// Lägsta värdet i arrayen är 931 och motsvarar 1.0V. Detta beräknades genom att sätta samman 1768 - 837/2 = 931 <=> 1.5V - 0.5V = 1.0V.
uint32_t sinx[16] = {1768, 2089, 2360, 2541, 2605, 2541, 2360, 2089, 1768, 1447, 1176, 995, 931, 995, 1176, 1447 }; 
	
void TC3_Handler(void) 
{
   807cc:	b500      	push	{lr}
   807ce:	b083      	sub	sp, #12
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   807d0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   807d4:	4b0c      	ldr	r3, [pc, #48]	; (80808 <TC3_Handler+0x3c>)
   807d6:	631a      	str	r2, [r3, #48]	; 0x30
	// printf("TC3_Handler");
	ioport_set_pin_level(CHECK_PIN, HIGH);
	
	if(k==16)
   807d8:	4b0c      	ldr	r3, [pc, #48]	; (8080c <TC3_Handler+0x40>)
   807da:	681b      	ldr	r3, [r3, #0]
   807dc:	2b10      	cmp	r3, #16
   807de:	d102      	bne.n	807e6 <TC3_Handler+0x1a>
	{
		k=0;
   807e0:	2200      	movs	r2, #0
   807e2:	4b0a      	ldr	r3, [pc, #40]	; (8080c <TC3_Handler+0x40>)
   807e4:	601a      	str	r2, [r3, #0]
	}
	//uint32_t result = (uint32_t)(sinx[k]*837+1768);
	volatile uint32_t ul_dummy;
	ul_dummy = tc_get_status(TC1, 0);
   807e6:	2100      	movs	r1, #0
   807e8:	4809      	ldr	r0, [pc, #36]	; (80810 <TC3_Handler+0x44>)
   807ea:	4b0a      	ldr	r3, [pc, #40]	; (80814 <TC3_Handler+0x48>)
   807ec:	4798      	blx	r3
   807ee:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
   807f0:	9b01      	ldr	r3, [sp, #4]
	//dacc_write_conversion_data(DACC, sinx[k]); // (837 = 1V, 1768 = 1.5V)
	k++;
   807f2:	4a06      	ldr	r2, [pc, #24]	; (8080c <TC3_Handler+0x40>)
   807f4:	6813      	ldr	r3, [r2, #0]
   807f6:	3301      	adds	r3, #1
   807f8:	6013      	str	r3, [r2, #0]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   807fa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   807fe:	4b02      	ldr	r3, [pc, #8]	; (80808 <TC3_Handler+0x3c>)
   80800:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CHECK_PIN, LOW);
}
   80802:	b003      	add	sp, #12
   80804:	f85d fb04 	ldr.w	pc, [sp], #4
   80808:	400e1000 	.word	0x400e1000
   8080c:	20070a60 	.word	0x20070a60
   80810:	40084000 	.word	0x40084000
   80814:	000801b5 	.word	0x000801b5

00080818 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80818:	6943      	ldr	r3, [r0, #20]
   8081a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8081e:	bf1d      	ittte	ne
   80820:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80824:	61c1      	strne	r1, [r0, #28]
	return 0;
   80826:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80828:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8082a:	4770      	bx	lr

0008082c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8082c:	6943      	ldr	r3, [r0, #20]
   8082e:	f013 0f01 	tst.w	r3, #1
   80832:	d005      	beq.n	80840 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80834:	6983      	ldr	r3, [r0, #24]
   80836:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8083a:	600b      	str	r3, [r1, #0]

	return 0;
   8083c:	2000      	movs	r0, #0
   8083e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80840:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80842:	4770      	bx	lr

00080844 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80844:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80846:	685a      	ldr	r2, [r3, #4]
   80848:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   8084a:	6842      	ldr	r2, [r0, #4]
   8084c:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8084e:	685a      	ldr	r2, [r3, #4]
   80850:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80852:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80854:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80856:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80858:	6803      	ldr	r3, [r0, #0]
   8085a:	3301      	adds	r3, #1
   8085c:	6003      	str	r3, [r0, #0]
   8085e:	4770      	bx	lr

00080860 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80860:	6843      	ldr	r3, [r0, #4]
   80862:	6882      	ldr	r2, [r0, #8]
   80864:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80866:	6883      	ldr	r3, [r0, #8]
   80868:	6842      	ldr	r2, [r0, #4]
   8086a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   8086c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8086e:	685a      	ldr	r2, [r3, #4]
   80870:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80872:	bf04      	itt	eq
   80874:	6882      	ldreq	r2, [r0, #8]
   80876:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80878:	2200      	movs	r2, #0
   8087a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   8087c:	681a      	ldr	r2, [r3, #0]
   8087e:	3a01      	subs	r2, #1
   80880:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80882:	6818      	ldr	r0, [r3, #0]
}
   80884:	4770      	bx	lr
   80886:	bf00      	nop

00080888 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80888:	4b06      	ldr	r3, [pc, #24]	; (808a4 <pxCurrentTCBConst2>)
   8088a:	6819      	ldr	r1, [r3, #0]
   8088c:	6808      	ldr	r0, [r1, #0]
   8088e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80892:	f380 8809 	msr	PSP, r0
   80896:	f04f 0000 	mov.w	r0, #0
   8089a:	f380 8811 	msr	BASEPRI, r0
   8089e:	f04e 0e0d 	orr.w	lr, lr, #13
   808a2:	4770      	bx	lr

000808a4 <pxCurrentTCBConst2>:
   808a4:	20070ad8 	.word	0x20070ad8

000808a8 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   808a8:	f3ef 8011 	mrs	r0, BASEPRI
   808ac:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   808b0:	f381 8811 	msr	BASEPRI, r1
   808b4:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   808b6:	2000      	movs	r0, #0

000808b8 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   808b8:	f380 8811 	msr	BASEPRI, r0
   808bc:	4770      	bx	lr
   808be:	bf00      	nop

000808c0 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   808c0:	f3ef 8009 	mrs	r0, PSP
   808c4:	4b0c      	ldr	r3, [pc, #48]	; (808f8 <pxCurrentTCBConst>)
   808c6:	681a      	ldr	r2, [r3, #0]
   808c8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   808cc:	6010      	str	r0, [r2, #0]
   808ce:	e92d 4008 	stmdb	sp!, {r3, lr}
   808d2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   808d6:	f380 8811 	msr	BASEPRI, r0
   808da:	f000 f8b5 	bl	80a48 <vTaskSwitchContext>
   808de:	f04f 0000 	mov.w	r0, #0
   808e2:	f380 8811 	msr	BASEPRI, r0
   808e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   808ea:	6819      	ldr	r1, [r3, #0]
   808ec:	6808      	ldr	r0, [r1, #0]
   808ee:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   808f2:	f380 8809 	msr	PSP, r0
   808f6:	4770      	bx	lr

000808f8 <pxCurrentTCBConst>:
   808f8:	20070ad8 	.word	0x20070ad8

000808fc <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   808fc:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   808fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80902:	4b05      	ldr	r3, [pc, #20]	; (80918 <SysTick_Handler+0x1c>)
   80904:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80906:	4b05      	ldr	r3, [pc, #20]	; (8091c <SysTick_Handler+0x20>)
   80908:	4798      	blx	r3
	{
		vTaskIncrementTick();
   8090a:	4b05      	ldr	r3, [pc, #20]	; (80920 <SysTick_Handler+0x24>)
   8090c:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8090e:	2000      	movs	r0, #0
   80910:	4b04      	ldr	r3, [pc, #16]	; (80924 <SysTick_Handler+0x28>)
   80912:	4798      	blx	r3
   80914:	bd08      	pop	{r3, pc}
   80916:	bf00      	nop
   80918:	e000ed04 	.word	0xe000ed04
   8091c:	000808a9 	.word	0x000808a9
   80920:	00080929 	.word	0x00080929
   80924:	000808b9 	.word	0x000808b9

00080928 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   80928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8092c:	4b3a      	ldr	r3, [pc, #232]	; (80a18 <vTaskIncrementTick+0xf0>)
   8092e:	681b      	ldr	r3, [r3, #0]
   80930:	2b00      	cmp	r3, #0
   80932:	d16b      	bne.n	80a0c <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   80934:	4b39      	ldr	r3, [pc, #228]	; (80a1c <vTaskIncrementTick+0xf4>)
   80936:	681a      	ldr	r2, [r3, #0]
   80938:	3201      	adds	r2, #1
   8093a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8093c:	681b      	ldr	r3, [r3, #0]
   8093e:	bb03      	cbnz	r3, 80982 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80940:	4b37      	ldr	r3, [pc, #220]	; (80a20 <vTaskIncrementTick+0xf8>)
   80942:	681b      	ldr	r3, [r3, #0]
   80944:	681b      	ldr	r3, [r3, #0]
   80946:	b11b      	cbz	r3, 80950 <vTaskIncrementTick+0x28>
   80948:	4b36      	ldr	r3, [pc, #216]	; (80a24 <vTaskIncrementTick+0xfc>)
   8094a:	4798      	blx	r3
   8094c:	bf00      	nop
   8094e:	e7fd      	b.n	8094c <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   80950:	4b33      	ldr	r3, [pc, #204]	; (80a20 <vTaskIncrementTick+0xf8>)
   80952:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80954:	4a34      	ldr	r2, [pc, #208]	; (80a28 <vTaskIncrementTick+0x100>)
   80956:	6810      	ldr	r0, [r2, #0]
   80958:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   8095a:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   8095c:	4933      	ldr	r1, [pc, #204]	; (80a2c <vTaskIncrementTick+0x104>)
   8095e:	680a      	ldr	r2, [r1, #0]
   80960:	3201      	adds	r2, #1
   80962:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80964:	681b      	ldr	r3, [r3, #0]
   80966:	681b      	ldr	r3, [r3, #0]
   80968:	b923      	cbnz	r3, 80974 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   8096a:	f04f 32ff 	mov.w	r2, #4294967295
   8096e:	4b30      	ldr	r3, [pc, #192]	; (80a30 <vTaskIncrementTick+0x108>)
   80970:	601a      	str	r2, [r3, #0]
   80972:	e006      	b.n	80982 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80974:	4b2a      	ldr	r3, [pc, #168]	; (80a20 <vTaskIncrementTick+0xf8>)
   80976:	681b      	ldr	r3, [r3, #0]
   80978:	68db      	ldr	r3, [r3, #12]
   8097a:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   8097c:	685a      	ldr	r2, [r3, #4]
   8097e:	4b2c      	ldr	r3, [pc, #176]	; (80a30 <vTaskIncrementTick+0x108>)
   80980:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80982:	4b26      	ldr	r3, [pc, #152]	; (80a1c <vTaskIncrementTick+0xf4>)
   80984:	681a      	ldr	r2, [r3, #0]
   80986:	4b2a      	ldr	r3, [pc, #168]	; (80a30 <vTaskIncrementTick+0x108>)
   80988:	681b      	ldr	r3, [r3, #0]
   8098a:	429a      	cmp	r2, r3
   8098c:	d342      	bcc.n	80a14 <vTaskIncrementTick+0xec>
   8098e:	4b24      	ldr	r3, [pc, #144]	; (80a20 <vTaskIncrementTick+0xf8>)
   80990:	681b      	ldr	r3, [r3, #0]
   80992:	681b      	ldr	r3, [r3, #0]
   80994:	b16b      	cbz	r3, 809b2 <vTaskIncrementTick+0x8a>
   80996:	4b22      	ldr	r3, [pc, #136]	; (80a20 <vTaskIncrementTick+0xf8>)
   80998:	681b      	ldr	r3, [r3, #0]
   8099a:	68db      	ldr	r3, [r3, #12]
   8099c:	68dc      	ldr	r4, [r3, #12]
   8099e:	6863      	ldr	r3, [r4, #4]
   809a0:	4a1e      	ldr	r2, [pc, #120]	; (80a1c <vTaskIncrementTick+0xf4>)
   809a2:	6812      	ldr	r2, [r2, #0]
   809a4:	4293      	cmp	r3, r2
   809a6:	d813      	bhi.n	809d0 <vTaskIncrementTick+0xa8>
   809a8:	4e22      	ldr	r6, [pc, #136]	; (80a34 <vTaskIncrementTick+0x10c>)
   809aa:	4f23      	ldr	r7, [pc, #140]	; (80a38 <vTaskIncrementTick+0x110>)
   809ac:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80a44 <vTaskIncrementTick+0x11c>
   809b0:	e012      	b.n	809d8 <vTaskIncrementTick+0xb0>
   809b2:	f04f 32ff 	mov.w	r2, #4294967295
   809b6:	4b1e      	ldr	r3, [pc, #120]	; (80a30 <vTaskIncrementTick+0x108>)
   809b8:	601a      	str	r2, [r3, #0]
   809ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   809be:	4b18      	ldr	r3, [pc, #96]	; (80a20 <vTaskIncrementTick+0xf8>)
   809c0:	681b      	ldr	r3, [r3, #0]
   809c2:	68db      	ldr	r3, [r3, #12]
   809c4:	68dc      	ldr	r4, [r3, #12]
   809c6:	6863      	ldr	r3, [r4, #4]
   809c8:	4a14      	ldr	r2, [pc, #80]	; (80a1c <vTaskIncrementTick+0xf4>)
   809ca:	6812      	ldr	r2, [r2, #0]
   809cc:	4293      	cmp	r3, r2
   809ce:	d903      	bls.n	809d8 <vTaskIncrementTick+0xb0>
   809d0:	4a17      	ldr	r2, [pc, #92]	; (80a30 <vTaskIncrementTick+0x108>)
   809d2:	6013      	str	r3, [r2, #0]
   809d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   809d8:	1d25      	adds	r5, r4, #4
   809da:	4628      	mov	r0, r5
   809dc:	47b0      	blx	r6
   809de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   809e0:	b113      	cbz	r3, 809e8 <vTaskIncrementTick+0xc0>
   809e2:	f104 0018 	add.w	r0, r4, #24
   809e6:	47b0      	blx	r6
   809e8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   809ea:	683b      	ldr	r3, [r7, #0]
   809ec:	4298      	cmp	r0, r3
   809ee:	bf88      	it	hi
   809f0:	6038      	strhi	r0, [r7, #0]
   809f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   809f6:	4629      	mov	r1, r5
   809f8:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   809fc:	4b0f      	ldr	r3, [pc, #60]	; (80a3c <vTaskIncrementTick+0x114>)
   809fe:	4798      	blx	r3
   80a00:	4b07      	ldr	r3, [pc, #28]	; (80a20 <vTaskIncrementTick+0xf8>)
   80a02:	681b      	ldr	r3, [r3, #0]
   80a04:	681b      	ldr	r3, [r3, #0]
   80a06:	2b00      	cmp	r3, #0
   80a08:	d1d9      	bne.n	809be <vTaskIncrementTick+0x96>
   80a0a:	e7d2      	b.n	809b2 <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
   80a0c:	4a0c      	ldr	r2, [pc, #48]	; (80a40 <vTaskIncrementTick+0x118>)
   80a0e:	6813      	ldr	r3, [r2, #0]
   80a10:	3301      	adds	r3, #1
   80a12:	6013      	str	r3, [r2, #0]
   80a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a18:	20070ad4 	.word	0x20070ad4
   80a1c:	20070ae0 	.word	0x20070ae0
   80a20:	20070a64 	.word	0x20070a64
   80a24:	000808a9 	.word	0x000808a9
   80a28:	20070ae4 	.word	0x20070ae4
   80a2c:	20070adc 	.word	0x20070adc
   80a30:	2007012c 	.word	0x2007012c
   80a34:	00080861 	.word	0x00080861
   80a38:	20070a6c 	.word	0x20070a6c
   80a3c:	00080845 	.word	0x00080845
   80a40:	20070a68 	.word	0x20070a68
   80a44:	20070a70 	.word	0x20070a70

00080a48 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   80a48:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80a4a:	4b22      	ldr	r3, [pc, #136]	; (80ad4 <vTaskSwitchContext+0x8c>)
   80a4c:	681b      	ldr	r3, [r3, #0]
   80a4e:	b96b      	cbnz	r3, 80a6c <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80a50:	4b21      	ldr	r3, [pc, #132]	; (80ad8 <vTaskSwitchContext+0x90>)
   80a52:	681b      	ldr	r3, [r3, #0]
   80a54:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80a58:	009b      	lsls	r3, r3, #2
   80a5a:	4a20      	ldr	r2, [pc, #128]	; (80adc <vTaskSwitchContext+0x94>)
   80a5c:	58d3      	ldr	r3, [r2, r3]
   80a5e:	b9cb      	cbnz	r3, 80a94 <vTaskSwitchContext+0x4c>
   80a60:	4b1d      	ldr	r3, [pc, #116]	; (80ad8 <vTaskSwitchContext+0x90>)
   80a62:	681b      	ldr	r3, [r3, #0]
   80a64:	b143      	cbz	r3, 80a78 <vTaskSwitchContext+0x30>
   80a66:	4a1c      	ldr	r2, [pc, #112]	; (80ad8 <vTaskSwitchContext+0x90>)
   80a68:	491c      	ldr	r1, [pc, #112]	; (80adc <vTaskSwitchContext+0x94>)
   80a6a:	e009      	b.n	80a80 <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   80a6c:	2201      	movs	r2, #1
   80a6e:	4b1c      	ldr	r3, [pc, #112]	; (80ae0 <vTaskSwitchContext+0x98>)
   80a70:	601a      	str	r2, [r3, #0]
   80a72:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80a74:	6813      	ldr	r3, [r2, #0]
   80a76:	b91b      	cbnz	r3, 80a80 <vTaskSwitchContext+0x38>
   80a78:	4b1a      	ldr	r3, [pc, #104]	; (80ae4 <vTaskSwitchContext+0x9c>)
   80a7a:	4798      	blx	r3
   80a7c:	bf00      	nop
   80a7e:	e7fd      	b.n	80a7c <vTaskSwitchContext+0x34>
   80a80:	6813      	ldr	r3, [r2, #0]
   80a82:	3b01      	subs	r3, #1
   80a84:	6013      	str	r3, [r2, #0]
   80a86:	6813      	ldr	r3, [r2, #0]
   80a88:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80a8c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80a90:	2b00      	cmp	r3, #0
   80a92:	d0ef      	beq.n	80a74 <vTaskSwitchContext+0x2c>
   80a94:	4b10      	ldr	r3, [pc, #64]	; (80ad8 <vTaskSwitchContext+0x90>)
   80a96:	681b      	ldr	r3, [r3, #0]
   80a98:	4a10      	ldr	r2, [pc, #64]	; (80adc <vTaskSwitchContext+0x94>)
   80a9a:	0099      	lsls	r1, r3, #2
   80a9c:	18c8      	adds	r0, r1, r3
   80a9e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80aa2:	6844      	ldr	r4, [r0, #4]
   80aa4:	6864      	ldr	r4, [r4, #4]
   80aa6:	6044      	str	r4, [r0, #4]
   80aa8:	4602      	mov	r2, r0
   80aaa:	3208      	adds	r2, #8
   80aac:	4294      	cmp	r4, r2
   80aae:	d106      	bne.n	80abe <vTaskSwitchContext+0x76>
   80ab0:	6860      	ldr	r0, [r4, #4]
   80ab2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
   80ab6:	4a09      	ldr	r2, [pc, #36]	; (80adc <vTaskSwitchContext+0x94>)
   80ab8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80abc:	6050      	str	r0, [r2, #4]
   80abe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80ac2:	4a06      	ldr	r2, [pc, #24]	; (80adc <vTaskSwitchContext+0x94>)
   80ac4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80ac8:	685b      	ldr	r3, [r3, #4]
   80aca:	68da      	ldr	r2, [r3, #12]
   80acc:	4b06      	ldr	r3, [pc, #24]	; (80ae8 <vTaskSwitchContext+0xa0>)
   80ace:	601a      	str	r2, [r3, #0]
   80ad0:	bd10      	pop	{r4, pc}
   80ad2:	bf00      	nop
   80ad4:	20070ad4 	.word	0x20070ad4
   80ad8:	20070a6c 	.word	0x20070a6c
   80adc:	20070a70 	.word	0x20070a70
   80ae0:	20070ae8 	.word	0x20070ae8
   80ae4:	000808a9 	.word	0x000808a9
   80ae8:	20070ad8 	.word	0x20070ad8

00080aec <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80aec:	3801      	subs	r0, #1
   80aee:	2802      	cmp	r0, #2
   80af0:	d815      	bhi.n	80b1e <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80af6:	460e      	mov	r6, r1
   80af8:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80afa:	b19a      	cbz	r2, 80b24 <_write+0x38>
   80afc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80afe:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80b38 <_write+0x4c>
   80b02:	4f0c      	ldr	r7, [pc, #48]	; (80b34 <_write+0x48>)
   80b04:	f8d8 0000 	ldr.w	r0, [r8]
   80b08:	f815 1b01 	ldrb.w	r1, [r5], #1
   80b0c:	683b      	ldr	r3, [r7, #0]
   80b0e:	4798      	blx	r3
   80b10:	2800      	cmp	r0, #0
   80b12:	db0a      	blt.n	80b2a <_write+0x3e>
   80b14:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80b16:	3c01      	subs	r4, #1
   80b18:	d1f4      	bne.n	80b04 <_write+0x18>
   80b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80b1e:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   80b22:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80b24:	2000      	movs	r0, #0
   80b26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80b2a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b32:	bf00      	nop
   80b34:	20070ba4 	.word	0x20070ba4
   80b38:	20070ba8 	.word	0x20070ba8

00080b3c <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80b3c:	2a00      	cmp	r2, #0
   80b3e:	d04e      	beq.n	80bde <usart_serial_read_packet+0xa2>
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80b44:	b085      	sub	sp, #20
   80b46:	4606      	mov	r6, r0
   80b48:	460d      	mov	r5, r1
   80b4a:	4617      	mov	r7, r2

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80b4c:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 80bf4 <usart_serial_read_packet+0xb8>
		while (uart_read((Uart*)p_usart, data));
   80b50:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 80bf8 <usart_serial_read_packet+0xbc>
   80b54:	f8cd a000 	str.w	sl, [sp]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80b58:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 80bfc <usart_serial_read_packet+0xc0>
		while (usart_read(p_usart, &val));
   80b5c:	4c21      	ldr	r4, [pc, #132]	; (80be4 <usart_serial_read_packet+0xa8>)
   80b5e:	f8cd b004 	str.w	fp, [sp, #4]
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80b62:	2300      	movs	r3, #0
   80b64:	9303      	str	r3, [sp, #12]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80b66:	4556      	cmp	r6, sl
   80b68:	d105      	bne.n	80b76 <usart_serial_read_packet+0x3a>
		while (uart_read((Uart*)p_usart, data));
   80b6a:	4629      	mov	r1, r5
   80b6c:	9800      	ldr	r0, [sp, #0]
   80b6e:	47c8      	blx	r9
   80b70:	2800      	cmp	r0, #0
   80b72:	d1fa      	bne.n	80b6a <usart_serial_read_packet+0x2e>
   80b74:	e015      	b.n	80ba2 <usart_serial_read_packet+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80b76:	455e      	cmp	r6, fp
   80b78:	d107      	bne.n	80b8a <usart_serial_read_packet+0x4e>
		while (usart_read(p_usart, &val));
   80b7a:	a903      	add	r1, sp, #12
   80b7c:	9801      	ldr	r0, [sp, #4]
   80b7e:	47a0      	blx	r4
   80b80:	2800      	cmp	r0, #0
   80b82:	d1fa      	bne.n	80b7a <usart_serial_read_packet+0x3e>
		*data = (uint8_t)(val & 0xFF);
   80b84:	9b03      	ldr	r3, [sp, #12]
   80b86:	702b      	strb	r3, [r5, #0]
   80b88:	e017      	b.n	80bba <usart_serial_read_packet+0x7e>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80b8a:	4b17      	ldr	r3, [pc, #92]	; (80be8 <usart_serial_read_packet+0xac>)
   80b8c:	429e      	cmp	r6, r3
   80b8e:	d108      	bne.n	80ba2 <usart_serial_read_packet+0x66>
		while (usart_read(p_usart, &val));
   80b90:	4698      	mov	r8, r3
   80b92:	a903      	add	r1, sp, #12
   80b94:	4640      	mov	r0, r8
   80b96:	47a0      	blx	r4
   80b98:	2800      	cmp	r0, #0
   80b9a:	d1fa      	bne.n	80b92 <usart_serial_read_packet+0x56>
		*data = (uint8_t)(val & 0xFF);
   80b9c:	9b03      	ldr	r3, [sp, #12]
   80b9e:	702b      	strb	r3, [r5, #0]
   80ba0:	e016      	b.n	80bd0 <usart_serial_read_packet+0x94>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80ba2:	4b12      	ldr	r3, [pc, #72]	; (80bec <usart_serial_read_packet+0xb0>)
   80ba4:	429e      	cmp	r6, r3
   80ba6:	d108      	bne.n	80bba <usart_serial_read_packet+0x7e>
		while (usart_read(p_usart, &val));
   80ba8:	4698      	mov	r8, r3
   80baa:	a903      	add	r1, sp, #12
   80bac:	4640      	mov	r0, r8
   80bae:	47a0      	blx	r4
   80bb0:	2800      	cmp	r0, #0
   80bb2:	d1fa      	bne.n	80baa <usart_serial_read_packet+0x6e>
		*data = (uint8_t)(val & 0xFF);
   80bb4:	9b03      	ldr	r3, [sp, #12]
   80bb6:	702b      	strb	r3, [r5, #0]
   80bb8:	e00a      	b.n	80bd0 <usart_serial_read_packet+0x94>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80bba:	4b0d      	ldr	r3, [pc, #52]	; (80bf0 <usart_serial_read_packet+0xb4>)
   80bbc:	429e      	cmp	r6, r3
   80bbe:	d107      	bne.n	80bd0 <usart_serial_read_packet+0x94>
		while (usart_read(p_usart, &val));
   80bc0:	4698      	mov	r8, r3
   80bc2:	a903      	add	r1, sp, #12
   80bc4:	4640      	mov	r0, r8
   80bc6:	47a0      	blx	r4
   80bc8:	2800      	cmp	r0, #0
   80bca:	d1fa      	bne.n	80bc2 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   80bcc:	9b03      	ldr	r3, [sp, #12]
   80bce:	702b      	strb	r3, [r5, #0]
	while (len) {
		usart_serial_getchar(usart, data);
		len--;
		data++;
   80bd0:	3501      	adds	r5, #1
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80bd2:	3f01      	subs	r7, #1
   80bd4:	d1c5      	bne.n	80b62 <usart_serial_read_packet+0x26>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   80bd6:	2000      	movs	r0, #0
   80bd8:	b005      	add	sp, #20
   80bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80bde:	2000      	movs	r0, #0
   80be0:	4770      	bx	lr
   80be2:	bf00      	nop
   80be4:	0008082d 	.word	0x0008082d
   80be8:	4009c000 	.word	0x4009c000
   80bec:	400a0000 	.word	0x400a0000
   80bf0:	400a4000 	.word	0x400a4000
   80bf4:	400e0800 	.word	0x400e0800
   80bf8:	00080c49 	.word	0x00080c49
   80bfc:	40098000 	.word	0x40098000

00080c00 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80c00:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80c02:	23ac      	movs	r3, #172	; 0xac
   80c04:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80c06:	680b      	ldr	r3, [r1, #0]
   80c08:	684a      	ldr	r2, [r1, #4]
   80c0a:	fbb3 f3f2 	udiv	r3, r3, r2
   80c0e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80c10:	1e5c      	subs	r4, r3, #1
   80c12:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80c16:	4294      	cmp	r4, r2
   80c18:	d80a      	bhi.n	80c30 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80c1a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80c1c:	688b      	ldr	r3, [r1, #8]
   80c1e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80c20:	f240 2302 	movw	r3, #514	; 0x202
   80c24:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80c28:	2350      	movs	r3, #80	; 0x50
   80c2a:	6003      	str	r3, [r0, #0]

	return 0;
   80c2c:	2000      	movs	r0, #0
   80c2e:	e000      	b.n	80c32 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80c30:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80c32:	bc10      	pop	{r4}
   80c34:	4770      	bx	lr
   80c36:	bf00      	nop

00080c38 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80c38:	6943      	ldr	r3, [r0, #20]
   80c3a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80c3e:	bf1a      	itte	ne
   80c40:	61c1      	strne	r1, [r0, #28]
	return 0;
   80c42:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80c44:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80c46:	4770      	bx	lr

00080c48 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80c48:	6943      	ldr	r3, [r0, #20]
   80c4a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80c4e:	bf1d      	ittte	ne
   80c50:	6983      	ldrne	r3, [r0, #24]
   80c52:	700b      	strbne	r3, [r1, #0]
	return 0;
   80c54:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80c56:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80c58:	4770      	bx	lr
   80c5a:	bf00      	nop

00080c5c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80c5c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80c5e:	480e      	ldr	r0, [pc, #56]	; (80c98 <sysclk_init+0x3c>)
   80c60:	4b0e      	ldr	r3, [pc, #56]	; (80c9c <sysclk_init+0x40>)
   80c62:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80c64:	213e      	movs	r1, #62	; 0x3e
   80c66:	2000      	movs	r0, #0
   80c68:	4b0d      	ldr	r3, [pc, #52]	; (80ca0 <sysclk_init+0x44>)
   80c6a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80c6c:	4c0d      	ldr	r4, [pc, #52]	; (80ca4 <sysclk_init+0x48>)
   80c6e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80c70:	2800      	cmp	r0, #0
   80c72:	d0fc      	beq.n	80c6e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80c74:	4b0c      	ldr	r3, [pc, #48]	; (80ca8 <sysclk_init+0x4c>)
   80c76:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80c78:	4a0c      	ldr	r2, [pc, #48]	; (80cac <sysclk_init+0x50>)
   80c7a:	4b0d      	ldr	r3, [pc, #52]	; (80cb0 <sysclk_init+0x54>)
   80c7c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80c7e:	4c0d      	ldr	r4, [pc, #52]	; (80cb4 <sysclk_init+0x58>)
   80c80:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80c82:	2800      	cmp	r0, #0
   80c84:	d0fc      	beq.n	80c80 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80c86:	2010      	movs	r0, #16
   80c88:	4b0b      	ldr	r3, [pc, #44]	; (80cb8 <sysclk_init+0x5c>)
   80c8a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80c8c:	4b0b      	ldr	r3, [pc, #44]	; (80cbc <sysclk_init+0x60>)
   80c8e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80c90:	4801      	ldr	r0, [pc, #4]	; (80c98 <sysclk_init+0x3c>)
   80c92:	4b02      	ldr	r3, [pc, #8]	; (80c9c <sysclk_init+0x40>)
   80c94:	4798      	blx	r3
   80c96:	bd10      	pop	{r4, pc}
   80c98:	0501bd00 	.word	0x0501bd00
   80c9c:	200700a5 	.word	0x200700a5
   80ca0:	00081051 	.word	0x00081051
   80ca4:	000810a5 	.word	0x000810a5
   80ca8:	000810b5 	.word	0x000810b5
   80cac:	200d3f01 	.word	0x200d3f01
   80cb0:	400e0600 	.word	0x400e0600
   80cb4:	000810c5 	.word	0x000810c5
   80cb8:	00080fe9 	.word	0x00080fe9
   80cbc:	000811d9 	.word	0x000811d9

00080cc0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80cc0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80cc2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80cc6:	4b12      	ldr	r3, [pc, #72]	; (80d10 <board_init+0x50>)
   80cc8:	605a      	str	r2, [r3, #4]
   80cca:	200b      	movs	r0, #11
   80ccc:	4c11      	ldr	r4, [pc, #68]	; (80d14 <board_init+0x54>)
   80cce:	47a0      	blx	r4
   80cd0:	200c      	movs	r0, #12
   80cd2:	47a0      	blx	r4
   80cd4:	200d      	movs	r0, #13
   80cd6:	47a0      	blx	r4
   80cd8:	200e      	movs	r0, #14
   80cda:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80cdc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ce0:	203b      	movs	r0, #59	; 0x3b
   80ce2:	4c0d      	ldr	r4, [pc, #52]	; (80d18 <board_init+0x58>)
   80ce4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80ce6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80cea:	2055      	movs	r0, #85	; 0x55
   80cec:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80cee:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80cf2:	2056      	movs	r0, #86	; 0x56
   80cf4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80cf6:	4909      	ldr	r1, [pc, #36]	; (80d1c <board_init+0x5c>)
   80cf8:	2068      	movs	r0, #104	; 0x68
   80cfa:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80cfc:	4908      	ldr	r1, [pc, #32]	; (80d20 <board_init+0x60>)
   80cfe:	205c      	movs	r0, #92	; 0x5c
   80d00:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80d02:	4a08      	ldr	r2, [pc, #32]	; (80d24 <board_init+0x64>)
   80d04:	f44f 7140 	mov.w	r1, #768	; 0x300
   80d08:	4807      	ldr	r0, [pc, #28]	; (80d28 <board_init+0x68>)
   80d0a:	4b08      	ldr	r3, [pc, #32]	; (80d2c <board_init+0x6c>)
   80d0c:	4798      	blx	r3
   80d0e:	bd10      	pop	{r4, pc}
   80d10:	400e1a50 	.word	0x400e1a50
   80d14:	000810d5 	.word	0x000810d5
   80d18:	00080dd5 	.word	0x00080dd5
   80d1c:	28000079 	.word	0x28000079
   80d20:	28000001 	.word	0x28000001
   80d24:	08000001 	.word	0x08000001
   80d28:	400e0e00 	.word	0x400e0e00
   80d2c:	00080ea9 	.word	0x00080ea9

00080d30 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80d30:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80d32:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80d36:	d016      	beq.n	80d66 <pio_set_peripheral+0x36>
   80d38:	d804      	bhi.n	80d44 <pio_set_peripheral+0x14>
   80d3a:	b1c1      	cbz	r1, 80d6e <pio_set_peripheral+0x3e>
   80d3c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80d40:	d00a      	beq.n	80d58 <pio_set_peripheral+0x28>
   80d42:	e013      	b.n	80d6c <pio_set_peripheral+0x3c>
   80d44:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80d48:	d011      	beq.n	80d6e <pio_set_peripheral+0x3e>
   80d4a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80d4e:	d00e      	beq.n	80d6e <pio_set_peripheral+0x3e>
   80d50:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80d54:	d10a      	bne.n	80d6c <pio_set_peripheral+0x3c>
   80d56:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80d58:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80d5a:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80d5c:	400b      	ands	r3, r1
   80d5e:	ea23 0302 	bic.w	r3, r3, r2
   80d62:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80d64:	e002      	b.n	80d6c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80d66:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80d68:	4313      	orrs	r3, r2
   80d6a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80d6c:	6042      	str	r2, [r0, #4]
   80d6e:	4770      	bx	lr

00080d70 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80d70:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80d72:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80d76:	bf14      	ite	ne
   80d78:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80d7a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80d7c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80d80:	bf14      	ite	ne
   80d82:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80d84:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80d86:	f012 0f02 	tst.w	r2, #2
   80d8a:	d002      	beq.n	80d92 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80d8c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80d90:	e004      	b.n	80d9c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80d92:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80d96:	bf18      	it	ne
   80d98:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80d9c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80d9e:	6001      	str	r1, [r0, #0]
   80da0:	4770      	bx	lr
   80da2:	bf00      	nop

00080da4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80da4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80da6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80da8:	9c01      	ldr	r4, [sp, #4]
   80daa:	b10c      	cbz	r4, 80db0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80dac:	6641      	str	r1, [r0, #100]	; 0x64
   80dae:	e000      	b.n	80db2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80db0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80db2:	b10b      	cbz	r3, 80db8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80db4:	6501      	str	r1, [r0, #80]	; 0x50
   80db6:	e000      	b.n	80dba <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80db8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80dba:	b10a      	cbz	r2, 80dc0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80dbc:	6301      	str	r1, [r0, #48]	; 0x30
   80dbe:	e000      	b.n	80dc2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80dc0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80dc2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80dc4:	6001      	str	r1, [r0, #0]
}
   80dc6:	bc10      	pop	{r4}
   80dc8:	4770      	bx	lr
   80dca:	bf00      	nop

00080dcc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80dcc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80dce:	4770      	bx	lr

00080dd0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80dd0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80dd2:	4770      	bx	lr

00080dd4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80dd4:	b570      	push	{r4, r5, r6, lr}
   80dd6:	b082      	sub	sp, #8
   80dd8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80dda:	0943      	lsrs	r3, r0, #5
   80ddc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80de0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80de4:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80de6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80dea:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80dee:	d030      	beq.n	80e52 <pio_configure_pin+0x7e>
   80df0:	d806      	bhi.n	80e00 <pio_configure_pin+0x2c>
   80df2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80df6:	d00a      	beq.n	80e0e <pio_configure_pin+0x3a>
   80df8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80dfc:	d018      	beq.n	80e30 <pio_configure_pin+0x5c>
   80dfe:	e049      	b.n	80e94 <pio_configure_pin+0xc0>
   80e00:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80e04:	d030      	beq.n	80e68 <pio_configure_pin+0x94>
   80e06:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80e0a:	d02d      	beq.n	80e68 <pio_configure_pin+0x94>
   80e0c:	e042      	b.n	80e94 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80e0e:	f000 001f 	and.w	r0, r0, #31
   80e12:	2601      	movs	r6, #1
   80e14:	4086      	lsls	r6, r0
   80e16:	4632      	mov	r2, r6
   80e18:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80e1c:	4620      	mov	r0, r4
   80e1e:	4b1f      	ldr	r3, [pc, #124]	; (80e9c <pio_configure_pin+0xc8>)
   80e20:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80e22:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80e26:	bf14      	ite	ne
   80e28:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80e2a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80e2c:	2001      	movs	r0, #1
   80e2e:	e032      	b.n	80e96 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80e30:	f000 001f 	and.w	r0, r0, #31
   80e34:	2601      	movs	r6, #1
   80e36:	4086      	lsls	r6, r0
   80e38:	4632      	mov	r2, r6
   80e3a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80e3e:	4620      	mov	r0, r4
   80e40:	4b16      	ldr	r3, [pc, #88]	; (80e9c <pio_configure_pin+0xc8>)
   80e42:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80e44:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80e48:	bf14      	ite	ne
   80e4a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80e4c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80e4e:	2001      	movs	r0, #1
   80e50:	e021      	b.n	80e96 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80e52:	f000 011f 	and.w	r1, r0, #31
   80e56:	2601      	movs	r6, #1
   80e58:	462a      	mov	r2, r5
   80e5a:	fa06 f101 	lsl.w	r1, r6, r1
   80e5e:	4620      	mov	r0, r4
   80e60:	4b0f      	ldr	r3, [pc, #60]	; (80ea0 <pio_configure_pin+0xcc>)
   80e62:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80e64:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80e66:	e016      	b.n	80e96 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80e68:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   80e6c:	f000 011f 	and.w	r1, r0, #31
   80e70:	2601      	movs	r6, #1
   80e72:	ea05 0306 	and.w	r3, r5, r6
   80e76:	9300      	str	r3, [sp, #0]
   80e78:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80e7c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80e80:	bf14      	ite	ne
   80e82:	2200      	movne	r2, #0
   80e84:	2201      	moveq	r2, #1
   80e86:	fa06 f101 	lsl.w	r1, r6, r1
   80e8a:	4620      	mov	r0, r4
   80e8c:	4c05      	ldr	r4, [pc, #20]	; (80ea4 <pio_configure_pin+0xd0>)
   80e8e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80e90:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80e92:	e000      	b.n	80e96 <pio_configure_pin+0xc2>

	default:
		return 0;
   80e94:	2000      	movs	r0, #0
	}

	return 1;
}
   80e96:	b002      	add	sp, #8
   80e98:	bd70      	pop	{r4, r5, r6, pc}
   80e9a:	bf00      	nop
   80e9c:	00080d31 	.word	0x00080d31
   80ea0:	00080d71 	.word	0x00080d71
   80ea4:	00080da5 	.word	0x00080da5

00080ea8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80ea8:	b570      	push	{r4, r5, r6, lr}
   80eaa:	b082      	sub	sp, #8
   80eac:	4605      	mov	r5, r0
   80eae:	460e      	mov	r6, r1
   80eb0:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80eb2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80eb6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80eba:	d026      	beq.n	80f0a <pio_configure_pin_group+0x62>
   80ebc:	d806      	bhi.n	80ecc <pio_configure_pin_group+0x24>
   80ebe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80ec2:	d00a      	beq.n	80eda <pio_configure_pin_group+0x32>
   80ec4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80ec8:	d013      	beq.n	80ef2 <pio_configure_pin_group+0x4a>
   80eca:	e034      	b.n	80f36 <pio_configure_pin_group+0x8e>
   80ecc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80ed0:	d01f      	beq.n	80f12 <pio_configure_pin_group+0x6a>
   80ed2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80ed6:	d01c      	beq.n	80f12 <pio_configure_pin_group+0x6a>
   80ed8:	e02d      	b.n	80f36 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80eda:	460a      	mov	r2, r1
   80edc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80ee0:	4b16      	ldr	r3, [pc, #88]	; (80f3c <pio_configure_pin_group+0x94>)
   80ee2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80ee4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80ee8:	bf14      	ite	ne
   80eea:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80eec:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80eee:	2001      	movs	r0, #1
   80ef0:	e022      	b.n	80f38 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80ef2:	460a      	mov	r2, r1
   80ef4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80ef8:	4b10      	ldr	r3, [pc, #64]	; (80f3c <pio_configure_pin_group+0x94>)
   80efa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80efc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80f00:	bf14      	ite	ne
   80f02:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80f04:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80f06:	2001      	movs	r0, #1
   80f08:	e016      	b.n	80f38 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80f0a:	4b0d      	ldr	r3, [pc, #52]	; (80f40 <pio_configure_pin_group+0x98>)
   80f0c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80f0e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80f10:	e012      	b.n	80f38 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80f12:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   80f16:	f004 0301 	and.w	r3, r4, #1
   80f1a:	9300      	str	r3, [sp, #0]
   80f1c:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80f20:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80f24:	bf14      	ite	ne
   80f26:	2200      	movne	r2, #0
   80f28:	2201      	moveq	r2, #1
   80f2a:	4631      	mov	r1, r6
   80f2c:	4628      	mov	r0, r5
   80f2e:	4c05      	ldr	r4, [pc, #20]	; (80f44 <pio_configure_pin_group+0x9c>)
   80f30:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80f32:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80f34:	e000      	b.n	80f38 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80f36:	2000      	movs	r0, #0
	}

	return 1;
}
   80f38:	b002      	add	sp, #8
   80f3a:	bd70      	pop	{r4, r5, r6, pc}
   80f3c:	00080d31 	.word	0x00080d31
   80f40:	00080d71 	.word	0x00080d71
   80f44:	00080da5 	.word	0x00080da5

00080f48 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80f4c:	4604      	mov	r4, r0
   80f4e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80f50:	4b0e      	ldr	r3, [pc, #56]	; (80f8c <pio_handler_process+0x44>)
   80f52:	4798      	blx	r3
   80f54:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80f56:	4620      	mov	r0, r4
   80f58:	4b0d      	ldr	r3, [pc, #52]	; (80f90 <pio_handler_process+0x48>)
   80f5a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80f5c:	4005      	ands	r5, r0
   80f5e:	d013      	beq.n	80f88 <pio_handler_process+0x40>
   80f60:	4c0c      	ldr	r4, [pc, #48]	; (80f94 <pio_handler_process+0x4c>)
   80f62:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80f66:	6823      	ldr	r3, [r4, #0]
   80f68:	4543      	cmp	r3, r8
   80f6a:	d108      	bne.n	80f7e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80f6c:	6861      	ldr	r1, [r4, #4]
   80f6e:	4229      	tst	r1, r5
   80f70:	d005      	beq.n	80f7e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80f72:	68e3      	ldr	r3, [r4, #12]
   80f74:	4640      	mov	r0, r8
   80f76:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80f78:	6863      	ldr	r3, [r4, #4]
   80f7a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80f7e:	42b4      	cmp	r4, r6
   80f80:	d002      	beq.n	80f88 <pio_handler_process+0x40>
   80f82:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80f84:	2d00      	cmp	r5, #0
   80f86:	d1ee      	bne.n	80f66 <pio_handler_process+0x1e>
   80f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f8c:	00080dcd 	.word	0x00080dcd
   80f90:	00080dd1 	.word	0x00080dd1
   80f94:	20070aec 	.word	0x20070aec

00080f98 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80f98:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80f9a:	210b      	movs	r1, #11
   80f9c:	4801      	ldr	r0, [pc, #4]	; (80fa4 <PIOA_Handler+0xc>)
   80f9e:	4b02      	ldr	r3, [pc, #8]	; (80fa8 <PIOA_Handler+0x10>)
   80fa0:	4798      	blx	r3
   80fa2:	bd08      	pop	{r3, pc}
   80fa4:	400e0e00 	.word	0x400e0e00
   80fa8:	00080f49 	.word	0x00080f49

00080fac <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80fac:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80fae:	210c      	movs	r1, #12
   80fb0:	4801      	ldr	r0, [pc, #4]	; (80fb8 <PIOB_Handler+0xc>)
   80fb2:	4b02      	ldr	r3, [pc, #8]	; (80fbc <PIOB_Handler+0x10>)
   80fb4:	4798      	blx	r3
   80fb6:	bd08      	pop	{r3, pc}
   80fb8:	400e1000 	.word	0x400e1000
   80fbc:	00080f49 	.word	0x00080f49

00080fc0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80fc0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80fc2:	210d      	movs	r1, #13
   80fc4:	4801      	ldr	r0, [pc, #4]	; (80fcc <PIOC_Handler+0xc>)
   80fc6:	4b02      	ldr	r3, [pc, #8]	; (80fd0 <PIOC_Handler+0x10>)
   80fc8:	4798      	blx	r3
   80fca:	bd08      	pop	{r3, pc}
   80fcc:	400e1200 	.word	0x400e1200
   80fd0:	00080f49 	.word	0x00080f49

00080fd4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80fd4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80fd6:	210e      	movs	r1, #14
   80fd8:	4801      	ldr	r0, [pc, #4]	; (80fe0 <PIOD_Handler+0xc>)
   80fda:	4b02      	ldr	r3, [pc, #8]	; (80fe4 <PIOD_Handler+0x10>)
   80fdc:	4798      	blx	r3
   80fde:	bd08      	pop	{r3, pc}
   80fe0:	400e1400 	.word	0x400e1400
   80fe4:	00080f49 	.word	0x00080f49

00080fe8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80fe8:	4a18      	ldr	r2, [pc, #96]	; (8104c <pmc_switch_mck_to_pllack+0x64>)
   80fea:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80ff0:	4318      	orrs	r0, r3
   80ff2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ff4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80ff6:	f013 0f08 	tst.w	r3, #8
   80ffa:	d003      	beq.n	81004 <pmc_switch_mck_to_pllack+0x1c>
   80ffc:	e009      	b.n	81012 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80ffe:	3b01      	subs	r3, #1
   81000:	d103      	bne.n	8100a <pmc_switch_mck_to_pllack+0x22>
   81002:	e01e      	b.n	81042 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81004:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81008:	4910      	ldr	r1, [pc, #64]	; (8104c <pmc_switch_mck_to_pllack+0x64>)
   8100a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8100c:	f012 0f08 	tst.w	r2, #8
   81010:	d0f5      	beq.n	80ffe <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81012:	4a0e      	ldr	r2, [pc, #56]	; (8104c <pmc_switch_mck_to_pllack+0x64>)
   81014:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81016:	f023 0303 	bic.w	r3, r3, #3
   8101a:	f043 0302 	orr.w	r3, r3, #2
   8101e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81020:	6e90      	ldr	r0, [r2, #104]	; 0x68
   81022:	f010 0008 	ands.w	r0, r0, #8
   81026:	d004      	beq.n	81032 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81028:	2000      	movs	r0, #0
   8102a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   8102c:	3b01      	subs	r3, #1
   8102e:	d103      	bne.n	81038 <pmc_switch_mck_to_pllack+0x50>
   81030:	e009      	b.n	81046 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81032:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81036:	4905      	ldr	r1, [pc, #20]	; (8104c <pmc_switch_mck_to_pllack+0x64>)
   81038:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8103a:	f012 0f08 	tst.w	r2, #8
   8103e:	d0f5      	beq.n	8102c <pmc_switch_mck_to_pllack+0x44>
   81040:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81042:	2001      	movs	r0, #1
   81044:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81046:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   81048:	4770      	bx	lr
   8104a:	bf00      	nop
   8104c:	400e0600 	.word	0x400e0600

00081050 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81050:	b138      	cbz	r0, 81062 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81052:	4911      	ldr	r1, [pc, #68]	; (81098 <pmc_switch_mainck_to_xtal+0x48>)
   81054:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   81056:	4a11      	ldr	r2, [pc, #68]	; (8109c <pmc_switch_mainck_to_xtal+0x4c>)
   81058:	401a      	ands	r2, r3
   8105a:	4b11      	ldr	r3, [pc, #68]	; (810a0 <pmc_switch_mainck_to_xtal+0x50>)
   8105c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8105e:	620b      	str	r3, [r1, #32]
   81060:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81062:	480d      	ldr	r0, [pc, #52]	; (81098 <pmc_switch_mainck_to_xtal+0x48>)
   81064:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   81066:	0209      	lsls	r1, r1, #8
   81068:	b289      	uxth	r1, r1
   8106a:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   8106e:	f023 0303 	bic.w	r3, r3, #3
   81072:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81076:	f043 0301 	orr.w	r3, r3, #1
   8107a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8107c:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8107e:	4602      	mov	r2, r0
   81080:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81082:	f013 0f01 	tst.w	r3, #1
   81086:	d0fb      	beq.n	81080 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81088:	4a03      	ldr	r2, [pc, #12]	; (81098 <pmc_switch_mainck_to_xtal+0x48>)
   8108a:	6a13      	ldr	r3, [r2, #32]
   8108c:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81094:	6213      	str	r3, [r2, #32]
   81096:	4770      	bx	lr
   81098:	400e0600 	.word	0x400e0600
   8109c:	fec8fffc 	.word	0xfec8fffc
   810a0:	01370002 	.word	0x01370002

000810a4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   810a4:	4b02      	ldr	r3, [pc, #8]	; (810b0 <pmc_osc_is_ready_mainck+0xc>)
   810a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   810a8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   810ac:	4770      	bx	lr
   810ae:	bf00      	nop
   810b0:	400e0600 	.word	0x400e0600

000810b4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   810b4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   810b8:	4b01      	ldr	r3, [pc, #4]	; (810c0 <pmc_disable_pllack+0xc>)
   810ba:	629a      	str	r2, [r3, #40]	; 0x28
   810bc:	4770      	bx	lr
   810be:	bf00      	nop
   810c0:	400e0600 	.word	0x400e0600

000810c4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   810c4:	4b02      	ldr	r3, [pc, #8]	; (810d0 <pmc_is_locked_pllack+0xc>)
   810c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   810c8:	f000 0002 	and.w	r0, r0, #2
   810cc:	4770      	bx	lr
   810ce:	bf00      	nop
   810d0:	400e0600 	.word	0x400e0600

000810d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   810d4:	282c      	cmp	r0, #44	; 0x2c
   810d6:	d81e      	bhi.n	81116 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   810d8:	281f      	cmp	r0, #31
   810da:	d80c      	bhi.n	810f6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   810dc:	4b11      	ldr	r3, [pc, #68]	; (81124 <pmc_enable_periph_clk+0x50>)
   810de:	699a      	ldr	r2, [r3, #24]
   810e0:	2301      	movs	r3, #1
   810e2:	4083      	lsls	r3, r0
   810e4:	4393      	bics	r3, r2
   810e6:	d018      	beq.n	8111a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   810e8:	2301      	movs	r3, #1
   810ea:	fa03 f000 	lsl.w	r0, r3, r0
   810ee:	4b0d      	ldr	r3, [pc, #52]	; (81124 <pmc_enable_periph_clk+0x50>)
   810f0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   810f2:	2000      	movs	r0, #0
   810f4:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   810f6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   810f8:	4b0a      	ldr	r3, [pc, #40]	; (81124 <pmc_enable_periph_clk+0x50>)
   810fa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   810fe:	2301      	movs	r3, #1
   81100:	4083      	lsls	r3, r0
   81102:	4393      	bics	r3, r2
   81104:	d00b      	beq.n	8111e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   81106:	2301      	movs	r3, #1
   81108:	fa03 f000 	lsl.w	r0, r3, r0
   8110c:	4b05      	ldr	r3, [pc, #20]	; (81124 <pmc_enable_periph_clk+0x50>)
   8110e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81112:	2000      	movs	r0, #0
   81114:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   81116:	2001      	movs	r0, #1
   81118:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8111a:	2000      	movs	r0, #0
   8111c:	4770      	bx	lr
   8111e:	2000      	movs	r0, #0
}
   81120:	4770      	bx	lr
   81122:	bf00      	nop
   81124:	400e0600 	.word	0x400e0600

00081128 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81128:	e7fe      	b.n	81128 <Dummy_Handler>
   8112a:	bf00      	nop

0008112c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8112c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8112e:	4b1e      	ldr	r3, [pc, #120]	; (811a8 <Reset_Handler+0x7c>)
   81130:	4a1e      	ldr	r2, [pc, #120]	; (811ac <Reset_Handler+0x80>)
   81132:	429a      	cmp	r2, r3
   81134:	d003      	beq.n	8113e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   81136:	4b1e      	ldr	r3, [pc, #120]	; (811b0 <Reset_Handler+0x84>)
   81138:	4a1b      	ldr	r2, [pc, #108]	; (811a8 <Reset_Handler+0x7c>)
   8113a:	429a      	cmp	r2, r3
   8113c:	d304      	bcc.n	81148 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8113e:	4b1d      	ldr	r3, [pc, #116]	; (811b4 <Reset_Handler+0x88>)
   81140:	4a1d      	ldr	r2, [pc, #116]	; (811b8 <Reset_Handler+0x8c>)
   81142:	429a      	cmp	r2, r3
   81144:	d30f      	bcc.n	81166 <Reset_Handler+0x3a>
   81146:	e01a      	b.n	8117e <Reset_Handler+0x52>
   81148:	4917      	ldr	r1, [pc, #92]	; (811a8 <Reset_Handler+0x7c>)
   8114a:	4b1c      	ldr	r3, [pc, #112]	; (811bc <Reset_Handler+0x90>)
   8114c:	1a5b      	subs	r3, r3, r1
   8114e:	f023 0303 	bic.w	r3, r3, #3
   81152:	3304      	adds	r3, #4
   81154:	4a15      	ldr	r2, [pc, #84]	; (811ac <Reset_Handler+0x80>)
   81156:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   81158:	f852 0b04 	ldr.w	r0, [r2], #4
   8115c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81160:	429a      	cmp	r2, r3
   81162:	d1f9      	bne.n	81158 <Reset_Handler+0x2c>
   81164:	e7eb      	b.n	8113e <Reset_Handler+0x12>
   81166:	4b16      	ldr	r3, [pc, #88]	; (811c0 <Reset_Handler+0x94>)
   81168:	4a16      	ldr	r2, [pc, #88]	; (811c4 <Reset_Handler+0x98>)
   8116a:	1ad2      	subs	r2, r2, r3
   8116c:	f022 0203 	bic.w	r2, r2, #3
   81170:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81172:	3b04      	subs	r3, #4
		*pDest++ = 0;
   81174:	2100      	movs	r1, #0
   81176:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8117a:	4293      	cmp	r3, r2
   8117c:	d1fb      	bne.n	81176 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8117e:	4b12      	ldr	r3, [pc, #72]	; (811c8 <Reset_Handler+0x9c>)
   81180:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   81184:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   81188:	4910      	ldr	r1, [pc, #64]	; (811cc <Reset_Handler+0xa0>)
   8118a:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8118c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81190:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81194:	d203      	bcs.n	8119e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81196:	688b      	ldr	r3, [r1, #8]
   81198:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   8119c:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8119e:	4b0c      	ldr	r3, [pc, #48]	; (811d0 <Reset_Handler+0xa4>)
   811a0:	4798      	blx	r3

	/* Branch to main function */
	main();
   811a2:	4b0c      	ldr	r3, [pc, #48]	; (811d4 <Reset_Handler+0xa8>)
   811a4:	4798      	blx	r3
   811a6:	e7fe      	b.n	811a6 <Reset_Handler+0x7a>
   811a8:	20070000 	.word	0x20070000
   811ac:	000854b8 	.word	0x000854b8
   811b0:	200709a4 	.word	0x200709a4
   811b4:	20070bb0 	.word	0x20070bb0
   811b8:	200709a4 	.word	0x200709a4
   811bc:	200709a3 	.word	0x200709a3
   811c0:	200709a8 	.word	0x200709a8
   811c4:	20070bb3 	.word	0x20070bb3
   811c8:	00080000 	.word	0x00080000
   811cc:	e000ed00 	.word	0xe000ed00
   811d0:	00082341 	.word	0x00082341
   811d4:	00081345 	.word	0x00081345

000811d8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   811d8:	4b3e      	ldr	r3, [pc, #248]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   811da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   811dc:	f003 0303 	and.w	r3, r3, #3
   811e0:	2b03      	cmp	r3, #3
   811e2:	d85f      	bhi.n	812a4 <SystemCoreClockUpdate+0xcc>
   811e4:	e8df f003 	tbb	[pc, r3]
   811e8:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   811ec:	4b3a      	ldr	r3, [pc, #232]	; (812d8 <SystemCoreClockUpdate+0x100>)
   811ee:	695b      	ldr	r3, [r3, #20]
   811f0:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   811f4:	bf14      	ite	ne
   811f6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   811fa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   811fe:	4b37      	ldr	r3, [pc, #220]	; (812dc <SystemCoreClockUpdate+0x104>)
   81200:	601a      	str	r2, [r3, #0]
   81202:	e04f      	b.n	812a4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81204:	4b33      	ldr	r3, [pc, #204]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   81206:	6a1b      	ldr	r3, [r3, #32]
   81208:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8120c:	d003      	beq.n	81216 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8120e:	4a34      	ldr	r2, [pc, #208]	; (812e0 <SystemCoreClockUpdate+0x108>)
   81210:	4b32      	ldr	r3, [pc, #200]	; (812dc <SystemCoreClockUpdate+0x104>)
   81212:	601a      	str	r2, [r3, #0]
   81214:	e046      	b.n	812a4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81216:	4a33      	ldr	r2, [pc, #204]	; (812e4 <SystemCoreClockUpdate+0x10c>)
   81218:	4b30      	ldr	r3, [pc, #192]	; (812dc <SystemCoreClockUpdate+0x104>)
   8121a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8121c:	4b2d      	ldr	r3, [pc, #180]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   8121e:	6a1b      	ldr	r3, [r3, #32]
   81220:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81224:	2b10      	cmp	r3, #16
   81226:	d002      	beq.n	8122e <SystemCoreClockUpdate+0x56>
   81228:	2b20      	cmp	r3, #32
   8122a:	d004      	beq.n	81236 <SystemCoreClockUpdate+0x5e>
   8122c:	e03a      	b.n	812a4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8122e:	4a2e      	ldr	r2, [pc, #184]	; (812e8 <SystemCoreClockUpdate+0x110>)
   81230:	4b2a      	ldr	r3, [pc, #168]	; (812dc <SystemCoreClockUpdate+0x104>)
   81232:	601a      	str	r2, [r3, #0]
				break;
   81234:	e036      	b.n	812a4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81236:	4a2a      	ldr	r2, [pc, #168]	; (812e0 <SystemCoreClockUpdate+0x108>)
   81238:	4b28      	ldr	r3, [pc, #160]	; (812dc <SystemCoreClockUpdate+0x104>)
   8123a:	601a      	str	r2, [r3, #0]
				break;
   8123c:	e032      	b.n	812a4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8123e:	4b25      	ldr	r3, [pc, #148]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   81240:	6a1b      	ldr	r3, [r3, #32]
   81242:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81246:	d003      	beq.n	81250 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81248:	4a25      	ldr	r2, [pc, #148]	; (812e0 <SystemCoreClockUpdate+0x108>)
   8124a:	4b24      	ldr	r3, [pc, #144]	; (812dc <SystemCoreClockUpdate+0x104>)
   8124c:	601a      	str	r2, [r3, #0]
   8124e:	e012      	b.n	81276 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81250:	4a24      	ldr	r2, [pc, #144]	; (812e4 <SystemCoreClockUpdate+0x10c>)
   81252:	4b22      	ldr	r3, [pc, #136]	; (812dc <SystemCoreClockUpdate+0x104>)
   81254:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81256:	4b1f      	ldr	r3, [pc, #124]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   81258:	6a1b      	ldr	r3, [r3, #32]
   8125a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8125e:	2b10      	cmp	r3, #16
   81260:	d002      	beq.n	81268 <SystemCoreClockUpdate+0x90>
   81262:	2b20      	cmp	r3, #32
   81264:	d004      	beq.n	81270 <SystemCoreClockUpdate+0x98>
   81266:	e006      	b.n	81276 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81268:	4a1f      	ldr	r2, [pc, #124]	; (812e8 <SystemCoreClockUpdate+0x110>)
   8126a:	4b1c      	ldr	r3, [pc, #112]	; (812dc <SystemCoreClockUpdate+0x104>)
   8126c:	601a      	str	r2, [r3, #0]
				break;
   8126e:	e002      	b.n	81276 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81270:	4a1b      	ldr	r2, [pc, #108]	; (812e0 <SystemCoreClockUpdate+0x108>)
   81272:	4b1a      	ldr	r3, [pc, #104]	; (812dc <SystemCoreClockUpdate+0x104>)
   81274:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81276:	4b17      	ldr	r3, [pc, #92]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   81278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8127a:	f003 0303 	and.w	r3, r3, #3
   8127e:	2b02      	cmp	r3, #2
   81280:	d10d      	bne.n	8129e <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81282:	4a14      	ldr	r2, [pc, #80]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   81284:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81286:	6a92      	ldr	r2, [r2, #40]	; 0x28
   81288:	4814      	ldr	r0, [pc, #80]	; (812dc <SystemCoreClockUpdate+0x104>)
   8128a:	f3c3 410a 	ubfx	r1, r3, #16, #11
   8128e:	6803      	ldr	r3, [r0, #0]
   81290:	fb01 3303 	mla	r3, r1, r3, r3
   81294:	b2d2      	uxtb	r2, r2
   81296:	fbb3 f3f2 	udiv	r3, r3, r2
   8129a:	6003      	str	r3, [r0, #0]
   8129c:	e002      	b.n	812a4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8129e:	4a13      	ldr	r2, [pc, #76]	; (812ec <SystemCoreClockUpdate+0x114>)
   812a0:	4b0e      	ldr	r3, [pc, #56]	; (812dc <SystemCoreClockUpdate+0x104>)
   812a2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   812a4:	4b0b      	ldr	r3, [pc, #44]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   812a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   812a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   812ac:	2b70      	cmp	r3, #112	; 0x70
   812ae:	d107      	bne.n	812c0 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   812b0:	4a0a      	ldr	r2, [pc, #40]	; (812dc <SystemCoreClockUpdate+0x104>)
   812b2:	6813      	ldr	r3, [r2, #0]
   812b4:	490e      	ldr	r1, [pc, #56]	; (812f0 <SystemCoreClockUpdate+0x118>)
   812b6:	fba1 1303 	umull	r1, r3, r1, r3
   812ba:	085b      	lsrs	r3, r3, #1
   812bc:	6013      	str	r3, [r2, #0]
   812be:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   812c0:	4b04      	ldr	r3, [pc, #16]	; (812d4 <SystemCoreClockUpdate+0xfc>)
   812c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   812c4:	4905      	ldr	r1, [pc, #20]	; (812dc <SystemCoreClockUpdate+0x104>)
   812c6:	f3c3 1202 	ubfx	r2, r3, #4, #3
   812ca:	680b      	ldr	r3, [r1, #0]
   812cc:	40d3      	lsrs	r3, r2
   812ce:	600b      	str	r3, [r1, #0]
   812d0:	4770      	bx	lr
   812d2:	bf00      	nop
   812d4:	400e0600 	.word	0x400e0600
   812d8:	400e1a10 	.word	0x400e1a10
   812dc:	20070134 	.word	0x20070134
   812e0:	00b71b00 	.word	0x00b71b00
   812e4:	003d0900 	.word	0x003d0900
   812e8:	007a1200 	.word	0x007a1200
   812ec:	0e4e1c00 	.word	0x0e4e1c00
   812f0:	aaaaaaab 	.word	0xaaaaaaab

000812f4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   812f4:	4b09      	ldr	r3, [pc, #36]	; (8131c <_sbrk+0x28>)
   812f6:	681b      	ldr	r3, [r3, #0]
   812f8:	b913      	cbnz	r3, 81300 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   812fa:	4a09      	ldr	r2, [pc, #36]	; (81320 <_sbrk+0x2c>)
   812fc:	4b07      	ldr	r3, [pc, #28]	; (8131c <_sbrk+0x28>)
   812fe:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81300:	4b06      	ldr	r3, [pc, #24]	; (8131c <_sbrk+0x28>)
   81302:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81304:	181a      	adds	r2, r3, r0
   81306:	4907      	ldr	r1, [pc, #28]	; (81324 <_sbrk+0x30>)
   81308:	4291      	cmp	r1, r2
   8130a:	db04      	blt.n	81316 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   8130c:	4610      	mov	r0, r2
   8130e:	4a03      	ldr	r2, [pc, #12]	; (8131c <_sbrk+0x28>)
   81310:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81312:	4618      	mov	r0, r3
   81314:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   81316:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   8131a:	4770      	bx	lr
   8131c:	20070b5c 	.word	0x20070b5c
   81320:	20072bb0 	.word	0x20072bb0
   81324:	20087ffc 	.word	0x20087ffc

00081328 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81328:	f04f 30ff 	mov.w	r0, #4294967295
   8132c:	4770      	bx	lr
   8132e:	bf00      	nop

00081330 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81330:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81334:	604b      	str	r3, [r1, #4]

	return 0;
}
   81336:	2000      	movs	r0, #0
   81338:	4770      	bx	lr
   8133a:	bf00      	nop

0008133c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   8133c:	2001      	movs	r0, #1
   8133e:	4770      	bx	lr

00081340 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81340:	2000      	movs	r0, #0
   81342:	4770      	bx	lr

00081344 <main>:
float newAngle = 0.0;
float angle = 0.0;


int main (void)
{
   81344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81348:	b082      	sub	sp, #8
	i++;
   8134a:	4a1a      	ldr	r2, [pc, #104]	; (813b4 <main+0x70>)
   8134c:	6813      	ldr	r3, [r2, #0]
   8134e:	3301      	adds	r3, #1
   81350:	6013      	str	r3, [r2, #0]
	/* Initialize the SAM system */
	sysclk_init();
   81352:	4b19      	ldr	r3, [pc, #100]	; (813b8 <main+0x74>)
   81354:	4798      	blx	r3
	board_init();
   81356:	4b19      	ldr	r3, [pc, #100]	; (813bc <main+0x78>)
   81358:	4798      	blx	r3
	
	delayInit();
   8135a:	4b19      	ldr	r3, [pc, #100]	; (813c0 <main+0x7c>)
   8135c:	4798      	blx	r3
	//char buffer [34];
	//itoa(sysclk_get_cpu_hz(), buffer, 10);
	//puts(buffer);
	
	/* Configure the console uart for debug information */
	configureConsole();
   8135e:	4b19      	ldr	r3, [pc, #100]	; (813c4 <main+0x80>)
   81360:	4798      	blx	r3
	printf("\n--------------------------------\n");
	oldAngle = angle;*/
	
	//----------Test för specialfall----------
	float dist = 0.0;
	dist = distanceCalculation(2,2,-2,2);
   81362:	2302      	movs	r3, #2
   81364:	22fe      	movs	r2, #254	; 0xfe
   81366:	4619      	mov	r1, r3
   81368:	4618      	mov	r0, r3
   8136a:	4c17      	ldr	r4, [pc, #92]	; (813c8 <main+0x84>)
   8136c:	47a0      	blx	r4
	printInt(dist);
   8136e:	4e17      	ldr	r6, [pc, #92]	; (813cc <main+0x88>)
   81370:	47b0      	blx	r6
   81372:	4d17      	ldr	r5, [pc, #92]	; (813d0 <main+0x8c>)
   81374:	47a8      	blx	r5
   81376:	4c17      	ldr	r4, [pc, #92]	; (813d4 <main+0x90>)
   81378:	47a0      	blx	r4
	angle = degreeCalculation(-2,2,2,2);
   8137a:	2302      	movs	r3, #2
   8137c:	461a      	mov	r2, r3
   8137e:	4619      	mov	r1, r3
   81380:	20fe      	movs	r0, #254	; 0xfe
   81382:	4f15      	ldr	r7, [pc, #84]	; (813d8 <main+0x94>)
   81384:	47b8      	blx	r7
   81386:	47b0      	blx	r6
   81388:	4f14      	ldr	r7, [pc, #80]	; (813dc <main+0x98>)
   8138a:	6038      	str	r0, [r7, #0]
	printInt(angle);
   8138c:	47a8      	blx	r5
   8138e:	47a0      	blx	r4
	angle = correctionAngleCalculation(2,2,2,2,oldAngle);
   81390:	4b13      	ldr	r3, [pc, #76]	; (813e0 <main+0x9c>)
   81392:	6818      	ldr	r0, [r3, #0]
   81394:	4b13      	ldr	r3, [pc, #76]	; (813e4 <main+0xa0>)
   81396:	4798      	blx	r3
   81398:	e9cd 0100 	strd	r0, r1, [sp]
   8139c:	2302      	movs	r3, #2
   8139e:	461a      	mov	r2, r3
   813a0:	4619      	mov	r1, r3
   813a2:	4618      	mov	r0, r3
   813a4:	f8df 8040 	ldr.w	r8, [pc, #64]	; 813e8 <main+0xa4>
   813a8:	47c0      	blx	r8
   813aa:	47b0      	blx	r6
   813ac:	6038      	str	r0, [r7, #0]
	printInt(angle);
   813ae:	47a8      	blx	r5
   813b0:	47a0      	blx	r4
   813b2:	e7fe      	b.n	813b2 <main+0x6e>
   813b4:	20070b60 	.word	0x20070b60
   813b8:	00080c5d 	.word	0x00080c5d
   813bc:	00080cc1 	.word	0x00080cc1
   813c0:	00080791 	.word	0x00080791
   813c4:	000806dd 	.word	0x000806dd
   813c8:	0008021d 	.word	0x0008021d
   813cc:	00082249 	.word	0x00082249
   813d0:	000822e9 	.word	0x000822e9
   813d4:	00080771 	.word	0x00080771
   813d8:	00080279 	.word	0x00080279
   813dc:	20070b68 	.word	0x20070b68
   813e0:	20070b64 	.word	0x20070b64
   813e4:	00081c41 	.word	0x00081c41
   813e8:	00080515 	.word	0x00080515
   813ec:	00000000 	.word	0x00000000

000813f0 <atan>:
   813f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   813f4:	4bc0      	ldr	r3, [pc, #768]	; (816f8 <atan+0x308>)
   813f6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   813fa:	429e      	cmp	r6, r3
   813fc:	460d      	mov	r5, r1
   813fe:	468a      	mov	sl, r1
   81400:	4604      	mov	r4, r0
   81402:	dd0f      	ble.n	81424 <atan+0x34>
   81404:	4bbd      	ldr	r3, [pc, #756]	; (816fc <atan+0x30c>)
   81406:	429e      	cmp	r6, r3
   81408:	f300 80b2 	bgt.w	81570 <atan+0x180>
   8140c:	f000 80ad 	beq.w	8156a <atan+0x17a>
   81410:	4bbb      	ldr	r3, [pc, #748]	; (81700 <atan+0x310>)
   81412:	49bc      	ldr	r1, [pc, #752]	; (81704 <atan+0x314>)
   81414:	4cbc      	ldr	r4, [pc, #752]	; (81708 <atan+0x318>)
   81416:	f1ba 0f00 	cmp.w	sl, #0
   8141a:	bfc8      	it	gt
   8141c:	4619      	movgt	r1, r3
   8141e:	4620      	mov	r0, r4
   81420:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81424:	4bb9      	ldr	r3, [pc, #740]	; (8170c <atan+0x31c>)
   81426:	429e      	cmp	r6, r3
   81428:	f300 80bc 	bgt.w	815a4 <atan+0x1b4>
   8142c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   81430:	429e      	cmp	r6, r3
   81432:	f340 80a7 	ble.w	81584 <atan+0x194>
   81436:	f04f 3bff 	mov.w	fp, #4294967295
   8143a:	4622      	mov	r2, r4
   8143c:	462b      	mov	r3, r5
   8143e:	4620      	mov	r0, r4
   81440:	4629      	mov	r1, r5
   81442:	f000 fc51 	bl	81ce8 <__aeabi_dmul>
   81446:	4602      	mov	r2, r0
   81448:	460b      	mov	r3, r1
   8144a:	4680      	mov	r8, r0
   8144c:	4689      	mov	r9, r1
   8144e:	f000 fc4b 	bl	81ce8 <__aeabi_dmul>
   81452:	a391      	add	r3, pc, #580	; (adr r3, 81698 <atan+0x2a8>)
   81454:	e9d3 2300 	ldrd	r2, r3, [r3]
   81458:	4606      	mov	r6, r0
   8145a:	460f      	mov	r7, r1
   8145c:	f000 fc44 	bl	81ce8 <__aeabi_dmul>
   81460:	a38f      	add	r3, pc, #572	; (adr r3, 816a0 <atan+0x2b0>)
   81462:	e9d3 2300 	ldrd	r2, r3, [r3]
   81466:	f000 fa8d 	bl	81984 <__adddf3>
   8146a:	4632      	mov	r2, r6
   8146c:	463b      	mov	r3, r7
   8146e:	f000 fc3b 	bl	81ce8 <__aeabi_dmul>
   81472:	a38d      	add	r3, pc, #564	; (adr r3, 816a8 <atan+0x2b8>)
   81474:	e9d3 2300 	ldrd	r2, r3, [r3]
   81478:	f000 fa84 	bl	81984 <__adddf3>
   8147c:	4632      	mov	r2, r6
   8147e:	463b      	mov	r3, r7
   81480:	f000 fc32 	bl	81ce8 <__aeabi_dmul>
   81484:	a38a      	add	r3, pc, #552	; (adr r3, 816b0 <atan+0x2c0>)
   81486:	e9d3 2300 	ldrd	r2, r3, [r3]
   8148a:	f000 fa7b 	bl	81984 <__adddf3>
   8148e:	4632      	mov	r2, r6
   81490:	463b      	mov	r3, r7
   81492:	f000 fc29 	bl	81ce8 <__aeabi_dmul>
   81496:	a388      	add	r3, pc, #544	; (adr r3, 816b8 <atan+0x2c8>)
   81498:	e9d3 2300 	ldrd	r2, r3, [r3]
   8149c:	f000 fa72 	bl	81984 <__adddf3>
   814a0:	4632      	mov	r2, r6
   814a2:	463b      	mov	r3, r7
   814a4:	f000 fc20 	bl	81ce8 <__aeabi_dmul>
   814a8:	a385      	add	r3, pc, #532	; (adr r3, 816c0 <atan+0x2d0>)
   814aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   814ae:	f000 fa69 	bl	81984 <__adddf3>
   814b2:	4642      	mov	r2, r8
   814b4:	464b      	mov	r3, r9
   814b6:	f000 fc17 	bl	81ce8 <__aeabi_dmul>
   814ba:	a383      	add	r3, pc, #524	; (adr r3, 816c8 <atan+0x2d8>)
   814bc:	e9d3 2300 	ldrd	r2, r3, [r3]
   814c0:	4680      	mov	r8, r0
   814c2:	4689      	mov	r9, r1
   814c4:	4630      	mov	r0, r6
   814c6:	4639      	mov	r1, r7
   814c8:	f000 fc0e 	bl	81ce8 <__aeabi_dmul>
   814cc:	a380      	add	r3, pc, #512	; (adr r3, 816d0 <atan+0x2e0>)
   814ce:	e9d3 2300 	ldrd	r2, r3, [r3]
   814d2:	f000 fa55 	bl	81980 <__aeabi_dsub>
   814d6:	4632      	mov	r2, r6
   814d8:	463b      	mov	r3, r7
   814da:	f000 fc05 	bl	81ce8 <__aeabi_dmul>
   814de:	a37e      	add	r3, pc, #504	; (adr r3, 816d8 <atan+0x2e8>)
   814e0:	e9d3 2300 	ldrd	r2, r3, [r3]
   814e4:	f000 fa4c 	bl	81980 <__aeabi_dsub>
   814e8:	4632      	mov	r2, r6
   814ea:	463b      	mov	r3, r7
   814ec:	f000 fbfc 	bl	81ce8 <__aeabi_dmul>
   814f0:	a37b      	add	r3, pc, #492	; (adr r3, 816e0 <atan+0x2f0>)
   814f2:	e9d3 2300 	ldrd	r2, r3, [r3]
   814f6:	f000 fa43 	bl	81980 <__aeabi_dsub>
   814fa:	4632      	mov	r2, r6
   814fc:	463b      	mov	r3, r7
   814fe:	f000 fbf3 	bl	81ce8 <__aeabi_dmul>
   81502:	a379      	add	r3, pc, #484	; (adr r3, 816e8 <atan+0x2f8>)
   81504:	e9d3 2300 	ldrd	r2, r3, [r3]
   81508:	f000 fa3a 	bl	81980 <__aeabi_dsub>
   8150c:	4632      	mov	r2, r6
   8150e:	463b      	mov	r3, r7
   81510:	f000 fbea 	bl	81ce8 <__aeabi_dmul>
   81514:	f1bb 3fff 	cmp.w	fp, #4294967295
   81518:	4602      	mov	r2, r0
   8151a:	460b      	mov	r3, r1
   8151c:	d069      	beq.n	815f2 <atan+0x202>
   8151e:	4640      	mov	r0, r8
   81520:	4649      	mov	r1, r9
   81522:	f000 fa2f 	bl	81984 <__adddf3>
   81526:	4622      	mov	r2, r4
   81528:	462b      	mov	r3, r5
   8152a:	f000 fbdd 	bl	81ce8 <__aeabi_dmul>
   8152e:	4e78      	ldr	r6, [pc, #480]	; (81710 <atan+0x320>)
   81530:	4b78      	ldr	r3, [pc, #480]	; (81714 <atan+0x324>)
   81532:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
   81536:	445e      	add	r6, fp
   81538:	449b      	add	fp, r3
   8153a:	e9db 2300 	ldrd	r2, r3, [fp]
   8153e:	f000 fa1f 	bl	81980 <__aeabi_dsub>
   81542:	4622      	mov	r2, r4
   81544:	462b      	mov	r3, r5
   81546:	f000 fa1b 	bl	81980 <__aeabi_dsub>
   8154a:	4602      	mov	r2, r0
   8154c:	460b      	mov	r3, r1
   8154e:	e9d6 0100 	ldrd	r0, r1, [r6]
   81552:	f000 fa15 	bl	81980 <__aeabi_dsub>
   81556:	f1ba 0f00 	cmp.w	sl, #0
   8155a:	4604      	mov	r4, r0
   8155c:	f6bf af5f 	bge.w	8141e <atan+0x2e>
   81560:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   81564:	4620      	mov	r0, r4
   81566:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8156a:	2800      	cmp	r0, #0
   8156c:	f43f af50 	beq.w	81410 <atan+0x20>
   81570:	4622      	mov	r2, r4
   81572:	4620      	mov	r0, r4
   81574:	462b      	mov	r3, r5
   81576:	4629      	mov	r1, r5
   81578:	f000 fa04 	bl	81984 <__adddf3>
   8157c:	4604      	mov	r4, r0
   8157e:	4620      	mov	r0, r4
   81580:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81584:	a35a      	add	r3, pc, #360	; (adr r3, 816f0 <atan+0x300>)
   81586:	e9d3 2300 	ldrd	r2, r3, [r3]
   8158a:	f000 f9fb 	bl	81984 <__adddf3>
   8158e:	2200      	movs	r2, #0
   81590:	4b61      	ldr	r3, [pc, #388]	; (81718 <atan+0x328>)
   81592:	f000 fe39 	bl	82208 <__aeabi_dcmpgt>
   81596:	2800      	cmp	r0, #0
   81598:	f43f af4d 	beq.w	81436 <atan+0x46>
   8159c:	4629      	mov	r1, r5
   8159e:	4620      	mov	r0, r4
   815a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815a4:	f000 f8c2 	bl	8172c <fabs>
   815a8:	4b5c      	ldr	r3, [pc, #368]	; (8171c <atan+0x32c>)
   815aa:	4604      	mov	r4, r0
   815ac:	429e      	cmp	r6, r3
   815ae:	460d      	mov	r5, r1
   815b0:	dc2f      	bgt.n	81612 <atan+0x222>
   815b2:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   815b6:	429e      	cmp	r6, r3
   815b8:	dc54      	bgt.n	81664 <atan+0x274>
   815ba:	4602      	mov	r2, r0
   815bc:	460b      	mov	r3, r1
   815be:	f000 f9e1 	bl	81984 <__adddf3>
   815c2:	2200      	movs	r2, #0
   815c4:	4b54      	ldr	r3, [pc, #336]	; (81718 <atan+0x328>)
   815c6:	f000 f9db 	bl	81980 <__aeabi_dsub>
   815ca:	2200      	movs	r2, #0
   815cc:	4606      	mov	r6, r0
   815ce:	460f      	mov	r7, r1
   815d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   815d4:	4620      	mov	r0, r4
   815d6:	4629      	mov	r1, r5
   815d8:	f000 f9d4 	bl	81984 <__adddf3>
   815dc:	4602      	mov	r2, r0
   815de:	460b      	mov	r3, r1
   815e0:	4630      	mov	r0, r6
   815e2:	4639      	mov	r1, r7
   815e4:	f000 fcaa 	bl	81f3c <__aeabi_ddiv>
   815e8:	f04f 0b00 	mov.w	fp, #0
   815ec:	4604      	mov	r4, r0
   815ee:	460d      	mov	r5, r1
   815f0:	e723      	b.n	8143a <atan+0x4a>
   815f2:	4640      	mov	r0, r8
   815f4:	4649      	mov	r1, r9
   815f6:	f000 f9c5 	bl	81984 <__adddf3>
   815fa:	4622      	mov	r2, r4
   815fc:	462b      	mov	r3, r5
   815fe:	f000 fb73 	bl	81ce8 <__aeabi_dmul>
   81602:	4602      	mov	r2, r0
   81604:	460b      	mov	r3, r1
   81606:	4620      	mov	r0, r4
   81608:	4629      	mov	r1, r5
   8160a:	f000 f9b9 	bl	81980 <__aeabi_dsub>
   8160e:	4604      	mov	r4, r0
   81610:	e705      	b.n	8141e <atan+0x2e>
   81612:	4b43      	ldr	r3, [pc, #268]	; (81720 <atan+0x330>)
   81614:	429e      	cmp	r6, r3
   81616:	dc1a      	bgt.n	8164e <atan+0x25e>
   81618:	2200      	movs	r2, #0
   8161a:	4b42      	ldr	r3, [pc, #264]	; (81724 <atan+0x334>)
   8161c:	f000 f9b0 	bl	81980 <__aeabi_dsub>
   81620:	2200      	movs	r2, #0
   81622:	4606      	mov	r6, r0
   81624:	460f      	mov	r7, r1
   81626:	4b3f      	ldr	r3, [pc, #252]	; (81724 <atan+0x334>)
   81628:	4620      	mov	r0, r4
   8162a:	4629      	mov	r1, r5
   8162c:	f000 fb5c 	bl	81ce8 <__aeabi_dmul>
   81630:	2200      	movs	r2, #0
   81632:	4b39      	ldr	r3, [pc, #228]	; (81718 <atan+0x328>)
   81634:	f000 f9a6 	bl	81984 <__adddf3>
   81638:	4602      	mov	r2, r0
   8163a:	460b      	mov	r3, r1
   8163c:	4630      	mov	r0, r6
   8163e:	4639      	mov	r1, r7
   81640:	f000 fc7c 	bl	81f3c <__aeabi_ddiv>
   81644:	f04f 0b02 	mov.w	fp, #2
   81648:	4604      	mov	r4, r0
   8164a:	460d      	mov	r5, r1
   8164c:	e6f5      	b.n	8143a <atan+0x4a>
   8164e:	4602      	mov	r2, r0
   81650:	460b      	mov	r3, r1
   81652:	2000      	movs	r0, #0
   81654:	4934      	ldr	r1, [pc, #208]	; (81728 <atan+0x338>)
   81656:	f000 fc71 	bl	81f3c <__aeabi_ddiv>
   8165a:	f04f 0b03 	mov.w	fp, #3
   8165e:	4604      	mov	r4, r0
   81660:	460d      	mov	r5, r1
   81662:	e6ea      	b.n	8143a <atan+0x4a>
   81664:	2200      	movs	r2, #0
   81666:	4b2c      	ldr	r3, [pc, #176]	; (81718 <atan+0x328>)
   81668:	f000 f98a 	bl	81980 <__aeabi_dsub>
   8166c:	2200      	movs	r2, #0
   8166e:	4606      	mov	r6, r0
   81670:	460f      	mov	r7, r1
   81672:	4b29      	ldr	r3, [pc, #164]	; (81718 <atan+0x328>)
   81674:	4620      	mov	r0, r4
   81676:	4629      	mov	r1, r5
   81678:	f000 f984 	bl	81984 <__adddf3>
   8167c:	4602      	mov	r2, r0
   8167e:	460b      	mov	r3, r1
   81680:	4630      	mov	r0, r6
   81682:	4639      	mov	r1, r7
   81684:	f000 fc5a 	bl	81f3c <__aeabi_ddiv>
   81688:	f04f 0b01 	mov.w	fp, #1
   8168c:	4604      	mov	r4, r0
   8168e:	460d      	mov	r5, r1
   81690:	e6d3      	b.n	8143a <atan+0x4a>
   81692:	bf00      	nop
   81694:	f3af 8000 	nop.w
   81698:	e322da11 	.word	0xe322da11
   8169c:	3f90ad3a 	.word	0x3f90ad3a
   816a0:	24760deb 	.word	0x24760deb
   816a4:	3fa97b4b 	.word	0x3fa97b4b
   816a8:	a0d03d51 	.word	0xa0d03d51
   816ac:	3fb10d66 	.word	0x3fb10d66
   816b0:	c54c206e 	.word	0xc54c206e
   816b4:	3fb745cd 	.word	0x3fb745cd
   816b8:	920083ff 	.word	0x920083ff
   816bc:	3fc24924 	.word	0x3fc24924
   816c0:	5555550d 	.word	0x5555550d
   816c4:	3fd55555 	.word	0x3fd55555
   816c8:	2c6a6c2f 	.word	0x2c6a6c2f
   816cc:	bfa2b444 	.word	0xbfa2b444
   816d0:	52defd9a 	.word	0x52defd9a
   816d4:	3fadde2d 	.word	0x3fadde2d
   816d8:	af749a6d 	.word	0xaf749a6d
   816dc:	3fb3b0f2 	.word	0x3fb3b0f2
   816e0:	fe231671 	.word	0xfe231671
   816e4:	3fbc71c6 	.word	0x3fbc71c6
   816e8:	9998ebc4 	.word	0x9998ebc4
   816ec:	3fc99999 	.word	0x3fc99999
   816f0:	8800759c 	.word	0x8800759c
   816f4:	7e37e43c 	.word	0x7e37e43c
   816f8:	440fffff 	.word	0x440fffff
   816fc:	7ff00000 	.word	0x7ff00000
   81700:	3ff921fb 	.word	0x3ff921fb
   81704:	bff921fb 	.word	0xbff921fb
   81708:	54442d18 	.word	0x54442d18
   8170c:	3fdbffff 	.word	0x3fdbffff
   81710:	000853e0 	.word	0x000853e0
   81714:	000853c0 	.word	0x000853c0
   81718:	3ff00000 	.word	0x3ff00000
   8171c:	3ff2ffff 	.word	0x3ff2ffff
   81720:	40037fff 	.word	0x40037fff
   81724:	3ff80000 	.word	0x3ff80000
   81728:	bff00000 	.word	0xbff00000

0008172c <fabs>:
   8172c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81730:	4770      	bx	lr
   81732:	bf00      	nop

00081734 <sqrt>:
   81734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81738:	b08b      	sub	sp, #44	; 0x2c
   8173a:	4604      	mov	r4, r0
   8173c:	460d      	mov	r5, r1
   8173e:	f000 f855 	bl	817ec <__ieee754_sqrt>
   81742:	4b28      	ldr	r3, [pc, #160]	; (817e4 <sqrt+0xb0>)
   81744:	4606      	mov	r6, r0
   81746:	f993 a000 	ldrsb.w	sl, [r3]
   8174a:	460f      	mov	r7, r1
   8174c:	f1ba 3fff 	cmp.w	sl, #4294967295
   81750:	d012      	beq.n	81778 <sqrt+0x44>
   81752:	4622      	mov	r2, r4
   81754:	462b      	mov	r3, r5
   81756:	4620      	mov	r0, r4
   81758:	4629      	mov	r1, r5
   8175a:	f000 fd5f 	bl	8221c <__aeabi_dcmpun>
   8175e:	4683      	mov	fp, r0
   81760:	b950      	cbnz	r0, 81778 <sqrt+0x44>
   81762:	f04f 0800 	mov.w	r8, #0
   81766:	f04f 0900 	mov.w	r9, #0
   8176a:	4620      	mov	r0, r4
   8176c:	4629      	mov	r1, r5
   8176e:	4642      	mov	r2, r8
   81770:	464b      	mov	r3, r9
   81772:	f000 fd2b 	bl	821cc <__aeabi_dcmplt>
   81776:	b920      	cbnz	r0, 81782 <sqrt+0x4e>
   81778:	4630      	mov	r0, r6
   8177a:	4639      	mov	r1, r7
   8177c:	b00b      	add	sp, #44	; 0x2c
   8177e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81782:	4a19      	ldr	r2, [pc, #100]	; (817e8 <sqrt+0xb4>)
   81784:	2301      	movs	r3, #1
   81786:	f8cd b020 	str.w	fp, [sp, #32]
   8178a:	e9cd 4504 	strd	r4, r5, [sp, #16]
   8178e:	e9cd 4502 	strd	r4, r5, [sp, #8]
   81792:	9201      	str	r2, [sp, #4]
   81794:	9300      	str	r3, [sp, #0]
   81796:	f1ba 0f00 	cmp.w	sl, #0
   8179a:	d015      	beq.n	817c8 <sqrt+0x94>
   8179c:	4642      	mov	r2, r8
   8179e:	464b      	mov	r3, r9
   817a0:	4640      	mov	r0, r8
   817a2:	4649      	mov	r1, r9
   817a4:	f000 fbca 	bl	81f3c <__aeabi_ddiv>
   817a8:	f1ba 0f02 	cmp.w	sl, #2
   817ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
   817b0:	d10c      	bne.n	817cc <sqrt+0x98>
   817b2:	f000 fdbf 	bl	82334 <__errno>
   817b6:	2321      	movs	r3, #33	; 0x21
   817b8:	6003      	str	r3, [r0, #0]
   817ba:	9b08      	ldr	r3, [sp, #32]
   817bc:	b963      	cbnz	r3, 817d8 <sqrt+0xa4>
   817be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   817c2:	b00b      	add	sp, #44	; 0x2c
   817c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   817c8:	e9cd 8906 	strd	r8, r9, [sp, #24]
   817cc:	4668      	mov	r0, sp
   817ce:	f000 f8d1 	bl	81974 <matherr>
   817d2:	2800      	cmp	r0, #0
   817d4:	d1f1      	bne.n	817ba <sqrt+0x86>
   817d6:	e7ec      	b.n	817b2 <sqrt+0x7e>
   817d8:	f000 fdac 	bl	82334 <__errno>
   817dc:	9b08      	ldr	r3, [sp, #32]
   817de:	6003      	str	r3, [r0, #0]
   817e0:	e7ed      	b.n	817be <sqrt+0x8a>
   817e2:	bf00      	nop
   817e4:	20070138 	.word	0x20070138
   817e8:	00085400 	.word	0x00085400

000817ec <__ieee754_sqrt>:
   817ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   817f0:	4e5f      	ldr	r6, [pc, #380]	; (81970 <__ieee754_sqrt+0x184>)
   817f2:	460c      	mov	r4, r1
   817f4:	46b6      	mov	lr, r6
   817f6:	400e      	ands	r6, r1
   817f8:	4576      	cmp	r6, lr
   817fa:	4605      	mov	r5, r0
   817fc:	f000 8098 	beq.w	81930 <__ieee754_sqrt+0x144>
   81800:	2900      	cmp	r1, #0
   81802:	460b      	mov	r3, r1
   81804:	4602      	mov	r2, r0
   81806:	dd74      	ble.n	818f2 <__ieee754_sqrt+0x106>
   81808:	ea5f 5e21 	movs.w	lr, r1, asr #20
   8180c:	d07f      	beq.n	8190e <__ieee754_sqrt+0x122>
   8180e:	f2ae 3eff 	subw	lr, lr, #1023	; 0x3ff
   81812:	f3c3 0313 	ubfx	r3, r3, #0, #20
   81816:	f01e 0f01 	tst.w	lr, #1
   8181a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8181e:	d163      	bne.n	818e8 <__ieee754_sqrt+0xfc>
   81820:	2700      	movs	r7, #0
   81822:	463e      	mov	r6, r7
   81824:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
   81828:	440b      	add	r3, r1
   8182a:	ea4f 0e6e 	mov.w	lr, lr, asr #1
   8182e:	0052      	lsls	r2, r2, #1
   81830:	2016      	movs	r0, #22
   81832:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   81836:	1874      	adds	r4, r6, r1
   81838:	429c      	cmp	r4, r3
   8183a:	ea4f 75d2 	mov.w	r5, r2, lsr #31
   8183e:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81842:	dc02      	bgt.n	8184a <__ieee754_sqrt+0x5e>
   81844:	1b1b      	subs	r3, r3, r4
   81846:	1866      	adds	r6, r4, r1
   81848:	440f      	add	r7, r1
   8184a:	3801      	subs	r0, #1
   8184c:	eb05 0343 	add.w	r3, r5, r3, lsl #1
   81850:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81854:	d1ef      	bne.n	81836 <__ieee754_sqrt+0x4a>
   81856:	4684      	mov	ip, r0
   81858:	2420      	movs	r4, #32
   8185a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   8185e:	e009      	b.n	81874 <__ieee754_sqrt+0x88>
   81860:	d020      	beq.n	818a4 <__ieee754_sqrt+0xb8>
   81862:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
   81866:	3c01      	subs	r4, #1
   81868:	ea4f 0151 	mov.w	r1, r1, lsr #1
   8186c:	442b      	add	r3, r5
   8186e:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81872:	d020      	beq.n	818b6 <__ieee754_sqrt+0xca>
   81874:	429e      	cmp	r6, r3
   81876:	eb01 050c 	add.w	r5, r1, ip
   8187a:	daf1      	bge.n	81860 <__ieee754_sqrt+0x74>
   8187c:	2d00      	cmp	r5, #0
   8187e:	eb05 0c01 	add.w	ip, r5, r1
   81882:	db09      	blt.n	81898 <__ieee754_sqrt+0xac>
   81884:	46b0      	mov	r8, r6
   81886:	4295      	cmp	r5, r2
   81888:	eba3 0306 	sub.w	r3, r3, r6
   8188c:	d900      	bls.n	81890 <__ieee754_sqrt+0xa4>
   8188e:	3b01      	subs	r3, #1
   81890:	4646      	mov	r6, r8
   81892:	1b52      	subs	r2, r2, r5
   81894:	4408      	add	r0, r1
   81896:	e7e4      	b.n	81862 <__ieee754_sqrt+0x76>
   81898:	f1bc 0f00 	cmp.w	ip, #0
   8189c:	dbf2      	blt.n	81884 <__ieee754_sqrt+0x98>
   8189e:	f106 0801 	add.w	r8, r6, #1
   818a2:	e7f0      	b.n	81886 <__ieee754_sqrt+0x9a>
   818a4:	4295      	cmp	r5, r2
   818a6:	d817      	bhi.n	818d8 <__ieee754_sqrt+0xec>
   818a8:	2d00      	cmp	r5, #0
   818aa:	eb05 0c01 	add.w	ip, r5, r1
   818ae:	db49      	blt.n	81944 <__ieee754_sqrt+0x158>
   818b0:	4698      	mov	r8, r3
   818b2:	2300      	movs	r3, #0
   818b4:	e7ec      	b.n	81890 <__ieee754_sqrt+0xa4>
   818b6:	4313      	orrs	r3, r2
   818b8:	d110      	bne.n	818dc <__ieee754_sqrt+0xf0>
   818ba:	0840      	lsrs	r0, r0, #1
   818bc:	107b      	asrs	r3, r7, #1
   818be:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   818c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   818c6:	07fa      	lsls	r2, r7, #31
   818c8:	eb03 570e 	add.w	r7, r3, lr, lsl #20
   818cc:	4639      	mov	r1, r7
   818ce:	bf48      	it	mi
   818d0:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
   818d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   818d8:	4633      	mov	r3, r6
   818da:	e7c2      	b.n	81862 <__ieee754_sqrt+0x76>
   818dc:	1c41      	adds	r1, r0, #1
   818de:	d035      	beq.n	8194c <__ieee754_sqrt+0x160>
   818e0:	f000 0301 	and.w	r3, r0, #1
   818e4:	4418      	add	r0, r3
   818e6:	e7e8      	b.n	818ba <__ieee754_sqrt+0xce>
   818e8:	005b      	lsls	r3, r3, #1
   818ea:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
   818ee:	0052      	lsls	r2, r2, #1
   818f0:	e796      	b.n	81820 <__ieee754_sqrt+0x34>
   818f2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   818f6:	4306      	orrs	r6, r0
   818f8:	d0ec      	beq.n	818d4 <__ieee754_sqrt+0xe8>
   818fa:	bb79      	cbnz	r1, 8195c <__ieee754_sqrt+0x170>
   818fc:	468e      	mov	lr, r1
   818fe:	0ad3      	lsrs	r3, r2, #11
   81900:	f1ae 0e15 	sub.w	lr, lr, #21
   81904:	0552      	lsls	r2, r2, #21
   81906:	2b00      	cmp	r3, #0
   81908:	d0f9      	beq.n	818fe <__ieee754_sqrt+0x112>
   8190a:	02dd      	lsls	r5, r3, #11
   8190c:	d421      	bmi.n	81952 <__ieee754_sqrt+0x166>
   8190e:	2100      	movs	r1, #0
   81910:	e000      	b.n	81914 <__ieee754_sqrt+0x128>
   81912:	4601      	mov	r1, r0
   81914:	005b      	lsls	r3, r3, #1
   81916:	02dc      	lsls	r4, r3, #11
   81918:	f101 0001 	add.w	r0, r1, #1
   8191c:	d5f9      	bpl.n	81912 <__ieee754_sqrt+0x126>
   8191e:	f1c0 0420 	rsb	r4, r0, #32
   81922:	fa22 f404 	lsr.w	r4, r2, r4
   81926:	4323      	orrs	r3, r4
   81928:	ebc1 0e0e 	rsb	lr, r1, lr
   8192c:	4082      	lsls	r2, r0
   8192e:	e76e      	b.n	8180e <__ieee754_sqrt+0x22>
   81930:	4602      	mov	r2, r0
   81932:	460b      	mov	r3, r1
   81934:	f000 f9d8 	bl	81ce8 <__aeabi_dmul>
   81938:	462a      	mov	r2, r5
   8193a:	4623      	mov	r3, r4
   8193c:	f000 f822 	bl	81984 <__adddf3>
   81940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81944:	f1bc 0f00 	cmp.w	ip, #0
   81948:	daa9      	bge.n	8189e <__ieee754_sqrt+0xb2>
   8194a:	e7b1      	b.n	818b0 <__ieee754_sqrt+0xc4>
   8194c:	3701      	adds	r7, #1
   8194e:	4620      	mov	r0, r4
   81950:	e7b4      	b.n	818bc <__ieee754_sqrt+0xd0>
   81952:	2420      	movs	r4, #32
   81954:	f04f 31ff 	mov.w	r1, #4294967295
   81958:	2000      	movs	r0, #0
   8195a:	e7e2      	b.n	81922 <__ieee754_sqrt+0x136>
   8195c:	4602      	mov	r2, r0
   8195e:	460b      	mov	r3, r1
   81960:	f000 f80e 	bl	81980 <__aeabi_dsub>
   81964:	4602      	mov	r2, r0
   81966:	460b      	mov	r3, r1
   81968:	f000 fae8 	bl	81f3c <__aeabi_ddiv>
   8196c:	e7b2      	b.n	818d4 <__ieee754_sqrt+0xe8>
   8196e:	bf00      	nop
   81970:	7ff00000 	.word	0x7ff00000

00081974 <matherr>:
   81974:	2000      	movs	r0, #0
   81976:	4770      	bx	lr

00081978 <__aeabi_drsub>:
   81978:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8197c:	e002      	b.n	81984 <__adddf3>
   8197e:	bf00      	nop

00081980 <__aeabi_dsub>:
   81980:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081984 <__adddf3>:
   81984:	b530      	push	{r4, r5, lr}
   81986:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8198a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8198e:	ea94 0f05 	teq	r4, r5
   81992:	bf08      	it	eq
   81994:	ea90 0f02 	teqeq	r0, r2
   81998:	bf1f      	itttt	ne
   8199a:	ea54 0c00 	orrsne.w	ip, r4, r0
   8199e:	ea55 0c02 	orrsne.w	ip, r5, r2
   819a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   819a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   819aa:	f000 80e2 	beq.w	81b72 <__adddf3+0x1ee>
   819ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
   819b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   819b6:	bfb8      	it	lt
   819b8:	426d      	neglt	r5, r5
   819ba:	dd0c      	ble.n	819d6 <__adddf3+0x52>
   819bc:	442c      	add	r4, r5
   819be:	ea80 0202 	eor.w	r2, r0, r2
   819c2:	ea81 0303 	eor.w	r3, r1, r3
   819c6:	ea82 0000 	eor.w	r0, r2, r0
   819ca:	ea83 0101 	eor.w	r1, r3, r1
   819ce:	ea80 0202 	eor.w	r2, r0, r2
   819d2:	ea81 0303 	eor.w	r3, r1, r3
   819d6:	2d36      	cmp	r5, #54	; 0x36
   819d8:	bf88      	it	hi
   819da:	bd30      	pophi	{r4, r5, pc}
   819dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   819e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   819e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   819e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   819ec:	d002      	beq.n	819f4 <__adddf3+0x70>
   819ee:	4240      	negs	r0, r0
   819f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   819f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   819f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   819fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81a00:	d002      	beq.n	81a08 <__adddf3+0x84>
   81a02:	4252      	negs	r2, r2
   81a04:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81a08:	ea94 0f05 	teq	r4, r5
   81a0c:	f000 80a7 	beq.w	81b5e <__adddf3+0x1da>
   81a10:	f1a4 0401 	sub.w	r4, r4, #1
   81a14:	f1d5 0e20 	rsbs	lr, r5, #32
   81a18:	db0d      	blt.n	81a36 <__adddf3+0xb2>
   81a1a:	fa02 fc0e 	lsl.w	ip, r2, lr
   81a1e:	fa22 f205 	lsr.w	r2, r2, r5
   81a22:	1880      	adds	r0, r0, r2
   81a24:	f141 0100 	adc.w	r1, r1, #0
   81a28:	fa03 f20e 	lsl.w	r2, r3, lr
   81a2c:	1880      	adds	r0, r0, r2
   81a2e:	fa43 f305 	asr.w	r3, r3, r5
   81a32:	4159      	adcs	r1, r3
   81a34:	e00e      	b.n	81a54 <__adddf3+0xd0>
   81a36:	f1a5 0520 	sub.w	r5, r5, #32
   81a3a:	f10e 0e20 	add.w	lr, lr, #32
   81a3e:	2a01      	cmp	r2, #1
   81a40:	fa03 fc0e 	lsl.w	ip, r3, lr
   81a44:	bf28      	it	cs
   81a46:	f04c 0c02 	orrcs.w	ip, ip, #2
   81a4a:	fa43 f305 	asr.w	r3, r3, r5
   81a4e:	18c0      	adds	r0, r0, r3
   81a50:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81a54:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81a58:	d507      	bpl.n	81a6a <__adddf3+0xe6>
   81a5a:	f04f 0e00 	mov.w	lr, #0
   81a5e:	f1dc 0c00 	rsbs	ip, ip, #0
   81a62:	eb7e 0000 	sbcs.w	r0, lr, r0
   81a66:	eb6e 0101 	sbc.w	r1, lr, r1
   81a6a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   81a6e:	d31b      	bcc.n	81aa8 <__adddf3+0x124>
   81a70:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81a74:	d30c      	bcc.n	81a90 <__adddf3+0x10c>
   81a76:	0849      	lsrs	r1, r1, #1
   81a78:	ea5f 0030 	movs.w	r0, r0, rrx
   81a7c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81a80:	f104 0401 	add.w	r4, r4, #1
   81a84:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81a88:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81a8c:	f080 809a 	bcs.w	81bc4 <__adddf3+0x240>
   81a90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81a94:	bf08      	it	eq
   81a96:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81a9a:	f150 0000 	adcs.w	r0, r0, #0
   81a9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81aa2:	ea41 0105 	orr.w	r1, r1, r5
   81aa6:	bd30      	pop	{r4, r5, pc}
   81aa8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81aac:	4140      	adcs	r0, r0
   81aae:	eb41 0101 	adc.w	r1, r1, r1
   81ab2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81ab6:	f1a4 0401 	sub.w	r4, r4, #1
   81aba:	d1e9      	bne.n	81a90 <__adddf3+0x10c>
   81abc:	f091 0f00 	teq	r1, #0
   81ac0:	bf04      	itt	eq
   81ac2:	4601      	moveq	r1, r0
   81ac4:	2000      	moveq	r0, #0
   81ac6:	fab1 f381 	clz	r3, r1
   81aca:	bf08      	it	eq
   81acc:	3320      	addeq	r3, #32
   81ace:	f1a3 030b 	sub.w	r3, r3, #11
   81ad2:	f1b3 0220 	subs.w	r2, r3, #32
   81ad6:	da0c      	bge.n	81af2 <__adddf3+0x16e>
   81ad8:	320c      	adds	r2, #12
   81ada:	dd08      	ble.n	81aee <__adddf3+0x16a>
   81adc:	f102 0c14 	add.w	ip, r2, #20
   81ae0:	f1c2 020c 	rsb	r2, r2, #12
   81ae4:	fa01 f00c 	lsl.w	r0, r1, ip
   81ae8:	fa21 f102 	lsr.w	r1, r1, r2
   81aec:	e00c      	b.n	81b08 <__adddf3+0x184>
   81aee:	f102 0214 	add.w	r2, r2, #20
   81af2:	bfd8      	it	le
   81af4:	f1c2 0c20 	rsble	ip, r2, #32
   81af8:	fa01 f102 	lsl.w	r1, r1, r2
   81afc:	fa20 fc0c 	lsr.w	ip, r0, ip
   81b00:	bfdc      	itt	le
   81b02:	ea41 010c 	orrle.w	r1, r1, ip
   81b06:	4090      	lslle	r0, r2
   81b08:	1ae4      	subs	r4, r4, r3
   81b0a:	bfa2      	ittt	ge
   81b0c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81b10:	4329      	orrge	r1, r5
   81b12:	bd30      	popge	{r4, r5, pc}
   81b14:	ea6f 0404 	mvn.w	r4, r4
   81b18:	3c1f      	subs	r4, #31
   81b1a:	da1c      	bge.n	81b56 <__adddf3+0x1d2>
   81b1c:	340c      	adds	r4, #12
   81b1e:	dc0e      	bgt.n	81b3e <__adddf3+0x1ba>
   81b20:	f104 0414 	add.w	r4, r4, #20
   81b24:	f1c4 0220 	rsb	r2, r4, #32
   81b28:	fa20 f004 	lsr.w	r0, r0, r4
   81b2c:	fa01 f302 	lsl.w	r3, r1, r2
   81b30:	ea40 0003 	orr.w	r0, r0, r3
   81b34:	fa21 f304 	lsr.w	r3, r1, r4
   81b38:	ea45 0103 	orr.w	r1, r5, r3
   81b3c:	bd30      	pop	{r4, r5, pc}
   81b3e:	f1c4 040c 	rsb	r4, r4, #12
   81b42:	f1c4 0220 	rsb	r2, r4, #32
   81b46:	fa20 f002 	lsr.w	r0, r0, r2
   81b4a:	fa01 f304 	lsl.w	r3, r1, r4
   81b4e:	ea40 0003 	orr.w	r0, r0, r3
   81b52:	4629      	mov	r1, r5
   81b54:	bd30      	pop	{r4, r5, pc}
   81b56:	fa21 f004 	lsr.w	r0, r1, r4
   81b5a:	4629      	mov	r1, r5
   81b5c:	bd30      	pop	{r4, r5, pc}
   81b5e:	f094 0f00 	teq	r4, #0
   81b62:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81b66:	bf06      	itte	eq
   81b68:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81b6c:	3401      	addeq	r4, #1
   81b6e:	3d01      	subne	r5, #1
   81b70:	e74e      	b.n	81a10 <__adddf3+0x8c>
   81b72:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81b76:	bf18      	it	ne
   81b78:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81b7c:	d029      	beq.n	81bd2 <__adddf3+0x24e>
   81b7e:	ea94 0f05 	teq	r4, r5
   81b82:	bf08      	it	eq
   81b84:	ea90 0f02 	teqeq	r0, r2
   81b88:	d005      	beq.n	81b96 <__adddf3+0x212>
   81b8a:	ea54 0c00 	orrs.w	ip, r4, r0
   81b8e:	bf04      	itt	eq
   81b90:	4619      	moveq	r1, r3
   81b92:	4610      	moveq	r0, r2
   81b94:	bd30      	pop	{r4, r5, pc}
   81b96:	ea91 0f03 	teq	r1, r3
   81b9a:	bf1e      	ittt	ne
   81b9c:	2100      	movne	r1, #0
   81b9e:	2000      	movne	r0, #0
   81ba0:	bd30      	popne	{r4, r5, pc}
   81ba2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81ba6:	d105      	bne.n	81bb4 <__adddf3+0x230>
   81ba8:	0040      	lsls	r0, r0, #1
   81baa:	4149      	adcs	r1, r1
   81bac:	bf28      	it	cs
   81bae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81bb2:	bd30      	pop	{r4, r5, pc}
   81bb4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81bb8:	bf3c      	itt	cc
   81bba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81bbe:	bd30      	popcc	{r4, r5, pc}
   81bc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81bc4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81bc8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81bcc:	f04f 0000 	mov.w	r0, #0
   81bd0:	bd30      	pop	{r4, r5, pc}
   81bd2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81bd6:	bf1a      	itte	ne
   81bd8:	4619      	movne	r1, r3
   81bda:	4610      	movne	r0, r2
   81bdc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81be0:	bf1c      	itt	ne
   81be2:	460b      	movne	r3, r1
   81be4:	4602      	movne	r2, r0
   81be6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81bea:	bf06      	itte	eq
   81bec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81bf0:	ea91 0f03 	teqeq	r1, r3
   81bf4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81bf8:	bd30      	pop	{r4, r5, pc}
   81bfa:	bf00      	nop

00081bfc <__aeabi_ui2d>:
   81bfc:	f090 0f00 	teq	r0, #0
   81c00:	bf04      	itt	eq
   81c02:	2100      	moveq	r1, #0
   81c04:	4770      	bxeq	lr
   81c06:	b530      	push	{r4, r5, lr}
   81c08:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81c0c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81c10:	f04f 0500 	mov.w	r5, #0
   81c14:	f04f 0100 	mov.w	r1, #0
   81c18:	e750      	b.n	81abc <__adddf3+0x138>
   81c1a:	bf00      	nop

00081c1c <__aeabi_i2d>:
   81c1c:	f090 0f00 	teq	r0, #0
   81c20:	bf04      	itt	eq
   81c22:	2100      	moveq	r1, #0
   81c24:	4770      	bxeq	lr
   81c26:	b530      	push	{r4, r5, lr}
   81c28:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81c2c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81c30:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81c34:	bf48      	it	mi
   81c36:	4240      	negmi	r0, r0
   81c38:	f04f 0100 	mov.w	r1, #0
   81c3c:	e73e      	b.n	81abc <__adddf3+0x138>
   81c3e:	bf00      	nop

00081c40 <__aeabi_f2d>:
   81c40:	0042      	lsls	r2, r0, #1
   81c42:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81c46:	ea4f 0131 	mov.w	r1, r1, rrx
   81c4a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81c4e:	bf1f      	itttt	ne
   81c50:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81c54:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81c58:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81c5c:	4770      	bxne	lr
   81c5e:	f092 0f00 	teq	r2, #0
   81c62:	bf14      	ite	ne
   81c64:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81c68:	4770      	bxeq	lr
   81c6a:	b530      	push	{r4, r5, lr}
   81c6c:	f44f 7460 	mov.w	r4, #896	; 0x380
   81c70:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81c74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81c78:	e720      	b.n	81abc <__adddf3+0x138>
   81c7a:	bf00      	nop

00081c7c <__aeabi_ul2d>:
   81c7c:	ea50 0201 	orrs.w	r2, r0, r1
   81c80:	bf08      	it	eq
   81c82:	4770      	bxeq	lr
   81c84:	b530      	push	{r4, r5, lr}
   81c86:	f04f 0500 	mov.w	r5, #0
   81c8a:	e00a      	b.n	81ca2 <__aeabi_l2d+0x16>

00081c8c <__aeabi_l2d>:
   81c8c:	ea50 0201 	orrs.w	r2, r0, r1
   81c90:	bf08      	it	eq
   81c92:	4770      	bxeq	lr
   81c94:	b530      	push	{r4, r5, lr}
   81c96:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81c9a:	d502      	bpl.n	81ca2 <__aeabi_l2d+0x16>
   81c9c:	4240      	negs	r0, r0
   81c9e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81ca2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81ca6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81caa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81cae:	f43f aedc 	beq.w	81a6a <__adddf3+0xe6>
   81cb2:	f04f 0203 	mov.w	r2, #3
   81cb6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81cba:	bf18      	it	ne
   81cbc:	3203      	addne	r2, #3
   81cbe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81cc2:	bf18      	it	ne
   81cc4:	3203      	addne	r2, #3
   81cc6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81cca:	f1c2 0320 	rsb	r3, r2, #32
   81cce:	fa00 fc03 	lsl.w	ip, r0, r3
   81cd2:	fa20 f002 	lsr.w	r0, r0, r2
   81cd6:	fa01 fe03 	lsl.w	lr, r1, r3
   81cda:	ea40 000e 	orr.w	r0, r0, lr
   81cde:	fa21 f102 	lsr.w	r1, r1, r2
   81ce2:	4414      	add	r4, r2
   81ce4:	e6c1      	b.n	81a6a <__adddf3+0xe6>
   81ce6:	bf00      	nop

00081ce8 <__aeabi_dmul>:
   81ce8:	b570      	push	{r4, r5, r6, lr}
   81cea:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81cee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81cf2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81cf6:	bf1d      	ittte	ne
   81cf8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81cfc:	ea94 0f0c 	teqne	r4, ip
   81d00:	ea95 0f0c 	teqne	r5, ip
   81d04:	f000 f8de 	bleq	81ec4 <__aeabi_dmul+0x1dc>
   81d08:	442c      	add	r4, r5
   81d0a:	ea81 0603 	eor.w	r6, r1, r3
   81d0e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81d12:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81d16:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81d1a:	bf18      	it	ne
   81d1c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81d20:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81d24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81d28:	d038      	beq.n	81d9c <__aeabi_dmul+0xb4>
   81d2a:	fba0 ce02 	umull	ip, lr, r0, r2
   81d2e:	f04f 0500 	mov.w	r5, #0
   81d32:	fbe1 e502 	umlal	lr, r5, r1, r2
   81d36:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81d3a:	fbe0 e503 	umlal	lr, r5, r0, r3
   81d3e:	f04f 0600 	mov.w	r6, #0
   81d42:	fbe1 5603 	umlal	r5, r6, r1, r3
   81d46:	f09c 0f00 	teq	ip, #0
   81d4a:	bf18      	it	ne
   81d4c:	f04e 0e01 	orrne.w	lr, lr, #1
   81d50:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81d54:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81d58:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81d5c:	d204      	bcs.n	81d68 <__aeabi_dmul+0x80>
   81d5e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81d62:	416d      	adcs	r5, r5
   81d64:	eb46 0606 	adc.w	r6, r6, r6
   81d68:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81d6c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81d70:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81d74:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81d78:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81d7c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81d80:	bf88      	it	hi
   81d82:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81d86:	d81e      	bhi.n	81dc6 <__aeabi_dmul+0xde>
   81d88:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81d8c:	bf08      	it	eq
   81d8e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81d92:	f150 0000 	adcs.w	r0, r0, #0
   81d96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81d9a:	bd70      	pop	{r4, r5, r6, pc}
   81d9c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81da0:	ea46 0101 	orr.w	r1, r6, r1
   81da4:	ea40 0002 	orr.w	r0, r0, r2
   81da8:	ea81 0103 	eor.w	r1, r1, r3
   81dac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81db0:	bfc2      	ittt	gt
   81db2:	ebd4 050c 	rsbsgt	r5, r4, ip
   81db6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81dba:	bd70      	popgt	{r4, r5, r6, pc}
   81dbc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81dc0:	f04f 0e00 	mov.w	lr, #0
   81dc4:	3c01      	subs	r4, #1
   81dc6:	f300 80ab 	bgt.w	81f20 <__aeabi_dmul+0x238>
   81dca:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81dce:	bfde      	ittt	le
   81dd0:	2000      	movle	r0, #0
   81dd2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81dd6:	bd70      	pople	{r4, r5, r6, pc}
   81dd8:	f1c4 0400 	rsb	r4, r4, #0
   81ddc:	3c20      	subs	r4, #32
   81dde:	da35      	bge.n	81e4c <__aeabi_dmul+0x164>
   81de0:	340c      	adds	r4, #12
   81de2:	dc1b      	bgt.n	81e1c <__aeabi_dmul+0x134>
   81de4:	f104 0414 	add.w	r4, r4, #20
   81de8:	f1c4 0520 	rsb	r5, r4, #32
   81dec:	fa00 f305 	lsl.w	r3, r0, r5
   81df0:	fa20 f004 	lsr.w	r0, r0, r4
   81df4:	fa01 f205 	lsl.w	r2, r1, r5
   81df8:	ea40 0002 	orr.w	r0, r0, r2
   81dfc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81e00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81e04:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81e08:	fa21 f604 	lsr.w	r6, r1, r4
   81e0c:	eb42 0106 	adc.w	r1, r2, r6
   81e10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e14:	bf08      	it	eq
   81e16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e1a:	bd70      	pop	{r4, r5, r6, pc}
   81e1c:	f1c4 040c 	rsb	r4, r4, #12
   81e20:	f1c4 0520 	rsb	r5, r4, #32
   81e24:	fa00 f304 	lsl.w	r3, r0, r4
   81e28:	fa20 f005 	lsr.w	r0, r0, r5
   81e2c:	fa01 f204 	lsl.w	r2, r1, r4
   81e30:	ea40 0002 	orr.w	r0, r0, r2
   81e34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81e38:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81e3c:	f141 0100 	adc.w	r1, r1, #0
   81e40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e44:	bf08      	it	eq
   81e46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e4a:	bd70      	pop	{r4, r5, r6, pc}
   81e4c:	f1c4 0520 	rsb	r5, r4, #32
   81e50:	fa00 f205 	lsl.w	r2, r0, r5
   81e54:	ea4e 0e02 	orr.w	lr, lr, r2
   81e58:	fa20 f304 	lsr.w	r3, r0, r4
   81e5c:	fa01 f205 	lsl.w	r2, r1, r5
   81e60:	ea43 0302 	orr.w	r3, r3, r2
   81e64:	fa21 f004 	lsr.w	r0, r1, r4
   81e68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81e6c:	fa21 f204 	lsr.w	r2, r1, r4
   81e70:	ea20 0002 	bic.w	r0, r0, r2
   81e74:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81e78:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e7c:	bf08      	it	eq
   81e7e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e82:	bd70      	pop	{r4, r5, r6, pc}
   81e84:	f094 0f00 	teq	r4, #0
   81e88:	d10f      	bne.n	81eaa <__aeabi_dmul+0x1c2>
   81e8a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81e8e:	0040      	lsls	r0, r0, #1
   81e90:	eb41 0101 	adc.w	r1, r1, r1
   81e94:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81e98:	bf08      	it	eq
   81e9a:	3c01      	subeq	r4, #1
   81e9c:	d0f7      	beq.n	81e8e <__aeabi_dmul+0x1a6>
   81e9e:	ea41 0106 	orr.w	r1, r1, r6
   81ea2:	f095 0f00 	teq	r5, #0
   81ea6:	bf18      	it	ne
   81ea8:	4770      	bxne	lr
   81eaa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81eae:	0052      	lsls	r2, r2, #1
   81eb0:	eb43 0303 	adc.w	r3, r3, r3
   81eb4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81eb8:	bf08      	it	eq
   81eba:	3d01      	subeq	r5, #1
   81ebc:	d0f7      	beq.n	81eae <__aeabi_dmul+0x1c6>
   81ebe:	ea43 0306 	orr.w	r3, r3, r6
   81ec2:	4770      	bx	lr
   81ec4:	ea94 0f0c 	teq	r4, ip
   81ec8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81ecc:	bf18      	it	ne
   81ece:	ea95 0f0c 	teqne	r5, ip
   81ed2:	d00c      	beq.n	81eee <__aeabi_dmul+0x206>
   81ed4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81ed8:	bf18      	it	ne
   81eda:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81ede:	d1d1      	bne.n	81e84 <__aeabi_dmul+0x19c>
   81ee0:	ea81 0103 	eor.w	r1, r1, r3
   81ee4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81ee8:	f04f 0000 	mov.w	r0, #0
   81eec:	bd70      	pop	{r4, r5, r6, pc}
   81eee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81ef2:	bf06      	itte	eq
   81ef4:	4610      	moveq	r0, r2
   81ef6:	4619      	moveq	r1, r3
   81ef8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81efc:	d019      	beq.n	81f32 <__aeabi_dmul+0x24a>
   81efe:	ea94 0f0c 	teq	r4, ip
   81f02:	d102      	bne.n	81f0a <__aeabi_dmul+0x222>
   81f04:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81f08:	d113      	bne.n	81f32 <__aeabi_dmul+0x24a>
   81f0a:	ea95 0f0c 	teq	r5, ip
   81f0e:	d105      	bne.n	81f1c <__aeabi_dmul+0x234>
   81f10:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81f14:	bf1c      	itt	ne
   81f16:	4610      	movne	r0, r2
   81f18:	4619      	movne	r1, r3
   81f1a:	d10a      	bne.n	81f32 <__aeabi_dmul+0x24a>
   81f1c:	ea81 0103 	eor.w	r1, r1, r3
   81f20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81f24:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81f28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81f2c:	f04f 0000 	mov.w	r0, #0
   81f30:	bd70      	pop	{r4, r5, r6, pc}
   81f32:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81f36:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81f3a:	bd70      	pop	{r4, r5, r6, pc}

00081f3c <__aeabi_ddiv>:
   81f3c:	b570      	push	{r4, r5, r6, lr}
   81f3e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81f42:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81f46:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81f4a:	bf1d      	ittte	ne
   81f4c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81f50:	ea94 0f0c 	teqne	r4, ip
   81f54:	ea95 0f0c 	teqne	r5, ip
   81f58:	f000 f8a7 	bleq	820aa <__aeabi_ddiv+0x16e>
   81f5c:	eba4 0405 	sub.w	r4, r4, r5
   81f60:	ea81 0e03 	eor.w	lr, r1, r3
   81f64:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81f68:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81f6c:	f000 8088 	beq.w	82080 <__aeabi_ddiv+0x144>
   81f70:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81f74:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81f78:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81f7c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81f80:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81f84:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81f88:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81f8c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81f90:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81f94:	429d      	cmp	r5, r3
   81f96:	bf08      	it	eq
   81f98:	4296      	cmpeq	r6, r2
   81f9a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81f9e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81fa2:	d202      	bcs.n	81faa <__aeabi_ddiv+0x6e>
   81fa4:	085b      	lsrs	r3, r3, #1
   81fa6:	ea4f 0232 	mov.w	r2, r2, rrx
   81faa:	1ab6      	subs	r6, r6, r2
   81fac:	eb65 0503 	sbc.w	r5, r5, r3
   81fb0:	085b      	lsrs	r3, r3, #1
   81fb2:	ea4f 0232 	mov.w	r2, r2, rrx
   81fb6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81fba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81fbe:	ebb6 0e02 	subs.w	lr, r6, r2
   81fc2:	eb75 0e03 	sbcs.w	lr, r5, r3
   81fc6:	bf22      	ittt	cs
   81fc8:	1ab6      	subcs	r6, r6, r2
   81fca:	4675      	movcs	r5, lr
   81fcc:	ea40 000c 	orrcs.w	r0, r0, ip
   81fd0:	085b      	lsrs	r3, r3, #1
   81fd2:	ea4f 0232 	mov.w	r2, r2, rrx
   81fd6:	ebb6 0e02 	subs.w	lr, r6, r2
   81fda:	eb75 0e03 	sbcs.w	lr, r5, r3
   81fde:	bf22      	ittt	cs
   81fe0:	1ab6      	subcs	r6, r6, r2
   81fe2:	4675      	movcs	r5, lr
   81fe4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81fe8:	085b      	lsrs	r3, r3, #1
   81fea:	ea4f 0232 	mov.w	r2, r2, rrx
   81fee:	ebb6 0e02 	subs.w	lr, r6, r2
   81ff2:	eb75 0e03 	sbcs.w	lr, r5, r3
   81ff6:	bf22      	ittt	cs
   81ff8:	1ab6      	subcs	r6, r6, r2
   81ffa:	4675      	movcs	r5, lr
   81ffc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82000:	085b      	lsrs	r3, r3, #1
   82002:	ea4f 0232 	mov.w	r2, r2, rrx
   82006:	ebb6 0e02 	subs.w	lr, r6, r2
   8200a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8200e:	bf22      	ittt	cs
   82010:	1ab6      	subcs	r6, r6, r2
   82012:	4675      	movcs	r5, lr
   82014:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82018:	ea55 0e06 	orrs.w	lr, r5, r6
   8201c:	d018      	beq.n	82050 <__aeabi_ddiv+0x114>
   8201e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82022:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   82026:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8202a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8202e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82032:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   82036:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8203a:	d1c0      	bne.n	81fbe <__aeabi_ddiv+0x82>
   8203c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82040:	d10b      	bne.n	8205a <__aeabi_ddiv+0x11e>
   82042:	ea41 0100 	orr.w	r1, r1, r0
   82046:	f04f 0000 	mov.w	r0, #0
   8204a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8204e:	e7b6      	b.n	81fbe <__aeabi_ddiv+0x82>
   82050:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82054:	bf04      	itt	eq
   82056:	4301      	orreq	r1, r0
   82058:	2000      	moveq	r0, #0
   8205a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8205e:	bf88      	it	hi
   82060:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82064:	f63f aeaf 	bhi.w	81dc6 <__aeabi_dmul+0xde>
   82068:	ebb5 0c03 	subs.w	ip, r5, r3
   8206c:	bf04      	itt	eq
   8206e:	ebb6 0c02 	subseq.w	ip, r6, r2
   82072:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82076:	f150 0000 	adcs.w	r0, r0, #0
   8207a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8207e:	bd70      	pop	{r4, r5, r6, pc}
   82080:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82084:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82088:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8208c:	bfc2      	ittt	gt
   8208e:	ebd4 050c 	rsbsgt	r5, r4, ip
   82092:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82096:	bd70      	popgt	{r4, r5, r6, pc}
   82098:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8209c:	f04f 0e00 	mov.w	lr, #0
   820a0:	3c01      	subs	r4, #1
   820a2:	e690      	b.n	81dc6 <__aeabi_dmul+0xde>
   820a4:	ea45 0e06 	orr.w	lr, r5, r6
   820a8:	e68d      	b.n	81dc6 <__aeabi_dmul+0xde>
   820aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   820ae:	ea94 0f0c 	teq	r4, ip
   820b2:	bf08      	it	eq
   820b4:	ea95 0f0c 	teqeq	r5, ip
   820b8:	f43f af3b 	beq.w	81f32 <__aeabi_dmul+0x24a>
   820bc:	ea94 0f0c 	teq	r4, ip
   820c0:	d10a      	bne.n	820d8 <__aeabi_ddiv+0x19c>
   820c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   820c6:	f47f af34 	bne.w	81f32 <__aeabi_dmul+0x24a>
   820ca:	ea95 0f0c 	teq	r5, ip
   820ce:	f47f af25 	bne.w	81f1c <__aeabi_dmul+0x234>
   820d2:	4610      	mov	r0, r2
   820d4:	4619      	mov	r1, r3
   820d6:	e72c      	b.n	81f32 <__aeabi_dmul+0x24a>
   820d8:	ea95 0f0c 	teq	r5, ip
   820dc:	d106      	bne.n	820ec <__aeabi_ddiv+0x1b0>
   820de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   820e2:	f43f aefd 	beq.w	81ee0 <__aeabi_dmul+0x1f8>
   820e6:	4610      	mov	r0, r2
   820e8:	4619      	mov	r1, r3
   820ea:	e722      	b.n	81f32 <__aeabi_dmul+0x24a>
   820ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   820f0:	bf18      	it	ne
   820f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   820f6:	f47f aec5 	bne.w	81e84 <__aeabi_dmul+0x19c>
   820fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   820fe:	f47f af0d 	bne.w	81f1c <__aeabi_dmul+0x234>
   82102:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   82106:	f47f aeeb 	bne.w	81ee0 <__aeabi_dmul+0x1f8>
   8210a:	e712      	b.n	81f32 <__aeabi_dmul+0x24a>

0008210c <__gedf2>:
   8210c:	f04f 3cff 	mov.w	ip, #4294967295
   82110:	e006      	b.n	82120 <__cmpdf2+0x4>
   82112:	bf00      	nop

00082114 <__ledf2>:
   82114:	f04f 0c01 	mov.w	ip, #1
   82118:	e002      	b.n	82120 <__cmpdf2+0x4>
   8211a:	bf00      	nop

0008211c <__cmpdf2>:
   8211c:	f04f 0c01 	mov.w	ip, #1
   82120:	f84d cd04 	str.w	ip, [sp, #-4]!
   82124:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82128:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8212c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82130:	bf18      	it	ne
   82132:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   82136:	d01b      	beq.n	82170 <__cmpdf2+0x54>
   82138:	b001      	add	sp, #4
   8213a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8213e:	bf0c      	ite	eq
   82140:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   82144:	ea91 0f03 	teqne	r1, r3
   82148:	bf02      	ittt	eq
   8214a:	ea90 0f02 	teqeq	r0, r2
   8214e:	2000      	moveq	r0, #0
   82150:	4770      	bxeq	lr
   82152:	f110 0f00 	cmn.w	r0, #0
   82156:	ea91 0f03 	teq	r1, r3
   8215a:	bf58      	it	pl
   8215c:	4299      	cmppl	r1, r3
   8215e:	bf08      	it	eq
   82160:	4290      	cmpeq	r0, r2
   82162:	bf2c      	ite	cs
   82164:	17d8      	asrcs	r0, r3, #31
   82166:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8216a:	f040 0001 	orr.w	r0, r0, #1
   8216e:	4770      	bx	lr
   82170:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82174:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82178:	d102      	bne.n	82180 <__cmpdf2+0x64>
   8217a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8217e:	d107      	bne.n	82190 <__cmpdf2+0x74>
   82180:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82184:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82188:	d1d6      	bne.n	82138 <__cmpdf2+0x1c>
   8218a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8218e:	d0d3      	beq.n	82138 <__cmpdf2+0x1c>
   82190:	f85d 0b04 	ldr.w	r0, [sp], #4
   82194:	4770      	bx	lr
   82196:	bf00      	nop

00082198 <__aeabi_cdrcmple>:
   82198:	4684      	mov	ip, r0
   8219a:	4610      	mov	r0, r2
   8219c:	4662      	mov	r2, ip
   8219e:	468c      	mov	ip, r1
   821a0:	4619      	mov	r1, r3
   821a2:	4663      	mov	r3, ip
   821a4:	e000      	b.n	821a8 <__aeabi_cdcmpeq>
   821a6:	bf00      	nop

000821a8 <__aeabi_cdcmpeq>:
   821a8:	b501      	push	{r0, lr}
   821aa:	f7ff ffb7 	bl	8211c <__cmpdf2>
   821ae:	2800      	cmp	r0, #0
   821b0:	bf48      	it	mi
   821b2:	f110 0f00 	cmnmi.w	r0, #0
   821b6:	bd01      	pop	{r0, pc}

000821b8 <__aeabi_dcmpeq>:
   821b8:	f84d ed08 	str.w	lr, [sp, #-8]!
   821bc:	f7ff fff4 	bl	821a8 <__aeabi_cdcmpeq>
   821c0:	bf0c      	ite	eq
   821c2:	2001      	moveq	r0, #1
   821c4:	2000      	movne	r0, #0
   821c6:	f85d fb08 	ldr.w	pc, [sp], #8
   821ca:	bf00      	nop

000821cc <__aeabi_dcmplt>:
   821cc:	f84d ed08 	str.w	lr, [sp, #-8]!
   821d0:	f7ff ffea 	bl	821a8 <__aeabi_cdcmpeq>
   821d4:	bf34      	ite	cc
   821d6:	2001      	movcc	r0, #1
   821d8:	2000      	movcs	r0, #0
   821da:	f85d fb08 	ldr.w	pc, [sp], #8
   821de:	bf00      	nop

000821e0 <__aeabi_dcmple>:
   821e0:	f84d ed08 	str.w	lr, [sp, #-8]!
   821e4:	f7ff ffe0 	bl	821a8 <__aeabi_cdcmpeq>
   821e8:	bf94      	ite	ls
   821ea:	2001      	movls	r0, #1
   821ec:	2000      	movhi	r0, #0
   821ee:	f85d fb08 	ldr.w	pc, [sp], #8
   821f2:	bf00      	nop

000821f4 <__aeabi_dcmpge>:
   821f4:	f84d ed08 	str.w	lr, [sp, #-8]!
   821f8:	f7ff ffce 	bl	82198 <__aeabi_cdrcmple>
   821fc:	bf94      	ite	ls
   821fe:	2001      	movls	r0, #1
   82200:	2000      	movhi	r0, #0
   82202:	f85d fb08 	ldr.w	pc, [sp], #8
   82206:	bf00      	nop

00082208 <__aeabi_dcmpgt>:
   82208:	f84d ed08 	str.w	lr, [sp, #-8]!
   8220c:	f7ff ffc4 	bl	82198 <__aeabi_cdrcmple>
   82210:	bf34      	ite	cc
   82212:	2001      	movcc	r0, #1
   82214:	2000      	movcs	r0, #0
   82216:	f85d fb08 	ldr.w	pc, [sp], #8
   8221a:	bf00      	nop

0008221c <__aeabi_dcmpun>:
   8221c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82220:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82224:	d102      	bne.n	8222c <__aeabi_dcmpun+0x10>
   82226:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8222a:	d10a      	bne.n	82242 <__aeabi_dcmpun+0x26>
   8222c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82230:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82234:	d102      	bne.n	8223c <__aeabi_dcmpun+0x20>
   82236:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8223a:	d102      	bne.n	82242 <__aeabi_dcmpun+0x26>
   8223c:	f04f 0000 	mov.w	r0, #0
   82240:	4770      	bx	lr
   82242:	f04f 0001 	mov.w	r0, #1
   82246:	4770      	bx	lr

00082248 <__aeabi_d2f>:
   82248:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8224c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   82250:	bf24      	itt	cs
   82252:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   82256:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   8225a:	d90d      	bls.n	82278 <__aeabi_d2f+0x30>
   8225c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   82260:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   82264:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   82268:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   8226c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   82270:	bf08      	it	eq
   82272:	f020 0001 	biceq.w	r0, r0, #1
   82276:	4770      	bx	lr
   82278:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   8227c:	d121      	bne.n	822c2 <__aeabi_d2f+0x7a>
   8227e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   82282:	bfbc      	itt	lt
   82284:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   82288:	4770      	bxlt	lr
   8228a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8228e:	ea4f 5252 	mov.w	r2, r2, lsr #21
   82292:	f1c2 0218 	rsb	r2, r2, #24
   82296:	f1c2 0c20 	rsb	ip, r2, #32
   8229a:	fa10 f30c 	lsls.w	r3, r0, ip
   8229e:	fa20 f002 	lsr.w	r0, r0, r2
   822a2:	bf18      	it	ne
   822a4:	f040 0001 	orrne.w	r0, r0, #1
   822a8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   822ac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   822b0:	fa03 fc0c 	lsl.w	ip, r3, ip
   822b4:	ea40 000c 	orr.w	r0, r0, ip
   822b8:	fa23 f302 	lsr.w	r3, r3, r2
   822bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
   822c0:	e7cc      	b.n	8225c <__aeabi_d2f+0x14>
   822c2:	ea7f 5362 	mvns.w	r3, r2, asr #21
   822c6:	d107      	bne.n	822d8 <__aeabi_d2f+0x90>
   822c8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   822cc:	bf1e      	ittt	ne
   822ce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   822d2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   822d6:	4770      	bxne	lr
   822d8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   822dc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   822e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   822e4:	4770      	bx	lr
   822e6:	bf00      	nop

000822e8 <__aeabi_f2iz>:
   822e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
   822ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   822f0:	d30f      	bcc.n	82312 <__aeabi_f2iz+0x2a>
   822f2:	f04f 039e 	mov.w	r3, #158	; 0x9e
   822f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   822fa:	d90d      	bls.n	82318 <__aeabi_f2iz+0x30>
   822fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
   82300:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   82304:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   82308:	fa23 f002 	lsr.w	r0, r3, r2
   8230c:	bf18      	it	ne
   8230e:	4240      	negne	r0, r0
   82310:	4770      	bx	lr
   82312:	f04f 0000 	mov.w	r0, #0
   82316:	4770      	bx	lr
   82318:	f112 0f61 	cmn.w	r2, #97	; 0x61
   8231c:	d101      	bne.n	82322 <__aeabi_f2iz+0x3a>
   8231e:	0242      	lsls	r2, r0, #9
   82320:	d105      	bne.n	8232e <__aeabi_f2iz+0x46>
   82322:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   82326:	bf08      	it	eq
   82328:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8232c:	4770      	bx	lr
   8232e:	f04f 0000 	mov.w	r0, #0
   82332:	4770      	bx	lr

00082334 <__errno>:
   82334:	4b01      	ldr	r3, [pc, #4]	; (8233c <__errno+0x8>)
   82336:	6818      	ldr	r0, [r3, #0]
   82338:	4770      	bx	lr
   8233a:	bf00      	nop
   8233c:	20070568 	.word	0x20070568

00082340 <__libc_init_array>:
   82340:	b570      	push	{r4, r5, r6, lr}
   82342:	4e0f      	ldr	r6, [pc, #60]	; (82380 <__libc_init_array+0x40>)
   82344:	4d0f      	ldr	r5, [pc, #60]	; (82384 <__libc_init_array+0x44>)
   82346:	1b76      	subs	r6, r6, r5
   82348:	10b6      	asrs	r6, r6, #2
   8234a:	bf18      	it	ne
   8234c:	2400      	movne	r4, #0
   8234e:	d005      	beq.n	8235c <__libc_init_array+0x1c>
   82350:	3401      	adds	r4, #1
   82352:	f855 3b04 	ldr.w	r3, [r5], #4
   82356:	4798      	blx	r3
   82358:	42a6      	cmp	r6, r4
   8235a:	d1f9      	bne.n	82350 <__libc_init_array+0x10>
   8235c:	4e0a      	ldr	r6, [pc, #40]	; (82388 <__libc_init_array+0x48>)
   8235e:	4d0b      	ldr	r5, [pc, #44]	; (8238c <__libc_init_array+0x4c>)
   82360:	f003 f894 	bl	8548c <_init>
   82364:	1b76      	subs	r6, r6, r5
   82366:	10b6      	asrs	r6, r6, #2
   82368:	bf18      	it	ne
   8236a:	2400      	movne	r4, #0
   8236c:	d006      	beq.n	8237c <__libc_init_array+0x3c>
   8236e:	3401      	adds	r4, #1
   82370:	f855 3b04 	ldr.w	r3, [r5], #4
   82374:	4798      	blx	r3
   82376:	42a6      	cmp	r6, r4
   82378:	d1f9      	bne.n	8236e <__libc_init_array+0x2e>
   8237a:	bd70      	pop	{r4, r5, r6, pc}
   8237c:	bd70      	pop	{r4, r5, r6, pc}
   8237e:	bf00      	nop
   82380:	00085498 	.word	0x00085498
   82384:	00085498 	.word	0x00085498
   82388:	000854a0 	.word	0x000854a0
   8238c:	00085498 	.word	0x00085498

00082390 <iprintf>:
   82390:	b40f      	push	{r0, r1, r2, r3}
   82392:	b510      	push	{r4, lr}
   82394:	4b07      	ldr	r3, [pc, #28]	; (823b4 <iprintf+0x24>)
   82396:	b082      	sub	sp, #8
   82398:	ac04      	add	r4, sp, #16
   8239a:	f854 2b04 	ldr.w	r2, [r4], #4
   8239e:	6818      	ldr	r0, [r3, #0]
   823a0:	4623      	mov	r3, r4
   823a2:	6881      	ldr	r1, [r0, #8]
   823a4:	9401      	str	r4, [sp, #4]
   823a6:	f000 fa7b 	bl	828a0 <_vfiprintf_r>
   823aa:	b002      	add	sp, #8
   823ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   823b0:	b004      	add	sp, #16
   823b2:	4770      	bx	lr
   823b4:	20070568 	.word	0x20070568

000823b8 <__itoa>:
   823b8:	1e93      	subs	r3, r2, #2
   823ba:	2b22      	cmp	r3, #34	; 0x22
   823bc:	d810      	bhi.n	823e0 <__itoa+0x28>
   823be:	2a0a      	cmp	r2, #10
   823c0:	b510      	push	{r4, lr}
   823c2:	d006      	beq.n	823d2 <__itoa+0x1a>
   823c4:	2300      	movs	r3, #0
   823c6:	460c      	mov	r4, r1
   823c8:	4419      	add	r1, r3
   823ca:	f000 f9ed 	bl	827a8 <__utoa>
   823ce:	4620      	mov	r0, r4
   823d0:	bd10      	pop	{r4, pc}
   823d2:	2800      	cmp	r0, #0
   823d4:	daf6      	bge.n	823c4 <__itoa+0xc>
   823d6:	232d      	movs	r3, #45	; 0x2d
   823d8:	700b      	strb	r3, [r1, #0]
   823da:	4240      	negs	r0, r0
   823dc:	2301      	movs	r3, #1
   823de:	e7f2      	b.n	823c6 <__itoa+0xe>
   823e0:	2000      	movs	r0, #0
   823e2:	7008      	strb	r0, [r1, #0]
   823e4:	4770      	bx	lr
   823e6:	bf00      	nop

000823e8 <itoa>:
   823e8:	f7ff bfe6 	b.w	823b8 <__itoa>

000823ec <memcpy>:
   823ec:	4684      	mov	ip, r0
   823ee:	ea41 0300 	orr.w	r3, r1, r0
   823f2:	f013 0303 	ands.w	r3, r3, #3
   823f6:	d149      	bne.n	8248c <memcpy+0xa0>
   823f8:	3a40      	subs	r2, #64	; 0x40
   823fa:	d323      	bcc.n	82444 <memcpy+0x58>
   823fc:	680b      	ldr	r3, [r1, #0]
   823fe:	6003      	str	r3, [r0, #0]
   82400:	684b      	ldr	r3, [r1, #4]
   82402:	6043      	str	r3, [r0, #4]
   82404:	688b      	ldr	r3, [r1, #8]
   82406:	6083      	str	r3, [r0, #8]
   82408:	68cb      	ldr	r3, [r1, #12]
   8240a:	60c3      	str	r3, [r0, #12]
   8240c:	690b      	ldr	r3, [r1, #16]
   8240e:	6103      	str	r3, [r0, #16]
   82410:	694b      	ldr	r3, [r1, #20]
   82412:	6143      	str	r3, [r0, #20]
   82414:	698b      	ldr	r3, [r1, #24]
   82416:	6183      	str	r3, [r0, #24]
   82418:	69cb      	ldr	r3, [r1, #28]
   8241a:	61c3      	str	r3, [r0, #28]
   8241c:	6a0b      	ldr	r3, [r1, #32]
   8241e:	6203      	str	r3, [r0, #32]
   82420:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82422:	6243      	str	r3, [r0, #36]	; 0x24
   82424:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82426:	6283      	str	r3, [r0, #40]	; 0x28
   82428:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8242a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8242c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8242e:	6303      	str	r3, [r0, #48]	; 0x30
   82430:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82432:	6343      	str	r3, [r0, #52]	; 0x34
   82434:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82436:	6383      	str	r3, [r0, #56]	; 0x38
   82438:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8243a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8243c:	3040      	adds	r0, #64	; 0x40
   8243e:	3140      	adds	r1, #64	; 0x40
   82440:	3a40      	subs	r2, #64	; 0x40
   82442:	d2db      	bcs.n	823fc <memcpy+0x10>
   82444:	3230      	adds	r2, #48	; 0x30
   82446:	d30b      	bcc.n	82460 <memcpy+0x74>
   82448:	680b      	ldr	r3, [r1, #0]
   8244a:	6003      	str	r3, [r0, #0]
   8244c:	684b      	ldr	r3, [r1, #4]
   8244e:	6043      	str	r3, [r0, #4]
   82450:	688b      	ldr	r3, [r1, #8]
   82452:	6083      	str	r3, [r0, #8]
   82454:	68cb      	ldr	r3, [r1, #12]
   82456:	60c3      	str	r3, [r0, #12]
   82458:	3010      	adds	r0, #16
   8245a:	3110      	adds	r1, #16
   8245c:	3a10      	subs	r2, #16
   8245e:	d2f3      	bcs.n	82448 <memcpy+0x5c>
   82460:	320c      	adds	r2, #12
   82462:	d305      	bcc.n	82470 <memcpy+0x84>
   82464:	f851 3b04 	ldr.w	r3, [r1], #4
   82468:	f840 3b04 	str.w	r3, [r0], #4
   8246c:	3a04      	subs	r2, #4
   8246e:	d2f9      	bcs.n	82464 <memcpy+0x78>
   82470:	3204      	adds	r2, #4
   82472:	d008      	beq.n	82486 <memcpy+0x9a>
   82474:	07d2      	lsls	r2, r2, #31
   82476:	bf1c      	itt	ne
   82478:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8247c:	f800 3b01 	strbne.w	r3, [r0], #1
   82480:	d301      	bcc.n	82486 <memcpy+0x9a>
   82482:	880b      	ldrh	r3, [r1, #0]
   82484:	8003      	strh	r3, [r0, #0]
   82486:	4660      	mov	r0, ip
   82488:	4770      	bx	lr
   8248a:	bf00      	nop
   8248c:	2a08      	cmp	r2, #8
   8248e:	d313      	bcc.n	824b8 <memcpy+0xcc>
   82490:	078b      	lsls	r3, r1, #30
   82492:	d0b1      	beq.n	823f8 <memcpy+0xc>
   82494:	f010 0303 	ands.w	r3, r0, #3
   82498:	d0ae      	beq.n	823f8 <memcpy+0xc>
   8249a:	f1c3 0304 	rsb	r3, r3, #4
   8249e:	1ad2      	subs	r2, r2, r3
   824a0:	07db      	lsls	r3, r3, #31
   824a2:	bf1c      	itt	ne
   824a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   824a8:	f800 3b01 	strbne.w	r3, [r0], #1
   824ac:	d3a4      	bcc.n	823f8 <memcpy+0xc>
   824ae:	f831 3b02 	ldrh.w	r3, [r1], #2
   824b2:	f820 3b02 	strh.w	r3, [r0], #2
   824b6:	e79f      	b.n	823f8 <memcpy+0xc>
   824b8:	3a04      	subs	r2, #4
   824ba:	d3d9      	bcc.n	82470 <memcpy+0x84>
   824bc:	3a01      	subs	r2, #1
   824be:	f811 3b01 	ldrb.w	r3, [r1], #1
   824c2:	f800 3b01 	strb.w	r3, [r0], #1
   824c6:	d2f9      	bcs.n	824bc <memcpy+0xd0>
   824c8:	780b      	ldrb	r3, [r1, #0]
   824ca:	7003      	strb	r3, [r0, #0]
   824cc:	784b      	ldrb	r3, [r1, #1]
   824ce:	7043      	strb	r3, [r0, #1]
   824d0:	788b      	ldrb	r3, [r1, #2]
   824d2:	7083      	strb	r3, [r0, #2]
   824d4:	4660      	mov	r0, ip
   824d6:	4770      	bx	lr

000824d8 <memset>:
   824d8:	b470      	push	{r4, r5, r6}
   824da:	0784      	lsls	r4, r0, #30
   824dc:	d046      	beq.n	8256c <memset+0x94>
   824de:	1e54      	subs	r4, r2, #1
   824e0:	2a00      	cmp	r2, #0
   824e2:	d041      	beq.n	82568 <memset+0x90>
   824e4:	b2cd      	uxtb	r5, r1
   824e6:	4603      	mov	r3, r0
   824e8:	e002      	b.n	824f0 <memset+0x18>
   824ea:	1e62      	subs	r2, r4, #1
   824ec:	b3e4      	cbz	r4, 82568 <memset+0x90>
   824ee:	4614      	mov	r4, r2
   824f0:	f803 5b01 	strb.w	r5, [r3], #1
   824f4:	079a      	lsls	r2, r3, #30
   824f6:	d1f8      	bne.n	824ea <memset+0x12>
   824f8:	2c03      	cmp	r4, #3
   824fa:	d92e      	bls.n	8255a <memset+0x82>
   824fc:	b2cd      	uxtb	r5, r1
   824fe:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82502:	2c0f      	cmp	r4, #15
   82504:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82508:	d919      	bls.n	8253e <memset+0x66>
   8250a:	4626      	mov	r6, r4
   8250c:	f103 0210 	add.w	r2, r3, #16
   82510:	3e10      	subs	r6, #16
   82512:	2e0f      	cmp	r6, #15
   82514:	f842 5c10 	str.w	r5, [r2, #-16]
   82518:	f842 5c0c 	str.w	r5, [r2, #-12]
   8251c:	f842 5c08 	str.w	r5, [r2, #-8]
   82520:	f842 5c04 	str.w	r5, [r2, #-4]
   82524:	f102 0210 	add.w	r2, r2, #16
   82528:	d8f2      	bhi.n	82510 <memset+0x38>
   8252a:	f1a4 0210 	sub.w	r2, r4, #16
   8252e:	f022 020f 	bic.w	r2, r2, #15
   82532:	f004 040f 	and.w	r4, r4, #15
   82536:	3210      	adds	r2, #16
   82538:	2c03      	cmp	r4, #3
   8253a:	4413      	add	r3, r2
   8253c:	d90d      	bls.n	8255a <memset+0x82>
   8253e:	461e      	mov	r6, r3
   82540:	4622      	mov	r2, r4
   82542:	3a04      	subs	r2, #4
   82544:	2a03      	cmp	r2, #3
   82546:	f846 5b04 	str.w	r5, [r6], #4
   8254a:	d8fa      	bhi.n	82542 <memset+0x6a>
   8254c:	1f22      	subs	r2, r4, #4
   8254e:	f022 0203 	bic.w	r2, r2, #3
   82552:	3204      	adds	r2, #4
   82554:	4413      	add	r3, r2
   82556:	f004 0403 	and.w	r4, r4, #3
   8255a:	b12c      	cbz	r4, 82568 <memset+0x90>
   8255c:	b2c9      	uxtb	r1, r1
   8255e:	441c      	add	r4, r3
   82560:	f803 1b01 	strb.w	r1, [r3], #1
   82564:	42a3      	cmp	r3, r4
   82566:	d1fb      	bne.n	82560 <memset+0x88>
   82568:	bc70      	pop	{r4, r5, r6}
   8256a:	4770      	bx	lr
   8256c:	4614      	mov	r4, r2
   8256e:	4603      	mov	r3, r0
   82570:	e7c2      	b.n	824f8 <memset+0x20>
   82572:	bf00      	nop

00082574 <_puts_r>:
   82574:	b5f0      	push	{r4, r5, r6, r7, lr}
   82576:	4605      	mov	r5, r0
   82578:	b089      	sub	sp, #36	; 0x24
   8257a:	4608      	mov	r0, r1
   8257c:	460c      	mov	r4, r1
   8257e:	f000 f8e5 	bl	8274c <strlen>
   82582:	1c43      	adds	r3, r0, #1
   82584:	4f14      	ldr	r7, [pc, #80]	; (825d8 <_puts_r+0x64>)
   82586:	9303      	str	r3, [sp, #12]
   82588:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8258a:	2601      	movs	r6, #1
   8258c:	a904      	add	r1, sp, #16
   8258e:	2202      	movs	r2, #2
   82590:	9404      	str	r4, [sp, #16]
   82592:	9005      	str	r0, [sp, #20]
   82594:	68ac      	ldr	r4, [r5, #8]
   82596:	9706      	str	r7, [sp, #24]
   82598:	9607      	str	r6, [sp, #28]
   8259a:	9101      	str	r1, [sp, #4]
   8259c:	9202      	str	r2, [sp, #8]
   8259e:	b1b3      	cbz	r3, 825ce <_puts_r+0x5a>
   825a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   825a4:	049a      	lsls	r2, r3, #18
   825a6:	d406      	bmi.n	825b6 <_puts_r+0x42>
   825a8:	6e62      	ldr	r2, [r4, #100]	; 0x64
   825aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   825ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   825b2:	81a3      	strh	r3, [r4, #12]
   825b4:	6662      	str	r2, [r4, #100]	; 0x64
   825b6:	4621      	mov	r1, r4
   825b8:	4628      	mov	r0, r5
   825ba:	aa01      	add	r2, sp, #4
   825bc:	f001 fbf6 	bl	83dac <__sfvwrite_r>
   825c0:	2800      	cmp	r0, #0
   825c2:	bf14      	ite	ne
   825c4:	f04f 30ff 	movne.w	r0, #4294967295
   825c8:	200a      	moveq	r0, #10
   825ca:	b009      	add	sp, #36	; 0x24
   825cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   825ce:	4628      	mov	r0, r5
   825d0:	f001 fa3c 	bl	83a4c <__sinit>
   825d4:	e7e4      	b.n	825a0 <_puts_r+0x2c>
   825d6:	bf00      	nop
   825d8:	00085410 	.word	0x00085410

000825dc <puts>:
   825dc:	4b02      	ldr	r3, [pc, #8]	; (825e8 <puts+0xc>)
   825de:	4601      	mov	r1, r0
   825e0:	6818      	ldr	r0, [r3, #0]
   825e2:	f7ff bfc7 	b.w	82574 <_puts_r>
   825e6:	bf00      	nop
   825e8:	20070568 	.word	0x20070568

000825ec <setbuf>:
   825ec:	2900      	cmp	r1, #0
   825ee:	bf0c      	ite	eq
   825f0:	2202      	moveq	r2, #2
   825f2:	2200      	movne	r2, #0
   825f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   825f8:	f000 b800 	b.w	825fc <setvbuf>

000825fc <setvbuf>:
   825fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82600:	4d51      	ldr	r5, [pc, #324]	; (82748 <setvbuf+0x14c>)
   82602:	b083      	sub	sp, #12
   82604:	682d      	ldr	r5, [r5, #0]
   82606:	4604      	mov	r4, r0
   82608:	460f      	mov	r7, r1
   8260a:	4690      	mov	r8, r2
   8260c:	461e      	mov	r6, r3
   8260e:	b115      	cbz	r5, 82616 <setvbuf+0x1a>
   82610:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82612:	2b00      	cmp	r3, #0
   82614:	d079      	beq.n	8270a <setvbuf+0x10e>
   82616:	f1b8 0f02 	cmp.w	r8, #2
   8261a:	d004      	beq.n	82626 <setvbuf+0x2a>
   8261c:	f1b8 0f01 	cmp.w	r8, #1
   82620:	d87f      	bhi.n	82722 <setvbuf+0x126>
   82622:	2e00      	cmp	r6, #0
   82624:	db7d      	blt.n	82722 <setvbuf+0x126>
   82626:	4621      	mov	r1, r4
   82628:	4628      	mov	r0, r5
   8262a:	f001 f97b 	bl	83924 <_fflush_r>
   8262e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82630:	b141      	cbz	r1, 82644 <setvbuf+0x48>
   82632:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82636:	4299      	cmp	r1, r3
   82638:	d002      	beq.n	82640 <setvbuf+0x44>
   8263a:	4628      	mov	r0, r5
   8263c:	f001 face 	bl	83bdc <_free_r>
   82640:	2300      	movs	r3, #0
   82642:	6323      	str	r3, [r4, #48]	; 0x30
   82644:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82648:	2200      	movs	r2, #0
   8264a:	61a2      	str	r2, [r4, #24]
   8264c:	6062      	str	r2, [r4, #4]
   8264e:	061a      	lsls	r2, r3, #24
   82650:	d454      	bmi.n	826fc <setvbuf+0x100>
   82652:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   82656:	f023 0303 	bic.w	r3, r3, #3
   8265a:	f1b8 0f02 	cmp.w	r8, #2
   8265e:	81a3      	strh	r3, [r4, #12]
   82660:	d039      	beq.n	826d6 <setvbuf+0xda>
   82662:	ab01      	add	r3, sp, #4
   82664:	466a      	mov	r2, sp
   82666:	4621      	mov	r1, r4
   82668:	4628      	mov	r0, r5
   8266a:	f001 fd55 	bl	84118 <__swhatbuf_r>
   8266e:	89a3      	ldrh	r3, [r4, #12]
   82670:	4318      	orrs	r0, r3
   82672:	81a0      	strh	r0, [r4, #12]
   82674:	b326      	cbz	r6, 826c0 <setvbuf+0xc4>
   82676:	b327      	cbz	r7, 826c2 <setvbuf+0xc6>
   82678:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8267a:	2b00      	cmp	r3, #0
   8267c:	d04d      	beq.n	8271a <setvbuf+0x11e>
   8267e:	9b00      	ldr	r3, [sp, #0]
   82680:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   82684:	429e      	cmp	r6, r3
   82686:	bf1c      	itt	ne
   82688:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
   8268c:	81a0      	strhne	r0, [r4, #12]
   8268e:	f1b8 0f01 	cmp.w	r8, #1
   82692:	bf08      	it	eq
   82694:	f040 0001 	orreq.w	r0, r0, #1
   82698:	b283      	uxth	r3, r0
   8269a:	bf08      	it	eq
   8269c:	81a0      	strheq	r0, [r4, #12]
   8269e:	f003 0008 	and.w	r0, r3, #8
   826a2:	b280      	uxth	r0, r0
   826a4:	6027      	str	r7, [r4, #0]
   826a6:	6127      	str	r7, [r4, #16]
   826a8:	6166      	str	r6, [r4, #20]
   826aa:	b318      	cbz	r0, 826f4 <setvbuf+0xf8>
   826ac:	f013 0001 	ands.w	r0, r3, #1
   826b0:	d02f      	beq.n	82712 <setvbuf+0x116>
   826b2:	2000      	movs	r0, #0
   826b4:	4276      	negs	r6, r6
   826b6:	61a6      	str	r6, [r4, #24]
   826b8:	60a0      	str	r0, [r4, #8]
   826ba:	b003      	add	sp, #12
   826bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   826c0:	9e00      	ldr	r6, [sp, #0]
   826c2:	4630      	mov	r0, r6
   826c4:	f001 fd9c 	bl	84200 <malloc>
   826c8:	4607      	mov	r7, r0
   826ca:	b368      	cbz	r0, 82728 <setvbuf+0x12c>
   826cc:	89a3      	ldrh	r3, [r4, #12]
   826ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   826d2:	81a3      	strh	r3, [r4, #12]
   826d4:	e7d0      	b.n	82678 <setvbuf+0x7c>
   826d6:	2000      	movs	r0, #0
   826d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
   826dc:	f043 0302 	orr.w	r3, r3, #2
   826e0:	2500      	movs	r5, #0
   826e2:	2101      	movs	r1, #1
   826e4:	81a3      	strh	r3, [r4, #12]
   826e6:	60a5      	str	r5, [r4, #8]
   826e8:	6022      	str	r2, [r4, #0]
   826ea:	6122      	str	r2, [r4, #16]
   826ec:	6161      	str	r1, [r4, #20]
   826ee:	b003      	add	sp, #12
   826f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   826f4:	60a0      	str	r0, [r4, #8]
   826f6:	b003      	add	sp, #12
   826f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   826fc:	6921      	ldr	r1, [r4, #16]
   826fe:	4628      	mov	r0, r5
   82700:	f001 fa6c 	bl	83bdc <_free_r>
   82704:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82708:	e7a3      	b.n	82652 <setvbuf+0x56>
   8270a:	4628      	mov	r0, r5
   8270c:	f001 f99e 	bl	83a4c <__sinit>
   82710:	e781      	b.n	82616 <setvbuf+0x1a>
   82712:	60a6      	str	r6, [r4, #8]
   82714:	b003      	add	sp, #12
   82716:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8271a:	4628      	mov	r0, r5
   8271c:	f001 f996 	bl	83a4c <__sinit>
   82720:	e7ad      	b.n	8267e <setvbuf+0x82>
   82722:	f04f 30ff 	mov.w	r0, #4294967295
   82726:	e7e2      	b.n	826ee <setvbuf+0xf2>
   82728:	f8dd 9000 	ldr.w	r9, [sp]
   8272c:	45b1      	cmp	r9, r6
   8272e:	d006      	beq.n	8273e <setvbuf+0x142>
   82730:	4648      	mov	r0, r9
   82732:	f001 fd65 	bl	84200 <malloc>
   82736:	4607      	mov	r7, r0
   82738:	b108      	cbz	r0, 8273e <setvbuf+0x142>
   8273a:	464e      	mov	r6, r9
   8273c:	e7c6      	b.n	826cc <setvbuf+0xd0>
   8273e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82742:	f04f 30ff 	mov.w	r0, #4294967295
   82746:	e7c7      	b.n	826d8 <setvbuf+0xdc>
   82748:	20070568 	.word	0x20070568

0008274c <strlen>:
   8274c:	f020 0103 	bic.w	r1, r0, #3
   82750:	f010 0003 	ands.w	r0, r0, #3
   82754:	f1c0 0000 	rsb	r0, r0, #0
   82758:	f851 3b04 	ldr.w	r3, [r1], #4
   8275c:	f100 0c04 	add.w	ip, r0, #4
   82760:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   82764:	f06f 0200 	mvn.w	r2, #0
   82768:	bf1c      	itt	ne
   8276a:	fa22 f20c 	lsrne.w	r2, r2, ip
   8276e:	4313      	orrne	r3, r2
   82770:	f04f 0c01 	mov.w	ip, #1
   82774:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   82778:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8277c:	eba3 020c 	sub.w	r2, r3, ip
   82780:	ea22 0203 	bic.w	r2, r2, r3
   82784:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   82788:	bf04      	itt	eq
   8278a:	f851 3b04 	ldreq.w	r3, [r1], #4
   8278e:	3004      	addeq	r0, #4
   82790:	d0f4      	beq.n	8277c <strlen+0x30>
   82792:	f1c2 0100 	rsb	r1, r2, #0
   82796:	ea02 0201 	and.w	r2, r2, r1
   8279a:	fab2 f282 	clz	r2, r2
   8279e:	f1c2 021f 	rsb	r2, r2, #31
   827a2:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   827a6:	4770      	bx	lr

000827a8 <__utoa>:
   827a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   827aa:	b08b      	sub	sp, #44	; 0x2c
   827ac:	466f      	mov	r7, sp
   827ae:	4615      	mov	r5, r2
   827b0:	f8df e070 	ldr.w	lr, [pc, #112]	; 82824 <__utoa+0x7c>
   827b4:	4604      	mov	r4, r0
   827b6:	460e      	mov	r6, r1
   827b8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   827bc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   827be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   827c2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   827c4:	e89e 0003 	ldmia.w	lr, {r0, r1}
   827c8:	1eab      	subs	r3, r5, #2
   827ca:	f847 0b04 	str.w	r0, [r7], #4
   827ce:	2b22      	cmp	r3, #34	; 0x22
   827d0:	7039      	strb	r1, [r7, #0]
   827d2:	d822      	bhi.n	8281a <__utoa+0x72>
   827d4:	1e71      	subs	r1, r6, #1
   827d6:	4608      	mov	r0, r1
   827d8:	2300      	movs	r3, #0
   827da:	e000      	b.n	827de <__utoa+0x36>
   827dc:	4613      	mov	r3, r2
   827de:	fbb4 f2f5 	udiv	r2, r4, r5
   827e2:	fb05 4412 	mls	r4, r5, r2, r4
   827e6:	af0a      	add	r7, sp, #40	; 0x28
   827e8:	443c      	add	r4, r7
   827ea:	f814 7c28 	ldrb.w	r7, [r4, #-40]
   827ee:	4614      	mov	r4, r2
   827f0:	f800 7f01 	strb.w	r7, [r0, #1]!
   827f4:	1c5a      	adds	r2, r3, #1
   827f6:	2c00      	cmp	r4, #0
   827f8:	d1f0      	bne.n	827dc <__utoa+0x34>
   827fa:	54b4      	strb	r4, [r6, r2]
   827fc:	18f2      	adds	r2, r6, r3
   827fe:	b14b      	cbz	r3, 82814 <__utoa+0x6c>
   82800:	3401      	adds	r4, #1
   82802:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   82806:	7817      	ldrb	r7, [r2, #0]
   82808:	1b18      	subs	r0, r3, r4
   8280a:	4284      	cmp	r4, r0
   8280c:	700f      	strb	r7, [r1, #0]
   8280e:	f802 5901 	strb.w	r5, [r2], #-1
   82812:	dbf5      	blt.n	82800 <__utoa+0x58>
   82814:	4630      	mov	r0, r6
   82816:	b00b      	add	sp, #44	; 0x2c
   82818:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8281a:	2000      	movs	r0, #0
   8281c:	7030      	strb	r0, [r6, #0]
   8281e:	b00b      	add	sp, #44	; 0x2c
   82820:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82822:	bf00      	nop
   82824:	00085414 	.word	0x00085414

00082828 <__sprint_r.part.0>:
   82828:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   8282a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8282e:	049c      	lsls	r4, r3, #18
   82830:	4692      	mov	sl, r2
   82832:	d52c      	bpl.n	8288e <__sprint_r.part.0+0x66>
   82834:	6893      	ldr	r3, [r2, #8]
   82836:	6812      	ldr	r2, [r2, #0]
   82838:	b33b      	cbz	r3, 8288a <__sprint_r.part.0+0x62>
   8283a:	460f      	mov	r7, r1
   8283c:	4680      	mov	r8, r0
   8283e:	f102 0908 	add.w	r9, r2, #8
   82842:	e919 0060 	ldmdb	r9, {r5, r6}
   82846:	08b6      	lsrs	r6, r6, #2
   82848:	d017      	beq.n	8287a <__sprint_r.part.0+0x52>
   8284a:	3d04      	subs	r5, #4
   8284c:	2400      	movs	r4, #0
   8284e:	e001      	b.n	82854 <__sprint_r.part.0+0x2c>
   82850:	42a6      	cmp	r6, r4
   82852:	d010      	beq.n	82876 <__sprint_r.part.0+0x4e>
   82854:	463a      	mov	r2, r7
   82856:	f855 1f04 	ldr.w	r1, [r5, #4]!
   8285a:	4640      	mov	r0, r8
   8285c:	f001 f95e 	bl	83b1c <_fputwc_r>
   82860:	1c43      	adds	r3, r0, #1
   82862:	f104 0401 	add.w	r4, r4, #1
   82866:	d1f3      	bne.n	82850 <__sprint_r.part.0+0x28>
   82868:	2300      	movs	r3, #0
   8286a:	f8ca 3008 	str.w	r3, [sl, #8]
   8286e:	f8ca 3004 	str.w	r3, [sl, #4]
   82872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82876:	f8da 3008 	ldr.w	r3, [sl, #8]
   8287a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   8287e:	f8ca 3008 	str.w	r3, [sl, #8]
   82882:	f109 0908 	add.w	r9, r9, #8
   82886:	2b00      	cmp	r3, #0
   82888:	d1db      	bne.n	82842 <__sprint_r.part.0+0x1a>
   8288a:	2000      	movs	r0, #0
   8288c:	e7ec      	b.n	82868 <__sprint_r.part.0+0x40>
   8288e:	f001 fa8d 	bl	83dac <__sfvwrite_r>
   82892:	2300      	movs	r3, #0
   82894:	f8ca 3008 	str.w	r3, [sl, #8]
   82898:	f8ca 3004 	str.w	r3, [sl, #4]
   8289c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000828a0 <_vfiprintf_r>:
   828a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   828a4:	b0ab      	sub	sp, #172	; 0xac
   828a6:	461c      	mov	r4, r3
   828a8:	9100      	str	r1, [sp, #0]
   828aa:	4690      	mov	r8, r2
   828ac:	9304      	str	r3, [sp, #16]
   828ae:	9005      	str	r0, [sp, #20]
   828b0:	b118      	cbz	r0, 828ba <_vfiprintf_r+0x1a>
   828b2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   828b4:	2b00      	cmp	r3, #0
   828b6:	f000 80de 	beq.w	82a76 <_vfiprintf_r+0x1d6>
   828ba:	9800      	ldr	r0, [sp, #0]
   828bc:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
   828c0:	b28a      	uxth	r2, r1
   828c2:	0495      	lsls	r5, r2, #18
   828c4:	d407      	bmi.n	828d6 <_vfiprintf_r+0x36>
   828c6:	6e43      	ldr	r3, [r0, #100]	; 0x64
   828c8:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   828cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   828d0:	8182      	strh	r2, [r0, #12]
   828d2:	6643      	str	r3, [r0, #100]	; 0x64
   828d4:	b292      	uxth	r2, r2
   828d6:	0711      	lsls	r1, r2, #28
   828d8:	f140 80b1 	bpl.w	82a3e <_vfiprintf_r+0x19e>
   828dc:	9b00      	ldr	r3, [sp, #0]
   828de:	691b      	ldr	r3, [r3, #16]
   828e0:	2b00      	cmp	r3, #0
   828e2:	f000 80ac 	beq.w	82a3e <_vfiprintf_r+0x19e>
   828e6:	f002 021a 	and.w	r2, r2, #26
   828ea:	2a0a      	cmp	r2, #10
   828ec:	f000 80b5 	beq.w	82a5a <_vfiprintf_r+0x1ba>
   828f0:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   828f4:	46d3      	mov	fp, sl
   828f6:	2300      	movs	r3, #0
   828f8:	9302      	str	r3, [sp, #8]
   828fa:	930f      	str	r3, [sp, #60]	; 0x3c
   828fc:	930e      	str	r3, [sp, #56]	; 0x38
   828fe:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   82902:	f898 3000 	ldrb.w	r3, [r8]
   82906:	4644      	mov	r4, r8
   82908:	b1fb      	cbz	r3, 8294a <_vfiprintf_r+0xaa>
   8290a:	2b25      	cmp	r3, #37	; 0x25
   8290c:	d102      	bne.n	82914 <_vfiprintf_r+0x74>
   8290e:	e01c      	b.n	8294a <_vfiprintf_r+0xaa>
   82910:	2b25      	cmp	r3, #37	; 0x25
   82912:	d003      	beq.n	8291c <_vfiprintf_r+0x7c>
   82914:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   82918:	2b00      	cmp	r3, #0
   8291a:	d1f9      	bne.n	82910 <_vfiprintf_r+0x70>
   8291c:	ebc8 0504 	rsb	r5, r8, r4
   82920:	b19d      	cbz	r5, 8294a <_vfiprintf_r+0xaa>
   82922:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   82924:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82926:	3301      	adds	r3, #1
   82928:	442a      	add	r2, r5
   8292a:	2b07      	cmp	r3, #7
   8292c:	f8cb 8000 	str.w	r8, [fp]
   82930:	f8cb 5004 	str.w	r5, [fp, #4]
   82934:	920f      	str	r2, [sp, #60]	; 0x3c
   82936:	930e      	str	r3, [sp, #56]	; 0x38
   82938:	dd7b      	ble.n	82a32 <_vfiprintf_r+0x192>
   8293a:	2a00      	cmp	r2, #0
   8293c:	f040 851f 	bne.w	8337e <_vfiprintf_r+0xade>
   82940:	46d3      	mov	fp, sl
   82942:	9b02      	ldr	r3, [sp, #8]
   82944:	920e      	str	r2, [sp, #56]	; 0x38
   82946:	442b      	add	r3, r5
   82948:	9302      	str	r3, [sp, #8]
   8294a:	7823      	ldrb	r3, [r4, #0]
   8294c:	2b00      	cmp	r3, #0
   8294e:	f000 843b 	beq.w	831c8 <_vfiprintf_r+0x928>
   82952:	f04f 0300 	mov.w	r3, #0
   82956:	2100      	movs	r1, #0
   82958:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8295c:	f104 0801 	add.w	r8, r4, #1
   82960:	7863      	ldrb	r3, [r4, #1]
   82962:	4608      	mov	r0, r1
   82964:	460e      	mov	r6, r1
   82966:	460c      	mov	r4, r1
   82968:	f04f 32ff 	mov.w	r2, #4294967295
   8296c:	9201      	str	r2, [sp, #4]
   8296e:	f108 0801 	add.w	r8, r8, #1
   82972:	f1a3 0220 	sub.w	r2, r3, #32
   82976:	2a58      	cmp	r2, #88	; 0x58
   82978:	f200 838b 	bhi.w	83092 <_vfiprintf_r+0x7f2>
   8297c:	e8df f012 	tbh	[pc, r2, lsl #1]
   82980:	0389033d 	.word	0x0389033d
   82984:	03450389 	.word	0x03450389
   82988:	03890389 	.word	0x03890389
   8298c:	03890389 	.word	0x03890389
   82990:	03890389 	.word	0x03890389
   82994:	026b007e 	.word	0x026b007e
   82998:	00860389 	.word	0x00860389
   8299c:	03890270 	.word	0x03890270
   829a0:	025d01cc 	.word	0x025d01cc
   829a4:	025d025d 	.word	0x025d025d
   829a8:	025d025d 	.word	0x025d025d
   829ac:	025d025d 	.word	0x025d025d
   829b0:	025d025d 	.word	0x025d025d
   829b4:	03890389 	.word	0x03890389
   829b8:	03890389 	.word	0x03890389
   829bc:	03890389 	.word	0x03890389
   829c0:	03890389 	.word	0x03890389
   829c4:	03890389 	.word	0x03890389
   829c8:	038901d1 	.word	0x038901d1
   829cc:	03890389 	.word	0x03890389
   829d0:	03890389 	.word	0x03890389
   829d4:	03890389 	.word	0x03890389
   829d8:	03890389 	.word	0x03890389
   829dc:	021a0389 	.word	0x021a0389
   829e0:	03890389 	.word	0x03890389
   829e4:	03890389 	.word	0x03890389
   829e8:	02e50389 	.word	0x02e50389
   829ec:	03890389 	.word	0x03890389
   829f0:	03890308 	.word	0x03890308
   829f4:	03890389 	.word	0x03890389
   829f8:	03890389 	.word	0x03890389
   829fc:	03890389 	.word	0x03890389
   82a00:	03890389 	.word	0x03890389
   82a04:	032b0389 	.word	0x032b0389
   82a08:	03890382 	.word	0x03890382
   82a0c:	03890389 	.word	0x03890389
   82a10:	0382035e 	.word	0x0382035e
   82a14:	03890389 	.word	0x03890389
   82a18:	03890363 	.word	0x03890363
   82a1c:	028d0370 	.word	0x028d0370
   82a20:	02e0008b 	.word	0x02e0008b
   82a24:	02930389 	.word	0x02930389
   82a28:	02b20389 	.word	0x02b20389
   82a2c:	03890389 	.word	0x03890389
   82a30:	034a      	.short	0x034a
   82a32:	f10b 0b08 	add.w	fp, fp, #8
   82a36:	9b02      	ldr	r3, [sp, #8]
   82a38:	442b      	add	r3, r5
   82a3a:	9302      	str	r3, [sp, #8]
   82a3c:	e785      	b.n	8294a <_vfiprintf_r+0xaa>
   82a3e:	9900      	ldr	r1, [sp, #0]
   82a40:	9805      	ldr	r0, [sp, #20]
   82a42:	f000 fe57 	bl	836f4 <__swsetup_r>
   82a46:	2800      	cmp	r0, #0
   82a48:	f040 8545 	bne.w	834d6 <_vfiprintf_r+0xc36>
   82a4c:	9b00      	ldr	r3, [sp, #0]
   82a4e:	899a      	ldrh	r2, [r3, #12]
   82a50:	f002 021a 	and.w	r2, r2, #26
   82a54:	2a0a      	cmp	r2, #10
   82a56:	f47f af4b 	bne.w	828f0 <_vfiprintf_r+0x50>
   82a5a:	9900      	ldr	r1, [sp, #0]
   82a5c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
   82a60:	2b00      	cmp	r3, #0
   82a62:	f6ff af45 	blt.w	828f0 <_vfiprintf_r+0x50>
   82a66:	4623      	mov	r3, r4
   82a68:	4642      	mov	r2, r8
   82a6a:	9805      	ldr	r0, [sp, #20]
   82a6c:	f000 fe0c 	bl	83688 <__sbprintf>
   82a70:	b02b      	add	sp, #172	; 0xac
   82a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a76:	f000 ffe9 	bl	83a4c <__sinit>
   82a7a:	e71e      	b.n	828ba <_vfiprintf_r+0x1a>
   82a7c:	9a04      	ldr	r2, [sp, #16]
   82a7e:	4613      	mov	r3, r2
   82a80:	6814      	ldr	r4, [r2, #0]
   82a82:	3304      	adds	r3, #4
   82a84:	2c00      	cmp	r4, #0
   82a86:	9304      	str	r3, [sp, #16]
   82a88:	da02      	bge.n	82a90 <_vfiprintf_r+0x1f0>
   82a8a:	4264      	negs	r4, r4
   82a8c:	f046 0604 	orr.w	r6, r6, #4
   82a90:	f898 3000 	ldrb.w	r3, [r8]
   82a94:	e76b      	b.n	8296e <_vfiprintf_r+0xce>
   82a96:	f04f 0300 	mov.w	r3, #0
   82a9a:	9804      	ldr	r0, [sp, #16]
   82a9c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   82aa0:	4603      	mov	r3, r0
   82aa2:	2130      	movs	r1, #48	; 0x30
   82aa4:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   82aa8:	9901      	ldr	r1, [sp, #4]
   82aaa:	2278      	movs	r2, #120	; 0x78
   82aac:	2900      	cmp	r1, #0
   82aae:	9406      	str	r4, [sp, #24]
   82ab0:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   82ab4:	6804      	ldr	r4, [r0, #0]
   82ab6:	f103 0304 	add.w	r3, r3, #4
   82aba:	f04f 0500 	mov.w	r5, #0
   82abe:	f046 0202 	orr.w	r2, r6, #2
   82ac2:	f2c0 850c 	blt.w	834de <_vfiprintf_r+0xc3e>
   82ac6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82aca:	ea54 0205 	orrs.w	r2, r4, r5
   82ace:	f046 0602 	orr.w	r6, r6, #2
   82ad2:	9304      	str	r3, [sp, #16]
   82ad4:	f040 84b5 	bne.w	83442 <_vfiprintf_r+0xba2>
   82ad8:	48b3      	ldr	r0, [pc, #716]	; (82da8 <_vfiprintf_r+0x508>)
   82ada:	9b01      	ldr	r3, [sp, #4]
   82adc:	2b00      	cmp	r3, #0
   82ade:	f040 8462 	bne.w	833a6 <_vfiprintf_r+0xb06>
   82ae2:	4699      	mov	r9, r3
   82ae4:	4657      	mov	r7, sl
   82ae6:	2300      	movs	r3, #0
   82ae8:	9301      	str	r3, [sp, #4]
   82aea:	9303      	str	r3, [sp, #12]
   82aec:	9b01      	ldr	r3, [sp, #4]
   82aee:	9a03      	ldr	r2, [sp, #12]
   82af0:	4293      	cmp	r3, r2
   82af2:	bfb8      	it	lt
   82af4:	4613      	movlt	r3, r2
   82af6:	461d      	mov	r5, r3
   82af8:	f1b9 0f00 	cmp.w	r9, #0
   82afc:	d000      	beq.n	82b00 <_vfiprintf_r+0x260>
   82afe:	3501      	adds	r5, #1
   82b00:	f016 0302 	ands.w	r3, r6, #2
   82b04:	9307      	str	r3, [sp, #28]
   82b06:	bf18      	it	ne
   82b08:	3502      	addne	r5, #2
   82b0a:	f016 0384 	ands.w	r3, r6, #132	; 0x84
   82b0e:	9308      	str	r3, [sp, #32]
   82b10:	f040 82e8 	bne.w	830e4 <_vfiprintf_r+0x844>
   82b14:	9b06      	ldr	r3, [sp, #24]
   82b16:	1b5c      	subs	r4, r3, r5
   82b18:	2c00      	cmp	r4, #0
   82b1a:	f340 82e3 	ble.w	830e4 <_vfiprintf_r+0x844>
   82b1e:	2c10      	cmp	r4, #16
   82b20:	f340 853c 	ble.w	8359c <_vfiprintf_r+0xcfc>
   82b24:	f8df 9284 	ldr.w	r9, [pc, #644]	; 82dac <_vfiprintf_r+0x50c>
   82b28:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   82b2c:	46dc      	mov	ip, fp
   82b2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82b30:	46c3      	mov	fp, r8
   82b32:	2310      	movs	r3, #16
   82b34:	46a8      	mov	r8, r5
   82b36:	4670      	mov	r0, lr
   82b38:	464d      	mov	r5, r9
   82b3a:	f8dd 9014 	ldr.w	r9, [sp, #20]
   82b3e:	e007      	b.n	82b50 <_vfiprintf_r+0x2b0>
   82b40:	f100 0e02 	add.w	lr, r0, #2
   82b44:	4608      	mov	r0, r1
   82b46:	f10c 0c08 	add.w	ip, ip, #8
   82b4a:	3c10      	subs	r4, #16
   82b4c:	2c10      	cmp	r4, #16
   82b4e:	dd13      	ble.n	82b78 <_vfiprintf_r+0x2d8>
   82b50:	1c41      	adds	r1, r0, #1
   82b52:	3210      	adds	r2, #16
   82b54:	2907      	cmp	r1, #7
   82b56:	920f      	str	r2, [sp, #60]	; 0x3c
   82b58:	f8cc 5000 	str.w	r5, [ip]
   82b5c:	f8cc 3004 	str.w	r3, [ip, #4]
   82b60:	910e      	str	r1, [sp, #56]	; 0x38
   82b62:	dded      	ble.n	82b40 <_vfiprintf_r+0x2a0>
   82b64:	2a00      	cmp	r2, #0
   82b66:	f040 82a5 	bne.w	830b4 <_vfiprintf_r+0x814>
   82b6a:	3c10      	subs	r4, #16
   82b6c:	2c10      	cmp	r4, #16
   82b6e:	4610      	mov	r0, r2
   82b70:	f04f 0e01 	mov.w	lr, #1
   82b74:	46d4      	mov	ip, sl
   82b76:	dceb      	bgt.n	82b50 <_vfiprintf_r+0x2b0>
   82b78:	46a9      	mov	r9, r5
   82b7a:	4670      	mov	r0, lr
   82b7c:	4645      	mov	r5, r8
   82b7e:	46d8      	mov	r8, fp
   82b80:	46e3      	mov	fp, ip
   82b82:	4422      	add	r2, r4
   82b84:	2807      	cmp	r0, #7
   82b86:	920f      	str	r2, [sp, #60]	; 0x3c
   82b88:	f8cb 9000 	str.w	r9, [fp]
   82b8c:	f8cb 4004 	str.w	r4, [fp, #4]
   82b90:	900e      	str	r0, [sp, #56]	; 0x38
   82b92:	f300 836d 	bgt.w	83270 <_vfiprintf_r+0x9d0>
   82b96:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   82b9a:	f10b 0b08 	add.w	fp, fp, #8
   82b9e:	f100 0e01 	add.w	lr, r0, #1
   82ba2:	2b00      	cmp	r3, #0
   82ba4:	f040 82a7 	bne.w	830f6 <_vfiprintf_r+0x856>
   82ba8:	9b07      	ldr	r3, [sp, #28]
   82baa:	2b00      	cmp	r3, #0
   82bac:	f000 82ba 	beq.w	83124 <_vfiprintf_r+0x884>
   82bb0:	3202      	adds	r2, #2
   82bb2:	a90c      	add	r1, sp, #48	; 0x30
   82bb4:	2302      	movs	r3, #2
   82bb6:	f1be 0f07 	cmp.w	lr, #7
   82bba:	920f      	str	r2, [sp, #60]	; 0x3c
   82bbc:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   82bc0:	e88b 000a 	stmia.w	fp, {r1, r3}
   82bc4:	f340 8370 	ble.w	832a8 <_vfiprintf_r+0xa08>
   82bc8:	2a00      	cmp	r2, #0
   82bca:	f040 8400 	bne.w	833ce <_vfiprintf_r+0xb2e>
   82bce:	9b08      	ldr	r3, [sp, #32]
   82bd0:	f04f 0e01 	mov.w	lr, #1
   82bd4:	2b80      	cmp	r3, #128	; 0x80
   82bd6:	4610      	mov	r0, r2
   82bd8:	46d3      	mov	fp, sl
   82bda:	f040 82a7 	bne.w	8312c <_vfiprintf_r+0x88c>
   82bde:	9b06      	ldr	r3, [sp, #24]
   82be0:	1b5c      	subs	r4, r3, r5
   82be2:	2c00      	cmp	r4, #0
   82be4:	f340 82a2 	ble.w	8312c <_vfiprintf_r+0x88c>
   82be8:	2c10      	cmp	r4, #16
   82bea:	f340 84f8 	ble.w	835de <_vfiprintf_r+0xd3e>
   82bee:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 82db0 <_vfiprintf_r+0x510>
   82bf2:	46de      	mov	lr, fp
   82bf4:	2310      	movs	r3, #16
   82bf6:	46c3      	mov	fp, r8
   82bf8:	46a8      	mov	r8, r5
   82bfa:	464d      	mov	r5, r9
   82bfc:	f8dd 9014 	ldr.w	r9, [sp, #20]
   82c00:	e007      	b.n	82c12 <_vfiprintf_r+0x372>
   82c02:	f100 0c02 	add.w	ip, r0, #2
   82c06:	4608      	mov	r0, r1
   82c08:	f10e 0e08 	add.w	lr, lr, #8
   82c0c:	3c10      	subs	r4, #16
   82c0e:	2c10      	cmp	r4, #16
   82c10:	dd13      	ble.n	82c3a <_vfiprintf_r+0x39a>
   82c12:	1c41      	adds	r1, r0, #1
   82c14:	3210      	adds	r2, #16
   82c16:	2907      	cmp	r1, #7
   82c18:	920f      	str	r2, [sp, #60]	; 0x3c
   82c1a:	f8ce 5000 	str.w	r5, [lr]
   82c1e:	f8ce 3004 	str.w	r3, [lr, #4]
   82c22:	910e      	str	r1, [sp, #56]	; 0x38
   82c24:	dded      	ble.n	82c02 <_vfiprintf_r+0x362>
   82c26:	2a00      	cmp	r2, #0
   82c28:	f040 830c 	bne.w	83244 <_vfiprintf_r+0x9a4>
   82c2c:	3c10      	subs	r4, #16
   82c2e:	2c10      	cmp	r4, #16
   82c30:	f04f 0c01 	mov.w	ip, #1
   82c34:	4610      	mov	r0, r2
   82c36:	46d6      	mov	lr, sl
   82c38:	dceb      	bgt.n	82c12 <_vfiprintf_r+0x372>
   82c3a:	46a9      	mov	r9, r5
   82c3c:	4645      	mov	r5, r8
   82c3e:	46d8      	mov	r8, fp
   82c40:	46f3      	mov	fp, lr
   82c42:	4422      	add	r2, r4
   82c44:	f1bc 0f07 	cmp.w	ip, #7
   82c48:	920f      	str	r2, [sp, #60]	; 0x3c
   82c4a:	f8cb 9000 	str.w	r9, [fp]
   82c4e:	f8cb 4004 	str.w	r4, [fp, #4]
   82c52:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
   82c56:	f300 83c8 	bgt.w	833ea <_vfiprintf_r+0xb4a>
   82c5a:	9b01      	ldr	r3, [sp, #4]
   82c5c:	9903      	ldr	r1, [sp, #12]
   82c5e:	f10b 0b08 	add.w	fp, fp, #8
   82c62:	1a5c      	subs	r4, r3, r1
   82c64:	2c00      	cmp	r4, #0
   82c66:	f10c 0e01 	add.w	lr, ip, #1
   82c6a:	4660      	mov	r0, ip
   82c6c:	f300 8264 	bgt.w	83138 <_vfiprintf_r+0x898>
   82c70:	9903      	ldr	r1, [sp, #12]
   82c72:	f1be 0f07 	cmp.w	lr, #7
   82c76:	440a      	add	r2, r1
   82c78:	920f      	str	r2, [sp, #60]	; 0x3c
   82c7a:	f8cb 7000 	str.w	r7, [fp]
   82c7e:	f8cb 1004 	str.w	r1, [fp, #4]
   82c82:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   82c86:	f340 82c5 	ble.w	83214 <_vfiprintf_r+0x974>
   82c8a:	2a00      	cmp	r2, #0
   82c8c:	f040 8332 	bne.w	832f4 <_vfiprintf_r+0xa54>
   82c90:	0770      	lsls	r0, r6, #29
   82c92:	920e      	str	r2, [sp, #56]	; 0x38
   82c94:	d538      	bpl.n	82d08 <_vfiprintf_r+0x468>
   82c96:	9b06      	ldr	r3, [sp, #24]
   82c98:	1b5c      	subs	r4, r3, r5
   82c9a:	2c00      	cmp	r4, #0
   82c9c:	dd34      	ble.n	82d08 <_vfiprintf_r+0x468>
   82c9e:	46d3      	mov	fp, sl
   82ca0:	2c10      	cmp	r4, #16
   82ca2:	f340 8496 	ble.w	835d2 <_vfiprintf_r+0xd32>
   82ca6:	f8df 9104 	ldr.w	r9, [pc, #260]	; 82dac <_vfiprintf_r+0x50c>
   82caa:	990e      	ldr	r1, [sp, #56]	; 0x38
   82cac:	464f      	mov	r7, r9
   82cae:	2610      	movs	r6, #16
   82cb0:	f8dd 9014 	ldr.w	r9, [sp, #20]
   82cb4:	e006      	b.n	82cc4 <_vfiprintf_r+0x424>
   82cb6:	1c88      	adds	r0, r1, #2
   82cb8:	4619      	mov	r1, r3
   82cba:	f10b 0b08 	add.w	fp, fp, #8
   82cbe:	3c10      	subs	r4, #16
   82cc0:	2c10      	cmp	r4, #16
   82cc2:	dd13      	ble.n	82cec <_vfiprintf_r+0x44c>
   82cc4:	1c4b      	adds	r3, r1, #1
   82cc6:	3210      	adds	r2, #16
   82cc8:	2b07      	cmp	r3, #7
   82cca:	920f      	str	r2, [sp, #60]	; 0x3c
   82ccc:	f8cb 7000 	str.w	r7, [fp]
   82cd0:	f8cb 6004 	str.w	r6, [fp, #4]
   82cd4:	930e      	str	r3, [sp, #56]	; 0x38
   82cd6:	ddee      	ble.n	82cb6 <_vfiprintf_r+0x416>
   82cd8:	2a00      	cmp	r2, #0
   82cda:	f040 8285 	bne.w	831e8 <_vfiprintf_r+0x948>
   82cde:	3c10      	subs	r4, #16
   82ce0:	2c10      	cmp	r4, #16
   82ce2:	f04f 0001 	mov.w	r0, #1
   82ce6:	4611      	mov	r1, r2
   82ce8:	46d3      	mov	fp, sl
   82cea:	dceb      	bgt.n	82cc4 <_vfiprintf_r+0x424>
   82cec:	46b9      	mov	r9, r7
   82cee:	4422      	add	r2, r4
   82cf0:	2807      	cmp	r0, #7
   82cf2:	920f      	str	r2, [sp, #60]	; 0x3c
   82cf4:	f8cb 9000 	str.w	r9, [fp]
   82cf8:	f8cb 4004 	str.w	r4, [fp, #4]
   82cfc:	900e      	str	r0, [sp, #56]	; 0x38
   82cfe:	f340 8292 	ble.w	83226 <_vfiprintf_r+0x986>
   82d02:	2a00      	cmp	r2, #0
   82d04:	f040 840c 	bne.w	83520 <_vfiprintf_r+0xc80>
   82d08:	9b02      	ldr	r3, [sp, #8]
   82d0a:	9a06      	ldr	r2, [sp, #24]
   82d0c:	42aa      	cmp	r2, r5
   82d0e:	bfac      	ite	ge
   82d10:	189b      	addge	r3, r3, r2
   82d12:	195b      	addlt	r3, r3, r5
   82d14:	9302      	str	r3, [sp, #8]
   82d16:	e290      	b.n	8323a <_vfiprintf_r+0x99a>
   82d18:	f046 0680 	orr.w	r6, r6, #128	; 0x80
   82d1c:	f898 3000 	ldrb.w	r3, [r8]
   82d20:	e625      	b.n	8296e <_vfiprintf_r+0xce>
   82d22:	9406      	str	r4, [sp, #24]
   82d24:	2900      	cmp	r1, #0
   82d26:	f040 8485 	bne.w	83634 <_vfiprintf_r+0xd94>
   82d2a:	f046 0610 	orr.w	r6, r6, #16
   82d2e:	06b3      	lsls	r3, r6, #26
   82d30:	f140 8304 	bpl.w	8333c <_vfiprintf_r+0xa9c>
   82d34:	9904      	ldr	r1, [sp, #16]
   82d36:	3107      	adds	r1, #7
   82d38:	f021 0107 	bic.w	r1, r1, #7
   82d3c:	e9d1 2300 	ldrd	r2, r3, [r1]
   82d40:	4614      	mov	r4, r2
   82d42:	461d      	mov	r5, r3
   82d44:	3108      	adds	r1, #8
   82d46:	9104      	str	r1, [sp, #16]
   82d48:	2a00      	cmp	r2, #0
   82d4a:	f173 0300 	sbcs.w	r3, r3, #0
   82d4e:	f2c0 837c 	blt.w	8344a <_vfiprintf_r+0xbaa>
   82d52:	9b01      	ldr	r3, [sp, #4]
   82d54:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   82d58:	2b00      	cmp	r3, #0
   82d5a:	f2c0 830b 	blt.w	83374 <_vfiprintf_r+0xad4>
   82d5e:	ea54 0305 	orrs.w	r3, r4, r5
   82d62:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82d66:	f000 80de 	beq.w	82f26 <_vfiprintf_r+0x686>
   82d6a:	2d00      	cmp	r5, #0
   82d6c:	bf08      	it	eq
   82d6e:	2c0a      	cmpeq	r4, #10
   82d70:	f0c0 80de 	bcc.w	82f30 <_vfiprintf_r+0x690>
   82d74:	4657      	mov	r7, sl
   82d76:	4620      	mov	r0, r4
   82d78:	4629      	mov	r1, r5
   82d7a:	220a      	movs	r2, #10
   82d7c:	2300      	movs	r3, #0
   82d7e:	f002 f97d 	bl	8507c <__aeabi_uldivmod>
   82d82:	3230      	adds	r2, #48	; 0x30
   82d84:	f807 2d01 	strb.w	r2, [r7, #-1]!
   82d88:	4620      	mov	r0, r4
   82d8a:	4629      	mov	r1, r5
   82d8c:	2300      	movs	r3, #0
   82d8e:	220a      	movs	r2, #10
   82d90:	f002 f974 	bl	8507c <__aeabi_uldivmod>
   82d94:	4604      	mov	r4, r0
   82d96:	460d      	mov	r5, r1
   82d98:	ea54 0305 	orrs.w	r3, r4, r5
   82d9c:	d1eb      	bne.n	82d76 <_vfiprintf_r+0x4d6>
   82d9e:	ebc7 030a 	rsb	r3, r7, sl
   82da2:	9303      	str	r3, [sp, #12]
   82da4:	e6a2      	b.n	82aec <_vfiprintf_r+0x24c>
   82da6:	bf00      	nop
   82da8:	00085460 	.word	0x00085460
   82dac:	0008547c 	.word	0x0008547c
   82db0:	0008543c 	.word	0x0008543c
   82db4:	9406      	str	r4, [sp, #24]
   82db6:	2900      	cmp	r1, #0
   82db8:	f040 8438 	bne.w	8362c <_vfiprintf_r+0xd8c>
   82dbc:	f046 0610 	orr.w	r6, r6, #16
   82dc0:	f016 0320 	ands.w	r3, r6, #32
   82dc4:	f000 82a1 	beq.w	8330a <_vfiprintf_r+0xa6a>
   82dc8:	f04f 0200 	mov.w	r2, #0
   82dcc:	9b04      	ldr	r3, [sp, #16]
   82dce:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   82dd2:	3307      	adds	r3, #7
   82dd4:	f023 0307 	bic.w	r3, r3, #7
   82dd8:	f103 0208 	add.w	r2, r3, #8
   82ddc:	e9d3 4500 	ldrd	r4, r5, [r3]
   82de0:	9b01      	ldr	r3, [sp, #4]
   82de2:	9204      	str	r2, [sp, #16]
   82de4:	2b00      	cmp	r3, #0
   82de6:	db0a      	blt.n	82dfe <_vfiprintf_r+0x55e>
   82de8:	ea54 0305 	orrs.w	r3, r4, r5
   82dec:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82df0:	d105      	bne.n	82dfe <_vfiprintf_r+0x55e>
   82df2:	9b01      	ldr	r3, [sp, #4]
   82df4:	2b00      	cmp	r3, #0
   82df6:	f000 8427 	beq.w	83648 <_vfiprintf_r+0xda8>
   82dfa:	2400      	movs	r4, #0
   82dfc:	2500      	movs	r5, #0
   82dfe:	f04f 0900 	mov.w	r9, #0
   82e02:	4657      	mov	r7, sl
   82e04:	08e2      	lsrs	r2, r4, #3
   82e06:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   82e0a:	08e9      	lsrs	r1, r5, #3
   82e0c:	f004 0307 	and.w	r3, r4, #7
   82e10:	460d      	mov	r5, r1
   82e12:	4614      	mov	r4, r2
   82e14:	3330      	adds	r3, #48	; 0x30
   82e16:	ea54 0205 	orrs.w	r2, r4, r5
   82e1a:	f807 3d01 	strb.w	r3, [r7, #-1]!
   82e1e:	d1f1      	bne.n	82e04 <_vfiprintf_r+0x564>
   82e20:	07f4      	lsls	r4, r6, #31
   82e22:	d5bc      	bpl.n	82d9e <_vfiprintf_r+0x4fe>
   82e24:	2b30      	cmp	r3, #48	; 0x30
   82e26:	d0ba      	beq.n	82d9e <_vfiprintf_r+0x4fe>
   82e28:	2230      	movs	r2, #48	; 0x30
   82e2a:	1e7b      	subs	r3, r7, #1
   82e2c:	f807 2c01 	strb.w	r2, [r7, #-1]
   82e30:	ebc3 020a 	rsb	r2, r3, sl
   82e34:	9203      	str	r2, [sp, #12]
   82e36:	461f      	mov	r7, r3
   82e38:	e658      	b.n	82aec <_vfiprintf_r+0x24c>
   82e3a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82e3e:	2400      	movs	r4, #0
   82e40:	f818 3b01 	ldrb.w	r3, [r8], #1
   82e44:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   82e48:	eb02 0444 	add.w	r4, r2, r4, lsl #1
   82e4c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82e50:	2a09      	cmp	r2, #9
   82e52:	d9f5      	bls.n	82e40 <_vfiprintf_r+0x5a0>
   82e54:	e58d      	b.n	82972 <_vfiprintf_r+0xd2>
   82e56:	f898 3000 	ldrb.w	r3, [r8]
   82e5a:	2101      	movs	r1, #1
   82e5c:	202b      	movs	r0, #43	; 0x2b
   82e5e:	e586      	b.n	8296e <_vfiprintf_r+0xce>
   82e60:	f898 3000 	ldrb.w	r3, [r8]
   82e64:	f108 0501 	add.w	r5, r8, #1
   82e68:	2b2a      	cmp	r3, #42	; 0x2a
   82e6a:	f000 83cc 	beq.w	83606 <_vfiprintf_r+0xd66>
   82e6e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82e72:	2a09      	cmp	r2, #9
   82e74:	46a8      	mov	r8, r5
   82e76:	bf98      	it	ls
   82e78:	2500      	movls	r5, #0
   82e7a:	f200 83b5 	bhi.w	835e8 <_vfiprintf_r+0xd48>
   82e7e:	f818 3b01 	ldrb.w	r3, [r8], #1
   82e82:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   82e86:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   82e8a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82e8e:	2a09      	cmp	r2, #9
   82e90:	d9f5      	bls.n	82e7e <_vfiprintf_r+0x5de>
   82e92:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
   82e96:	9201      	str	r2, [sp, #4]
   82e98:	e56b      	b.n	82972 <_vfiprintf_r+0xd2>
   82e9a:	9406      	str	r4, [sp, #24]
   82e9c:	2900      	cmp	r1, #0
   82e9e:	d08f      	beq.n	82dc0 <_vfiprintf_r+0x520>
   82ea0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   82ea4:	e78c      	b.n	82dc0 <_vfiprintf_r+0x520>
   82ea6:	f04f 0300 	mov.w	r3, #0
   82eaa:	9a04      	ldr	r2, [sp, #16]
   82eac:	9406      	str	r4, [sp, #24]
   82eae:	6817      	ldr	r7, [r2, #0]
   82eb0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   82eb4:	1d14      	adds	r4, r2, #4
   82eb6:	9b01      	ldr	r3, [sp, #4]
   82eb8:	2f00      	cmp	r7, #0
   82eba:	f000 837f 	beq.w	835bc <_vfiprintf_r+0xd1c>
   82ebe:	2b00      	cmp	r3, #0
   82ec0:	f2c0 8353 	blt.w	8356a <_vfiprintf_r+0xcca>
   82ec4:	461a      	mov	r2, r3
   82ec6:	2100      	movs	r1, #0
   82ec8:	4638      	mov	r0, r7
   82eca:	f001 fc4d 	bl	84768 <memchr>
   82ece:	2800      	cmp	r0, #0
   82ed0:	f000 838e 	beq.w	835f0 <_vfiprintf_r+0xd50>
   82ed4:	1bc3      	subs	r3, r0, r7
   82ed6:	9303      	str	r3, [sp, #12]
   82ed8:	2300      	movs	r3, #0
   82eda:	9404      	str	r4, [sp, #16]
   82edc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   82ee0:	9301      	str	r3, [sp, #4]
   82ee2:	e603      	b.n	82aec <_vfiprintf_r+0x24c>
   82ee4:	9406      	str	r4, [sp, #24]
   82ee6:	2900      	cmp	r1, #0
   82ee8:	f040 839d 	bne.w	83626 <_vfiprintf_r+0xd86>
   82eec:	f016 0920 	ands.w	r9, r6, #32
   82ef0:	d134      	bne.n	82f5c <_vfiprintf_r+0x6bc>
   82ef2:	f016 0310 	ands.w	r3, r6, #16
   82ef6:	d103      	bne.n	82f00 <_vfiprintf_r+0x660>
   82ef8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   82efc:	f040 831f 	bne.w	8353e <_vfiprintf_r+0xc9e>
   82f00:	9a04      	ldr	r2, [sp, #16]
   82f02:	2500      	movs	r5, #0
   82f04:	4613      	mov	r3, r2
   82f06:	6814      	ldr	r4, [r2, #0]
   82f08:	9a01      	ldr	r2, [sp, #4]
   82f0a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   82f0e:	2a00      	cmp	r2, #0
   82f10:	f103 0304 	add.w	r3, r3, #4
   82f14:	f2c0 8327 	blt.w	83566 <_vfiprintf_r+0xcc6>
   82f18:	ea54 0205 	orrs.w	r2, r4, r5
   82f1c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82f20:	9304      	str	r3, [sp, #16]
   82f22:	f47f af22 	bne.w	82d6a <_vfiprintf_r+0x4ca>
   82f26:	9b01      	ldr	r3, [sp, #4]
   82f28:	2b00      	cmp	r3, #0
   82f2a:	f43f addb 	beq.w	82ae4 <_vfiprintf_r+0x244>
   82f2e:	2400      	movs	r4, #0
   82f30:	af2a      	add	r7, sp, #168	; 0xa8
   82f32:	3430      	adds	r4, #48	; 0x30
   82f34:	f807 4d41 	strb.w	r4, [r7, #-65]!
   82f38:	ebc7 030a 	rsb	r3, r7, sl
   82f3c:	9303      	str	r3, [sp, #12]
   82f3e:	e5d5      	b.n	82aec <_vfiprintf_r+0x24c>
   82f40:	f046 0620 	orr.w	r6, r6, #32
   82f44:	f898 3000 	ldrb.w	r3, [r8]
   82f48:	e511      	b.n	8296e <_vfiprintf_r+0xce>
   82f4a:	9406      	str	r4, [sp, #24]
   82f4c:	2900      	cmp	r1, #0
   82f4e:	f040 8375 	bne.w	8363c <_vfiprintf_r+0xd9c>
   82f52:	f046 0610 	orr.w	r6, r6, #16
   82f56:	f016 0920 	ands.w	r9, r6, #32
   82f5a:	d0ca      	beq.n	82ef2 <_vfiprintf_r+0x652>
   82f5c:	f04f 0200 	mov.w	r2, #0
   82f60:	9b04      	ldr	r3, [sp, #16]
   82f62:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   82f66:	3307      	adds	r3, #7
   82f68:	f023 0307 	bic.w	r3, r3, #7
   82f6c:	f103 0208 	add.w	r2, r3, #8
   82f70:	e9d3 4500 	ldrd	r4, r5, [r3]
   82f74:	9b01      	ldr	r3, [sp, #4]
   82f76:	9204      	str	r2, [sp, #16]
   82f78:	2b00      	cmp	r3, #0
   82f7a:	f2c0 81f9 	blt.w	83370 <_vfiprintf_r+0xad0>
   82f7e:	ea54 0305 	orrs.w	r3, r4, r5
   82f82:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82f86:	f04f 0900 	mov.w	r9, #0
   82f8a:	f47f aeee 	bne.w	82d6a <_vfiprintf_r+0x4ca>
   82f8e:	e7ca      	b.n	82f26 <_vfiprintf_r+0x686>
   82f90:	9406      	str	r4, [sp, #24]
   82f92:	2900      	cmp	r1, #0
   82f94:	f040 8355 	bne.w	83642 <_vfiprintf_r+0xda2>
   82f98:	06b2      	lsls	r2, r6, #26
   82f9a:	48b2      	ldr	r0, [pc, #712]	; (83264 <_vfiprintf_r+0x9c4>)
   82f9c:	d541      	bpl.n	83022 <_vfiprintf_r+0x782>
   82f9e:	9a04      	ldr	r2, [sp, #16]
   82fa0:	3207      	adds	r2, #7
   82fa2:	f022 0207 	bic.w	r2, r2, #7
   82fa6:	f102 0108 	add.w	r1, r2, #8
   82faa:	9104      	str	r1, [sp, #16]
   82fac:	e9d2 4500 	ldrd	r4, r5, [r2]
   82fb0:	f016 0901 	ands.w	r9, r6, #1
   82fb4:	f000 817e 	beq.w	832b4 <_vfiprintf_r+0xa14>
   82fb8:	ea54 0205 	orrs.w	r2, r4, r5
   82fbc:	f040 822b 	bne.w	83416 <_vfiprintf_r+0xb76>
   82fc0:	f04f 0300 	mov.w	r3, #0
   82fc4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   82fc8:	9b01      	ldr	r3, [sp, #4]
   82fca:	2b00      	cmp	r3, #0
   82fcc:	f2c0 82f3 	blt.w	835b6 <_vfiprintf_r+0xd16>
   82fd0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82fd4:	e581      	b.n	82ada <_vfiprintf_r+0x23a>
   82fd6:	9a04      	ldr	r2, [sp, #16]
   82fd8:	f04f 0100 	mov.w	r1, #0
   82fdc:	6813      	ldr	r3, [r2, #0]
   82fde:	2501      	movs	r5, #1
   82fe0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   82fe4:	4613      	mov	r3, r2
   82fe6:	3304      	adds	r3, #4
   82fe8:	9406      	str	r4, [sp, #24]
   82fea:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   82fee:	9304      	str	r3, [sp, #16]
   82ff0:	9503      	str	r5, [sp, #12]
   82ff2:	af10      	add	r7, sp, #64	; 0x40
   82ff4:	2300      	movs	r3, #0
   82ff6:	9301      	str	r3, [sp, #4]
   82ff8:	e582      	b.n	82b00 <_vfiprintf_r+0x260>
   82ffa:	f898 3000 	ldrb.w	r3, [r8]
   82ffe:	2800      	cmp	r0, #0
   83000:	f47f acb5 	bne.w	8296e <_vfiprintf_r+0xce>
   83004:	2101      	movs	r1, #1
   83006:	2020      	movs	r0, #32
   83008:	e4b1      	b.n	8296e <_vfiprintf_r+0xce>
   8300a:	f046 0601 	orr.w	r6, r6, #1
   8300e:	f898 3000 	ldrb.w	r3, [r8]
   83012:	e4ac      	b.n	8296e <_vfiprintf_r+0xce>
   83014:	9406      	str	r4, [sp, #24]
   83016:	2900      	cmp	r1, #0
   83018:	f040 832a 	bne.w	83670 <_vfiprintf_r+0xdd0>
   8301c:	06b2      	lsls	r2, r6, #26
   8301e:	4892      	ldr	r0, [pc, #584]	; (83268 <_vfiprintf_r+0x9c8>)
   83020:	d4bd      	bmi.n	82f9e <_vfiprintf_r+0x6fe>
   83022:	9904      	ldr	r1, [sp, #16]
   83024:	06f7      	lsls	r7, r6, #27
   83026:	460a      	mov	r2, r1
   83028:	f100 819d 	bmi.w	83366 <_vfiprintf_r+0xac6>
   8302c:	0675      	lsls	r5, r6, #25
   8302e:	f140 819a 	bpl.w	83366 <_vfiprintf_r+0xac6>
   83032:	3204      	adds	r2, #4
   83034:	880c      	ldrh	r4, [r1, #0]
   83036:	9204      	str	r2, [sp, #16]
   83038:	2500      	movs	r5, #0
   8303a:	e7b9      	b.n	82fb0 <_vfiprintf_r+0x710>
   8303c:	f046 0640 	orr.w	r6, r6, #64	; 0x40
   83040:	f898 3000 	ldrb.w	r3, [r8]
   83044:	e493      	b.n	8296e <_vfiprintf_r+0xce>
   83046:	f898 3000 	ldrb.w	r3, [r8]
   8304a:	2b6c      	cmp	r3, #108	; 0x6c
   8304c:	bf03      	ittte	eq
   8304e:	f898 3001 	ldrbeq.w	r3, [r8, #1]
   83052:	f046 0620 	orreq.w	r6, r6, #32
   83056:	f108 0801 	addeq.w	r8, r8, #1
   8305a:	f046 0610 	orrne.w	r6, r6, #16
   8305e:	e486      	b.n	8296e <_vfiprintf_r+0xce>
   83060:	2900      	cmp	r1, #0
   83062:	f040 8302 	bne.w	8366a <_vfiprintf_r+0xdca>
   83066:	06b4      	lsls	r4, r6, #26
   83068:	f140 8220 	bpl.w	834ac <_vfiprintf_r+0xc0c>
   8306c:	9a04      	ldr	r2, [sp, #16]
   8306e:	4613      	mov	r3, r2
   83070:	3304      	adds	r3, #4
   83072:	9304      	str	r3, [sp, #16]
   83074:	9b02      	ldr	r3, [sp, #8]
   83076:	6811      	ldr	r1, [r2, #0]
   83078:	17dd      	asrs	r5, r3, #31
   8307a:	461a      	mov	r2, r3
   8307c:	462b      	mov	r3, r5
   8307e:	e9c1 2300 	strd	r2, r3, [r1]
   83082:	e43e      	b.n	82902 <_vfiprintf_r+0x62>
   83084:	9406      	str	r4, [sp, #24]
   83086:	2900      	cmp	r1, #0
   83088:	f43f ae51 	beq.w	82d2e <_vfiprintf_r+0x48e>
   8308c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83090:	e64d      	b.n	82d2e <_vfiprintf_r+0x48e>
   83092:	9406      	str	r4, [sp, #24]
   83094:	2900      	cmp	r1, #0
   83096:	f040 82e5 	bne.w	83664 <_vfiprintf_r+0xdc4>
   8309a:	2b00      	cmp	r3, #0
   8309c:	f000 8094 	beq.w	831c8 <_vfiprintf_r+0x928>
   830a0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   830a4:	f04f 0300 	mov.w	r3, #0
   830a8:	2501      	movs	r5, #1
   830aa:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   830ae:	9503      	str	r5, [sp, #12]
   830b0:	af10      	add	r7, sp, #64	; 0x40
   830b2:	e79f      	b.n	82ff4 <_vfiprintf_r+0x754>
   830b4:	aa0d      	add	r2, sp, #52	; 0x34
   830b6:	9900      	ldr	r1, [sp, #0]
   830b8:	4648      	mov	r0, r9
   830ba:	9309      	str	r3, [sp, #36]	; 0x24
   830bc:	f7ff fbb4 	bl	82828 <__sprint_r.part.0>
   830c0:	2800      	cmp	r0, #0
   830c2:	f040 8088 	bne.w	831d6 <_vfiprintf_r+0x936>
   830c6:	980e      	ldr	r0, [sp, #56]	; 0x38
   830c8:	46d4      	mov	ip, sl
   830ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   830cc:	f100 0e01 	add.w	lr, r0, #1
   830d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   830d2:	e53a      	b.n	82b4a <_vfiprintf_r+0x2aa>
   830d4:	aa0d      	add	r2, sp, #52	; 0x34
   830d6:	9900      	ldr	r1, [sp, #0]
   830d8:	9805      	ldr	r0, [sp, #20]
   830da:	f7ff fba5 	bl	82828 <__sprint_r.part.0>
   830de:	2800      	cmp	r0, #0
   830e0:	d179      	bne.n	831d6 <_vfiprintf_r+0x936>
   830e2:	46d3      	mov	fp, sl
   830e4:	980e      	ldr	r0, [sp, #56]	; 0x38
   830e6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   830ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   830ec:	f100 0e01 	add.w	lr, r0, #1
   830f0:	2b00      	cmp	r3, #0
   830f2:	f43f ad59 	beq.w	82ba8 <_vfiprintf_r+0x308>
   830f6:	3201      	adds	r2, #1
   830f8:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   830fc:	2301      	movs	r3, #1
   830fe:	f1be 0f07 	cmp.w	lr, #7
   83102:	920f      	str	r2, [sp, #60]	; 0x3c
   83104:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   83108:	e88b 000a 	stmia.w	fp, {r1, r3}
   8310c:	f340 80c0 	ble.w	83290 <_vfiprintf_r+0x9f0>
   83110:	2a00      	cmp	r2, #0
   83112:	f040 814d 	bne.w	833b0 <_vfiprintf_r+0xb10>
   83116:	9907      	ldr	r1, [sp, #28]
   83118:	2900      	cmp	r1, #0
   8311a:	f040 80bf 	bne.w	8329c <_vfiprintf_r+0x9fc>
   8311e:	469e      	mov	lr, r3
   83120:	4610      	mov	r0, r2
   83122:	46d3      	mov	fp, sl
   83124:	9b08      	ldr	r3, [sp, #32]
   83126:	2b80      	cmp	r3, #128	; 0x80
   83128:	f43f ad59 	beq.w	82bde <_vfiprintf_r+0x33e>
   8312c:	9b01      	ldr	r3, [sp, #4]
   8312e:	9903      	ldr	r1, [sp, #12]
   83130:	1a5c      	subs	r4, r3, r1
   83132:	2c00      	cmp	r4, #0
   83134:	f77f ad9c 	ble.w	82c70 <_vfiprintf_r+0x3d0>
   83138:	2c10      	cmp	r4, #16
   8313a:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8326c <_vfiprintf_r+0x9cc>
   8313e:	dd25      	ble.n	8318c <_vfiprintf_r+0x8ec>
   83140:	46dc      	mov	ip, fp
   83142:	2310      	movs	r3, #16
   83144:	46c3      	mov	fp, r8
   83146:	46a8      	mov	r8, r5
   83148:	464d      	mov	r5, r9
   8314a:	f8dd 9014 	ldr.w	r9, [sp, #20]
   8314e:	e007      	b.n	83160 <_vfiprintf_r+0x8c0>
   83150:	f100 0e02 	add.w	lr, r0, #2
   83154:	4608      	mov	r0, r1
   83156:	f10c 0c08 	add.w	ip, ip, #8
   8315a:	3c10      	subs	r4, #16
   8315c:	2c10      	cmp	r4, #16
   8315e:	dd11      	ble.n	83184 <_vfiprintf_r+0x8e4>
   83160:	1c41      	adds	r1, r0, #1
   83162:	3210      	adds	r2, #16
   83164:	2907      	cmp	r1, #7
   83166:	920f      	str	r2, [sp, #60]	; 0x3c
   83168:	f8cc 5000 	str.w	r5, [ip]
   8316c:	f8cc 3004 	str.w	r3, [ip, #4]
   83170:	910e      	str	r1, [sp, #56]	; 0x38
   83172:	dded      	ble.n	83150 <_vfiprintf_r+0x8b0>
   83174:	b9d2      	cbnz	r2, 831ac <_vfiprintf_r+0x90c>
   83176:	3c10      	subs	r4, #16
   83178:	2c10      	cmp	r4, #16
   8317a:	f04f 0e01 	mov.w	lr, #1
   8317e:	4610      	mov	r0, r2
   83180:	46d4      	mov	ip, sl
   83182:	dced      	bgt.n	83160 <_vfiprintf_r+0x8c0>
   83184:	46a9      	mov	r9, r5
   83186:	4645      	mov	r5, r8
   83188:	46d8      	mov	r8, fp
   8318a:	46e3      	mov	fp, ip
   8318c:	4422      	add	r2, r4
   8318e:	f1be 0f07 	cmp.w	lr, #7
   83192:	920f      	str	r2, [sp, #60]	; 0x3c
   83194:	f8cb 9000 	str.w	r9, [fp]
   83198:	f8cb 4004 	str.w	r4, [fp, #4]
   8319c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   831a0:	dc2e      	bgt.n	83200 <_vfiprintf_r+0x960>
   831a2:	f10b 0b08 	add.w	fp, fp, #8
   831a6:	f10e 0e01 	add.w	lr, lr, #1
   831aa:	e561      	b.n	82c70 <_vfiprintf_r+0x3d0>
   831ac:	aa0d      	add	r2, sp, #52	; 0x34
   831ae:	9900      	ldr	r1, [sp, #0]
   831b0:	4648      	mov	r0, r9
   831b2:	9301      	str	r3, [sp, #4]
   831b4:	f7ff fb38 	bl	82828 <__sprint_r.part.0>
   831b8:	b968      	cbnz	r0, 831d6 <_vfiprintf_r+0x936>
   831ba:	980e      	ldr	r0, [sp, #56]	; 0x38
   831bc:	46d4      	mov	ip, sl
   831be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   831c0:	f100 0e01 	add.w	lr, r0, #1
   831c4:	9b01      	ldr	r3, [sp, #4]
   831c6:	e7c8      	b.n	8315a <_vfiprintf_r+0x8ba>
   831c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   831ca:	b123      	cbz	r3, 831d6 <_vfiprintf_r+0x936>
   831cc:	9805      	ldr	r0, [sp, #20]
   831ce:	aa0d      	add	r2, sp, #52	; 0x34
   831d0:	9900      	ldr	r1, [sp, #0]
   831d2:	f7ff fb29 	bl	82828 <__sprint_r.part.0>
   831d6:	9b00      	ldr	r3, [sp, #0]
   831d8:	899b      	ldrh	r3, [r3, #12]
   831da:	065a      	lsls	r2, r3, #25
   831dc:	f100 817b 	bmi.w	834d6 <_vfiprintf_r+0xc36>
   831e0:	9802      	ldr	r0, [sp, #8]
   831e2:	b02b      	add	sp, #172	; 0xac
   831e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   831e8:	aa0d      	add	r2, sp, #52	; 0x34
   831ea:	9900      	ldr	r1, [sp, #0]
   831ec:	4648      	mov	r0, r9
   831ee:	f7ff fb1b 	bl	82828 <__sprint_r.part.0>
   831f2:	2800      	cmp	r0, #0
   831f4:	d1ef      	bne.n	831d6 <_vfiprintf_r+0x936>
   831f6:	990e      	ldr	r1, [sp, #56]	; 0x38
   831f8:	46d3      	mov	fp, sl
   831fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   831fc:	1c48      	adds	r0, r1, #1
   831fe:	e55e      	b.n	82cbe <_vfiprintf_r+0x41e>
   83200:	2a00      	cmp	r2, #0
   83202:	f040 80fa 	bne.w	833fa <_vfiprintf_r+0xb5a>
   83206:	46d3      	mov	fp, sl
   83208:	9a03      	ldr	r2, [sp, #12]
   8320a:	2301      	movs	r3, #1
   8320c:	921b      	str	r2, [sp, #108]	; 0x6c
   8320e:	920f      	str	r2, [sp, #60]	; 0x3c
   83210:	971a      	str	r7, [sp, #104]	; 0x68
   83212:	930e      	str	r3, [sp, #56]	; 0x38
   83214:	f10b 0b08 	add.w	fp, fp, #8
   83218:	0771      	lsls	r1, r6, #29
   8321a:	d504      	bpl.n	83226 <_vfiprintf_r+0x986>
   8321c:	9b06      	ldr	r3, [sp, #24]
   8321e:	1b5c      	subs	r4, r3, r5
   83220:	2c00      	cmp	r4, #0
   83222:	f73f ad3d 	bgt.w	82ca0 <_vfiprintf_r+0x400>
   83226:	9b02      	ldr	r3, [sp, #8]
   83228:	9906      	ldr	r1, [sp, #24]
   8322a:	42a9      	cmp	r1, r5
   8322c:	bfac      	ite	ge
   8322e:	185b      	addge	r3, r3, r1
   83230:	195b      	addlt	r3, r3, r5
   83232:	9302      	str	r3, [sp, #8]
   83234:	2a00      	cmp	r2, #0
   83236:	f040 80ad 	bne.w	83394 <_vfiprintf_r+0xaf4>
   8323a:	2300      	movs	r3, #0
   8323c:	930e      	str	r3, [sp, #56]	; 0x38
   8323e:	46d3      	mov	fp, sl
   83240:	f7ff bb5f 	b.w	82902 <_vfiprintf_r+0x62>
   83244:	aa0d      	add	r2, sp, #52	; 0x34
   83246:	9900      	ldr	r1, [sp, #0]
   83248:	4648      	mov	r0, r9
   8324a:	9307      	str	r3, [sp, #28]
   8324c:	f7ff faec 	bl	82828 <__sprint_r.part.0>
   83250:	2800      	cmp	r0, #0
   83252:	d1c0      	bne.n	831d6 <_vfiprintf_r+0x936>
   83254:	980e      	ldr	r0, [sp, #56]	; 0x38
   83256:	46d6      	mov	lr, sl
   83258:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8325a:	f100 0c01 	add.w	ip, r0, #1
   8325e:	9b07      	ldr	r3, [sp, #28]
   83260:	e4d4      	b.n	82c0c <_vfiprintf_r+0x36c>
   83262:	bf00      	nop
   83264:	0008544c 	.word	0x0008544c
   83268:	00085460 	.word	0x00085460
   8326c:	0008543c 	.word	0x0008543c
   83270:	2a00      	cmp	r2, #0
   83272:	f47f af2f 	bne.w	830d4 <_vfiprintf_r+0x834>
   83276:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8327a:	2b00      	cmp	r3, #0
   8327c:	f000 80f3 	beq.w	83466 <_vfiprintf_r+0xbc6>
   83280:	2301      	movs	r3, #1
   83282:	461a      	mov	r2, r3
   83284:	469e      	mov	lr, r3
   83286:	46d3      	mov	fp, sl
   83288:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   8328c:	931b      	str	r3, [sp, #108]	; 0x6c
   8328e:	911a      	str	r1, [sp, #104]	; 0x68
   83290:	4670      	mov	r0, lr
   83292:	f10b 0b08 	add.w	fp, fp, #8
   83296:	f10e 0e01 	add.w	lr, lr, #1
   8329a:	e485      	b.n	82ba8 <_vfiprintf_r+0x308>
   8329c:	469e      	mov	lr, r3
   8329e:	46d3      	mov	fp, sl
   832a0:	a90c      	add	r1, sp, #48	; 0x30
   832a2:	2202      	movs	r2, #2
   832a4:	911a      	str	r1, [sp, #104]	; 0x68
   832a6:	921b      	str	r2, [sp, #108]	; 0x6c
   832a8:	4670      	mov	r0, lr
   832aa:	f10b 0b08 	add.w	fp, fp, #8
   832ae:	f10e 0e01 	add.w	lr, lr, #1
   832b2:	e737      	b.n	83124 <_vfiprintf_r+0x884>
   832b4:	9b01      	ldr	r3, [sp, #4]
   832b6:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   832ba:	2b00      	cmp	r3, #0
   832bc:	f2c0 811b 	blt.w	834f6 <_vfiprintf_r+0xc56>
   832c0:	ea54 0305 	orrs.w	r3, r4, r5
   832c4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   832c8:	f43f ac07 	beq.w	82ada <_vfiprintf_r+0x23a>
   832cc:	4657      	mov	r7, sl
   832ce:	0923      	lsrs	r3, r4, #4
   832d0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   832d4:	0929      	lsrs	r1, r5, #4
   832d6:	f004 020f 	and.w	r2, r4, #15
   832da:	460d      	mov	r5, r1
   832dc:	461c      	mov	r4, r3
   832de:	5c83      	ldrb	r3, [r0, r2]
   832e0:	f807 3d01 	strb.w	r3, [r7, #-1]!
   832e4:	ea54 0305 	orrs.w	r3, r4, r5
   832e8:	d1f1      	bne.n	832ce <_vfiprintf_r+0xa2e>
   832ea:	ebc7 030a 	rsb	r3, r7, sl
   832ee:	9303      	str	r3, [sp, #12]
   832f0:	f7ff bbfc 	b.w	82aec <_vfiprintf_r+0x24c>
   832f4:	aa0d      	add	r2, sp, #52	; 0x34
   832f6:	9900      	ldr	r1, [sp, #0]
   832f8:	9805      	ldr	r0, [sp, #20]
   832fa:	f7ff fa95 	bl	82828 <__sprint_r.part.0>
   832fe:	2800      	cmp	r0, #0
   83300:	f47f af69 	bne.w	831d6 <_vfiprintf_r+0x936>
   83304:	46d3      	mov	fp, sl
   83306:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83308:	e786      	b.n	83218 <_vfiprintf_r+0x978>
   8330a:	f016 0210 	ands.w	r2, r6, #16
   8330e:	f000 80b5 	beq.w	8347c <_vfiprintf_r+0xbdc>
   83312:	9904      	ldr	r1, [sp, #16]
   83314:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   83318:	460a      	mov	r2, r1
   8331a:	680c      	ldr	r4, [r1, #0]
   8331c:	9901      	ldr	r1, [sp, #4]
   8331e:	3204      	adds	r2, #4
   83320:	2900      	cmp	r1, #0
   83322:	f04f 0500 	mov.w	r5, #0
   83326:	f2c0 8152 	blt.w	835ce <_vfiprintf_r+0xd2e>
   8332a:	ea54 0105 	orrs.w	r1, r4, r5
   8332e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83332:	9204      	str	r2, [sp, #16]
   83334:	f43f ad5d 	beq.w	82df2 <_vfiprintf_r+0x552>
   83338:	4699      	mov	r9, r3
   8333a:	e562      	b.n	82e02 <_vfiprintf_r+0x562>
   8333c:	9a04      	ldr	r2, [sp, #16]
   8333e:	06f7      	lsls	r7, r6, #27
   83340:	4613      	mov	r3, r2
   83342:	d409      	bmi.n	83358 <_vfiprintf_r+0xab8>
   83344:	0675      	lsls	r5, r6, #25
   83346:	d507      	bpl.n	83358 <_vfiprintf_r+0xab8>
   83348:	f9b2 4000 	ldrsh.w	r4, [r2]
   8334c:	3304      	adds	r3, #4
   8334e:	17e5      	asrs	r5, r4, #31
   83350:	9304      	str	r3, [sp, #16]
   83352:	4622      	mov	r2, r4
   83354:	462b      	mov	r3, r5
   83356:	e4f7      	b.n	82d48 <_vfiprintf_r+0x4a8>
   83358:	681c      	ldr	r4, [r3, #0]
   8335a:	3304      	adds	r3, #4
   8335c:	17e5      	asrs	r5, r4, #31
   8335e:	9304      	str	r3, [sp, #16]
   83360:	4622      	mov	r2, r4
   83362:	462b      	mov	r3, r5
   83364:	e4f0      	b.n	82d48 <_vfiprintf_r+0x4a8>
   83366:	6814      	ldr	r4, [r2, #0]
   83368:	3204      	adds	r2, #4
   8336a:	9204      	str	r2, [sp, #16]
   8336c:	2500      	movs	r5, #0
   8336e:	e61f      	b.n	82fb0 <_vfiprintf_r+0x710>
   83370:	f04f 0900 	mov.w	r9, #0
   83374:	ea54 0305 	orrs.w	r3, r4, r5
   83378:	f47f acf7 	bne.w	82d6a <_vfiprintf_r+0x4ca>
   8337c:	e5d8      	b.n	82f30 <_vfiprintf_r+0x690>
   8337e:	aa0d      	add	r2, sp, #52	; 0x34
   83380:	9900      	ldr	r1, [sp, #0]
   83382:	9805      	ldr	r0, [sp, #20]
   83384:	f7ff fa50 	bl	82828 <__sprint_r.part.0>
   83388:	2800      	cmp	r0, #0
   8338a:	f47f af24 	bne.w	831d6 <_vfiprintf_r+0x936>
   8338e:	46d3      	mov	fp, sl
   83390:	f7ff bb51 	b.w	82a36 <_vfiprintf_r+0x196>
   83394:	aa0d      	add	r2, sp, #52	; 0x34
   83396:	9900      	ldr	r1, [sp, #0]
   83398:	9805      	ldr	r0, [sp, #20]
   8339a:	f7ff fa45 	bl	82828 <__sprint_r.part.0>
   8339e:	2800      	cmp	r0, #0
   833a0:	f43f af4b 	beq.w	8323a <_vfiprintf_r+0x99a>
   833a4:	e717      	b.n	831d6 <_vfiprintf_r+0x936>
   833a6:	2400      	movs	r4, #0
   833a8:	2500      	movs	r5, #0
   833aa:	f04f 0900 	mov.w	r9, #0
   833ae:	e78d      	b.n	832cc <_vfiprintf_r+0xa2c>
   833b0:	aa0d      	add	r2, sp, #52	; 0x34
   833b2:	9900      	ldr	r1, [sp, #0]
   833b4:	9805      	ldr	r0, [sp, #20]
   833b6:	f7ff fa37 	bl	82828 <__sprint_r.part.0>
   833ba:	2800      	cmp	r0, #0
   833bc:	f47f af0b 	bne.w	831d6 <_vfiprintf_r+0x936>
   833c0:	980e      	ldr	r0, [sp, #56]	; 0x38
   833c2:	46d3      	mov	fp, sl
   833c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   833c6:	f100 0e01 	add.w	lr, r0, #1
   833ca:	f7ff bbed 	b.w	82ba8 <_vfiprintf_r+0x308>
   833ce:	aa0d      	add	r2, sp, #52	; 0x34
   833d0:	9900      	ldr	r1, [sp, #0]
   833d2:	9805      	ldr	r0, [sp, #20]
   833d4:	f7ff fa28 	bl	82828 <__sprint_r.part.0>
   833d8:	2800      	cmp	r0, #0
   833da:	f47f aefc 	bne.w	831d6 <_vfiprintf_r+0x936>
   833de:	980e      	ldr	r0, [sp, #56]	; 0x38
   833e0:	46d3      	mov	fp, sl
   833e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   833e4:	f100 0e01 	add.w	lr, r0, #1
   833e8:	e69c      	b.n	83124 <_vfiprintf_r+0x884>
   833ea:	2a00      	cmp	r2, #0
   833ec:	f040 80c8 	bne.w	83580 <_vfiprintf_r+0xce0>
   833f0:	f04f 0e01 	mov.w	lr, #1
   833f4:	4610      	mov	r0, r2
   833f6:	46d3      	mov	fp, sl
   833f8:	e698      	b.n	8312c <_vfiprintf_r+0x88c>
   833fa:	aa0d      	add	r2, sp, #52	; 0x34
   833fc:	9900      	ldr	r1, [sp, #0]
   833fe:	9805      	ldr	r0, [sp, #20]
   83400:	f7ff fa12 	bl	82828 <__sprint_r.part.0>
   83404:	2800      	cmp	r0, #0
   83406:	f47f aee6 	bne.w	831d6 <_vfiprintf_r+0x936>
   8340a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8340c:	46d3      	mov	fp, sl
   8340e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83410:	f103 0e01 	add.w	lr, r3, #1
   83414:	e42c      	b.n	82c70 <_vfiprintf_r+0x3d0>
   83416:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   8341a:	f04f 0300 	mov.w	r3, #0
   8341e:	2230      	movs	r2, #48	; 0x30
   83420:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   83424:	9a01      	ldr	r2, [sp, #4]
   83426:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8342a:	2a00      	cmp	r2, #0
   8342c:	f046 0302 	orr.w	r3, r6, #2
   83430:	f2c0 80bb 	blt.w	835aa <_vfiprintf_r+0xd0a>
   83434:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83438:	f046 0602 	orr.w	r6, r6, #2
   8343c:	f04f 0900 	mov.w	r9, #0
   83440:	e744      	b.n	832cc <_vfiprintf_r+0xa2c>
   83442:	f04f 0900 	mov.w	r9, #0
   83446:	488c      	ldr	r0, [pc, #560]	; (83678 <_vfiprintf_r+0xdd8>)
   83448:	e740      	b.n	832cc <_vfiprintf_r+0xa2c>
   8344a:	9b01      	ldr	r3, [sp, #4]
   8344c:	4264      	negs	r4, r4
   8344e:	f04f 092d 	mov.w	r9, #45	; 0x2d
   83452:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   83456:	2b00      	cmp	r3, #0
   83458:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   8345c:	f6ff ac85 	blt.w	82d6a <_vfiprintf_r+0x4ca>
   83460:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83464:	e481      	b.n	82d6a <_vfiprintf_r+0x4ca>
   83466:	9b07      	ldr	r3, [sp, #28]
   83468:	2b00      	cmp	r3, #0
   8346a:	d063      	beq.n	83534 <_vfiprintf_r+0xc94>
   8346c:	ab0c      	add	r3, sp, #48	; 0x30
   8346e:	2202      	movs	r2, #2
   83470:	931a      	str	r3, [sp, #104]	; 0x68
   83472:	921b      	str	r2, [sp, #108]	; 0x6c
   83474:	f04f 0e01 	mov.w	lr, #1
   83478:	46d3      	mov	fp, sl
   8347a:	e715      	b.n	832a8 <_vfiprintf_r+0xa08>
   8347c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   83480:	d03b      	beq.n	834fa <_vfiprintf_r+0xc5a>
   83482:	9904      	ldr	r1, [sp, #16]
   83484:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   83488:	460b      	mov	r3, r1
   8348a:	880c      	ldrh	r4, [r1, #0]
   8348c:	9901      	ldr	r1, [sp, #4]
   8348e:	3304      	adds	r3, #4
   83490:	2900      	cmp	r1, #0
   83492:	f04f 0500 	mov.w	r5, #0
   83496:	f2c0 808c 	blt.w	835b2 <_vfiprintf_r+0xd12>
   8349a:	ea54 0105 	orrs.w	r1, r4, r5
   8349e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   834a2:	9304      	str	r3, [sp, #16]
   834a4:	f43f aca5 	beq.w	82df2 <_vfiprintf_r+0x552>
   834a8:	4691      	mov	r9, r2
   834aa:	e4aa      	b.n	82e02 <_vfiprintf_r+0x562>
   834ac:	06f0      	lsls	r0, r6, #27
   834ae:	d40a      	bmi.n	834c6 <_vfiprintf_r+0xc26>
   834b0:	0671      	lsls	r1, r6, #25
   834b2:	d508      	bpl.n	834c6 <_vfiprintf_r+0xc26>
   834b4:	9a04      	ldr	r2, [sp, #16]
   834b6:	6813      	ldr	r3, [r2, #0]
   834b8:	3204      	adds	r2, #4
   834ba:	9204      	str	r2, [sp, #16]
   834bc:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   834c0:	801a      	strh	r2, [r3, #0]
   834c2:	f7ff ba1e 	b.w	82902 <_vfiprintf_r+0x62>
   834c6:	9a04      	ldr	r2, [sp, #16]
   834c8:	6813      	ldr	r3, [r2, #0]
   834ca:	3204      	adds	r2, #4
   834cc:	9204      	str	r2, [sp, #16]
   834ce:	9a02      	ldr	r2, [sp, #8]
   834d0:	601a      	str	r2, [r3, #0]
   834d2:	f7ff ba16 	b.w	82902 <_vfiprintf_r+0x62>
   834d6:	f04f 30ff 	mov.w	r0, #4294967295
   834da:	f7ff bac9 	b.w	82a70 <_vfiprintf_r+0x1d0>
   834de:	4616      	mov	r6, r2
   834e0:	4865      	ldr	r0, [pc, #404]	; (83678 <_vfiprintf_r+0xdd8>)
   834e2:	ea54 0205 	orrs.w	r2, r4, r5
   834e6:	9304      	str	r3, [sp, #16]
   834e8:	f04f 0900 	mov.w	r9, #0
   834ec:	f47f aeee 	bne.w	832cc <_vfiprintf_r+0xa2c>
   834f0:	2400      	movs	r4, #0
   834f2:	2500      	movs	r5, #0
   834f4:	e6ea      	b.n	832cc <_vfiprintf_r+0xa2c>
   834f6:	9b04      	ldr	r3, [sp, #16]
   834f8:	e7f3      	b.n	834e2 <_vfiprintf_r+0xc42>
   834fa:	9a04      	ldr	r2, [sp, #16]
   834fc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   83500:	4613      	mov	r3, r2
   83502:	6814      	ldr	r4, [r2, #0]
   83504:	9a01      	ldr	r2, [sp, #4]
   83506:	3304      	adds	r3, #4
   83508:	2a00      	cmp	r2, #0
   8350a:	f04f 0500 	mov.w	r5, #0
   8350e:	db50      	blt.n	835b2 <_vfiprintf_r+0xd12>
   83510:	ea54 0205 	orrs.w	r2, r4, r5
   83514:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83518:	9304      	str	r3, [sp, #16]
   8351a:	f47f ac72 	bne.w	82e02 <_vfiprintf_r+0x562>
   8351e:	e468      	b.n	82df2 <_vfiprintf_r+0x552>
   83520:	aa0d      	add	r2, sp, #52	; 0x34
   83522:	9900      	ldr	r1, [sp, #0]
   83524:	9805      	ldr	r0, [sp, #20]
   83526:	f7ff f97f 	bl	82828 <__sprint_r.part.0>
   8352a:	2800      	cmp	r0, #0
   8352c:	f47f ae53 	bne.w	831d6 <_vfiprintf_r+0x936>
   83530:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83532:	e678      	b.n	83226 <_vfiprintf_r+0x986>
   83534:	4610      	mov	r0, r2
   83536:	f04f 0e01 	mov.w	lr, #1
   8353a:	46d3      	mov	fp, sl
   8353c:	e5f6      	b.n	8312c <_vfiprintf_r+0x88c>
   8353e:	9904      	ldr	r1, [sp, #16]
   83540:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   83544:	460a      	mov	r2, r1
   83546:	880c      	ldrh	r4, [r1, #0]
   83548:	9901      	ldr	r1, [sp, #4]
   8354a:	3204      	adds	r2, #4
   8354c:	2900      	cmp	r1, #0
   8354e:	f04f 0500 	mov.w	r5, #0
   83552:	db55      	blt.n	83600 <_vfiprintf_r+0xd60>
   83554:	ea54 0105 	orrs.w	r1, r4, r5
   83558:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8355c:	9204      	str	r2, [sp, #16]
   8355e:	4699      	mov	r9, r3
   83560:	f47f ac03 	bne.w	82d6a <_vfiprintf_r+0x4ca>
   83564:	e4df      	b.n	82f26 <_vfiprintf_r+0x686>
   83566:	9304      	str	r3, [sp, #16]
   83568:	e704      	b.n	83374 <_vfiprintf_r+0xad4>
   8356a:	4638      	mov	r0, r7
   8356c:	9404      	str	r4, [sp, #16]
   8356e:	f7ff f8ed 	bl	8274c <strlen>
   83572:	2300      	movs	r3, #0
   83574:	9003      	str	r0, [sp, #12]
   83576:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   8357a:	9301      	str	r3, [sp, #4]
   8357c:	f7ff bab6 	b.w	82aec <_vfiprintf_r+0x24c>
   83580:	aa0d      	add	r2, sp, #52	; 0x34
   83582:	9900      	ldr	r1, [sp, #0]
   83584:	9805      	ldr	r0, [sp, #20]
   83586:	f7ff f94f 	bl	82828 <__sprint_r.part.0>
   8358a:	2800      	cmp	r0, #0
   8358c:	f47f ae23 	bne.w	831d6 <_vfiprintf_r+0x936>
   83590:	980e      	ldr	r0, [sp, #56]	; 0x38
   83592:	46d3      	mov	fp, sl
   83594:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83596:	f100 0e01 	add.w	lr, r0, #1
   8359a:	e5c7      	b.n	8312c <_vfiprintf_r+0x88c>
   8359c:	980e      	ldr	r0, [sp, #56]	; 0x38
   8359e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   835a0:	3001      	adds	r0, #1
   835a2:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 83680 <_vfiprintf_r+0xde0>
   835a6:	f7ff baec 	b.w	82b82 <_vfiprintf_r+0x2e2>
   835aa:	461e      	mov	r6, r3
   835ac:	f04f 0900 	mov.w	r9, #0
   835b0:	e68c      	b.n	832cc <_vfiprintf_r+0xa2c>
   835b2:	9304      	str	r3, [sp, #16]
   835b4:	e423      	b.n	82dfe <_vfiprintf_r+0x55e>
   835b6:	f04f 0900 	mov.w	r9, #0
   835ba:	e799      	b.n	834f0 <_vfiprintf_r+0xc50>
   835bc:	2b06      	cmp	r3, #6
   835be:	bf28      	it	cs
   835c0:	2306      	movcs	r3, #6
   835c2:	9303      	str	r3, [sp, #12]
   835c4:	9404      	str	r4, [sp, #16]
   835c6:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
   835ca:	4f2c      	ldr	r7, [pc, #176]	; (8367c <_vfiprintf_r+0xddc>)
   835cc:	e512      	b.n	82ff4 <_vfiprintf_r+0x754>
   835ce:	9204      	str	r2, [sp, #16]
   835d0:	e415      	b.n	82dfe <_vfiprintf_r+0x55e>
   835d2:	980e      	ldr	r0, [sp, #56]	; 0x38
   835d4:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 83680 <_vfiprintf_r+0xde0>
   835d8:	3001      	adds	r0, #1
   835da:	f7ff bb88 	b.w	82cee <_vfiprintf_r+0x44e>
   835de:	46f4      	mov	ip, lr
   835e0:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 83684 <_vfiprintf_r+0xde4>
   835e4:	f7ff bb2d 	b.w	82c42 <_vfiprintf_r+0x3a2>
   835e8:	2200      	movs	r2, #0
   835ea:	9201      	str	r2, [sp, #4]
   835ec:	f7ff b9c1 	b.w	82972 <_vfiprintf_r+0xd2>
   835f0:	9b01      	ldr	r3, [sp, #4]
   835f2:	9404      	str	r4, [sp, #16]
   835f4:	9303      	str	r3, [sp, #12]
   835f6:	9001      	str	r0, [sp, #4]
   835f8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   835fc:	f7ff ba76 	b.w	82aec <_vfiprintf_r+0x24c>
   83600:	9204      	str	r2, [sp, #16]
   83602:	4699      	mov	r9, r3
   83604:	e6b6      	b.n	83374 <_vfiprintf_r+0xad4>
   83606:	9a04      	ldr	r2, [sp, #16]
   83608:	6813      	ldr	r3, [r2, #0]
   8360a:	3204      	adds	r2, #4
   8360c:	2b00      	cmp	r3, #0
   8360e:	9301      	str	r3, [sp, #4]
   83610:	9204      	str	r2, [sp, #16]
   83612:	f898 3001 	ldrb.w	r3, [r8, #1]
   83616:	46a8      	mov	r8, r5
   83618:	f6bf a9a9 	bge.w	8296e <_vfiprintf_r+0xce>
   8361c:	f04f 32ff 	mov.w	r2, #4294967295
   83620:	9201      	str	r2, [sp, #4]
   83622:	f7ff b9a4 	b.w	8296e <_vfiprintf_r+0xce>
   83626:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8362a:	e45f      	b.n	82eec <_vfiprintf_r+0x64c>
   8362c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83630:	f7ff bbc4 	b.w	82dbc <_vfiprintf_r+0x51c>
   83634:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83638:	f7ff bb77 	b.w	82d2a <_vfiprintf_r+0x48a>
   8363c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83640:	e487      	b.n	82f52 <_vfiprintf_r+0x6b2>
   83642:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83646:	e4a7      	b.n	82f98 <_vfiprintf_r+0x6f8>
   83648:	4699      	mov	r9, r3
   8364a:	07f3      	lsls	r3, r6, #31
   8364c:	d505      	bpl.n	8365a <_vfiprintf_r+0xdba>
   8364e:	af2a      	add	r7, sp, #168	; 0xa8
   83650:	2330      	movs	r3, #48	; 0x30
   83652:	f807 3d41 	strb.w	r3, [r7, #-65]!
   83656:	f7ff bba2 	b.w	82d9e <_vfiprintf_r+0x4fe>
   8365a:	9b01      	ldr	r3, [sp, #4]
   8365c:	4657      	mov	r7, sl
   8365e:	9303      	str	r3, [sp, #12]
   83660:	f7ff ba44 	b.w	82aec <_vfiprintf_r+0x24c>
   83664:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83668:	e517      	b.n	8309a <_vfiprintf_r+0x7fa>
   8366a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8366e:	e4fa      	b.n	83066 <_vfiprintf_r+0x7c6>
   83670:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83674:	e4d2      	b.n	8301c <_vfiprintf_r+0x77c>
   83676:	bf00      	nop
   83678:	00085460 	.word	0x00085460
   8367c:	00085474 	.word	0x00085474
   83680:	0008547c 	.word	0x0008547c
   83684:	0008543c 	.word	0x0008543c

00083688 <__sbprintf>:
   83688:	b5f0      	push	{r4, r5, r6, r7, lr}
   8368a:	460c      	mov	r4, r1
   8368c:	8989      	ldrh	r1, [r1, #12]
   8368e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   83692:	6e65      	ldr	r5, [r4, #100]	; 0x64
   83694:	f021 0102 	bic.w	r1, r1, #2
   83698:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8369a:	f8ad 100c 	strh.w	r1, [sp, #12]
   8369e:	69e1      	ldr	r1, [r4, #28]
   836a0:	89e7      	ldrh	r7, [r4, #14]
   836a2:	9519      	str	r5, [sp, #100]	; 0x64
   836a4:	2500      	movs	r5, #0
   836a6:	9107      	str	r1, [sp, #28]
   836a8:	9609      	str	r6, [sp, #36]	; 0x24
   836aa:	9506      	str	r5, [sp, #24]
   836ac:	ae1a      	add	r6, sp, #104	; 0x68
   836ae:	f44f 6580 	mov.w	r5, #1024	; 0x400
   836b2:	4669      	mov	r1, sp
   836b4:	9600      	str	r6, [sp, #0]
   836b6:	9604      	str	r6, [sp, #16]
   836b8:	9502      	str	r5, [sp, #8]
   836ba:	9505      	str	r5, [sp, #20]
   836bc:	f8ad 700e 	strh.w	r7, [sp, #14]
   836c0:	4606      	mov	r6, r0
   836c2:	f7ff f8ed 	bl	828a0 <_vfiprintf_r>
   836c6:	1e05      	subs	r5, r0, #0
   836c8:	db07      	blt.n	836da <__sbprintf+0x52>
   836ca:	4630      	mov	r0, r6
   836cc:	4669      	mov	r1, sp
   836ce:	f000 f929 	bl	83924 <_fflush_r>
   836d2:	2800      	cmp	r0, #0
   836d4:	bf18      	it	ne
   836d6:	f04f 35ff 	movne.w	r5, #4294967295
   836da:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   836de:	065b      	lsls	r3, r3, #25
   836e0:	d503      	bpl.n	836ea <__sbprintf+0x62>
   836e2:	89a3      	ldrh	r3, [r4, #12]
   836e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   836e8:	81a3      	strh	r3, [r4, #12]
   836ea:	4628      	mov	r0, r5
   836ec:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   836f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   836f2:	bf00      	nop

000836f4 <__swsetup_r>:
   836f4:	b538      	push	{r3, r4, r5, lr}
   836f6:	4b30      	ldr	r3, [pc, #192]	; (837b8 <__swsetup_r+0xc4>)
   836f8:	4605      	mov	r5, r0
   836fa:	6818      	ldr	r0, [r3, #0]
   836fc:	460c      	mov	r4, r1
   836fe:	b110      	cbz	r0, 83706 <__swsetup_r+0x12>
   83700:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83702:	2b00      	cmp	r3, #0
   83704:	d038      	beq.n	83778 <__swsetup_r+0x84>
   83706:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8370a:	b293      	uxth	r3, r2
   8370c:	0718      	lsls	r0, r3, #28
   8370e:	d50c      	bpl.n	8372a <__swsetup_r+0x36>
   83710:	6920      	ldr	r0, [r4, #16]
   83712:	b1a8      	cbz	r0, 83740 <__swsetup_r+0x4c>
   83714:	f013 0201 	ands.w	r2, r3, #1
   83718:	d01e      	beq.n	83758 <__swsetup_r+0x64>
   8371a:	6963      	ldr	r3, [r4, #20]
   8371c:	2200      	movs	r2, #0
   8371e:	425b      	negs	r3, r3
   83720:	61a3      	str	r3, [r4, #24]
   83722:	60a2      	str	r2, [r4, #8]
   83724:	b1f0      	cbz	r0, 83764 <__swsetup_r+0x70>
   83726:	2000      	movs	r0, #0
   83728:	bd38      	pop	{r3, r4, r5, pc}
   8372a:	06d9      	lsls	r1, r3, #27
   8372c:	d53b      	bpl.n	837a6 <__swsetup_r+0xb2>
   8372e:	0758      	lsls	r0, r3, #29
   83730:	d425      	bmi.n	8377e <__swsetup_r+0x8a>
   83732:	6920      	ldr	r0, [r4, #16]
   83734:	f042 0308 	orr.w	r3, r2, #8
   83738:	81a3      	strh	r3, [r4, #12]
   8373a:	b29b      	uxth	r3, r3
   8373c:	2800      	cmp	r0, #0
   8373e:	d1e9      	bne.n	83714 <__swsetup_r+0x20>
   83740:	f403 7220 	and.w	r2, r3, #640	; 0x280
   83744:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   83748:	d0e4      	beq.n	83714 <__swsetup_r+0x20>
   8374a:	4628      	mov	r0, r5
   8374c:	4621      	mov	r1, r4
   8374e:	f000 fd13 	bl	84178 <__smakebuf_r>
   83752:	89a3      	ldrh	r3, [r4, #12]
   83754:	6920      	ldr	r0, [r4, #16]
   83756:	e7dd      	b.n	83714 <__swsetup_r+0x20>
   83758:	0799      	lsls	r1, r3, #30
   8375a:	bf58      	it	pl
   8375c:	6962      	ldrpl	r2, [r4, #20]
   8375e:	60a2      	str	r2, [r4, #8]
   83760:	2800      	cmp	r0, #0
   83762:	d1e0      	bne.n	83726 <__swsetup_r+0x32>
   83764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83768:	061a      	lsls	r2, r3, #24
   8376a:	d5dd      	bpl.n	83728 <__swsetup_r+0x34>
   8376c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83770:	81a3      	strh	r3, [r4, #12]
   83772:	f04f 30ff 	mov.w	r0, #4294967295
   83776:	bd38      	pop	{r3, r4, r5, pc}
   83778:	f000 f968 	bl	83a4c <__sinit>
   8377c:	e7c3      	b.n	83706 <__swsetup_r+0x12>
   8377e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83780:	b151      	cbz	r1, 83798 <__swsetup_r+0xa4>
   83782:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83786:	4299      	cmp	r1, r3
   83788:	d004      	beq.n	83794 <__swsetup_r+0xa0>
   8378a:	4628      	mov	r0, r5
   8378c:	f000 fa26 	bl	83bdc <_free_r>
   83790:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83794:	2300      	movs	r3, #0
   83796:	6323      	str	r3, [r4, #48]	; 0x30
   83798:	6920      	ldr	r0, [r4, #16]
   8379a:	2300      	movs	r3, #0
   8379c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   837a0:	e884 0009 	stmia.w	r4, {r0, r3}
   837a4:	e7c6      	b.n	83734 <__swsetup_r+0x40>
   837a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   837aa:	2309      	movs	r3, #9
   837ac:	602b      	str	r3, [r5, #0]
   837ae:	f04f 30ff 	mov.w	r0, #4294967295
   837b2:	81a2      	strh	r2, [r4, #12]
   837b4:	bd38      	pop	{r3, r4, r5, pc}
   837b6:	bf00      	nop
   837b8:	20070568 	.word	0x20070568

000837bc <register_fini>:
   837bc:	4b02      	ldr	r3, [pc, #8]	; (837c8 <register_fini+0xc>)
   837be:	b113      	cbz	r3, 837c6 <register_fini+0xa>
   837c0:	4802      	ldr	r0, [pc, #8]	; (837cc <register_fini+0x10>)
   837c2:	f000 b805 	b.w	837d0 <atexit>
   837c6:	4770      	bx	lr
   837c8:	00000000 	.word	0x00000000
   837cc:	00083a61 	.word	0x00083a61

000837d0 <atexit>:
   837d0:	2300      	movs	r3, #0
   837d2:	4601      	mov	r1, r0
   837d4:	461a      	mov	r2, r3
   837d6:	4618      	mov	r0, r3
   837d8:	f001 bb58 	b.w	84e8c <__register_exitproc>

000837dc <__sflush_r>:
   837dc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   837e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   837e4:	b29a      	uxth	r2, r3
   837e6:	460d      	mov	r5, r1
   837e8:	0711      	lsls	r1, r2, #28
   837ea:	4680      	mov	r8, r0
   837ec:	d43c      	bmi.n	83868 <__sflush_r+0x8c>
   837ee:	686a      	ldr	r2, [r5, #4]
   837f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   837f4:	2a00      	cmp	r2, #0
   837f6:	81ab      	strh	r3, [r5, #12]
   837f8:	dd73      	ble.n	838e2 <__sflush_r+0x106>
   837fa:	6aac      	ldr	r4, [r5, #40]	; 0x28
   837fc:	2c00      	cmp	r4, #0
   837fe:	d04b      	beq.n	83898 <__sflush_r+0xbc>
   83800:	b29b      	uxth	r3, r3
   83802:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   83806:	2100      	movs	r1, #0
   83808:	b292      	uxth	r2, r2
   8380a:	f8d8 6000 	ldr.w	r6, [r8]
   8380e:	f8c8 1000 	str.w	r1, [r8]
   83812:	2a00      	cmp	r2, #0
   83814:	d069      	beq.n	838ea <__sflush_r+0x10e>
   83816:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   83818:	075f      	lsls	r7, r3, #29
   8381a:	d505      	bpl.n	83828 <__sflush_r+0x4c>
   8381c:	6869      	ldr	r1, [r5, #4]
   8381e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   83820:	1a52      	subs	r2, r2, r1
   83822:	b10b      	cbz	r3, 83828 <__sflush_r+0x4c>
   83824:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   83826:	1ad2      	subs	r2, r2, r3
   83828:	2300      	movs	r3, #0
   8382a:	69e9      	ldr	r1, [r5, #28]
   8382c:	4640      	mov	r0, r8
   8382e:	47a0      	blx	r4
   83830:	1c44      	adds	r4, r0, #1
   83832:	d03c      	beq.n	838ae <__sflush_r+0xd2>
   83834:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   83838:	6929      	ldr	r1, [r5, #16]
   8383a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8383e:	2200      	movs	r2, #0
   83840:	81ab      	strh	r3, [r5, #12]
   83842:	04db      	lsls	r3, r3, #19
   83844:	e885 0006 	stmia.w	r5, {r1, r2}
   83848:	d449      	bmi.n	838de <__sflush_r+0x102>
   8384a:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8384c:	f8c8 6000 	str.w	r6, [r8]
   83850:	b311      	cbz	r1, 83898 <__sflush_r+0xbc>
   83852:	f105 0340 	add.w	r3, r5, #64	; 0x40
   83856:	4299      	cmp	r1, r3
   83858:	d002      	beq.n	83860 <__sflush_r+0x84>
   8385a:	4640      	mov	r0, r8
   8385c:	f000 f9be 	bl	83bdc <_free_r>
   83860:	2000      	movs	r0, #0
   83862:	6328      	str	r0, [r5, #48]	; 0x30
   83864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83868:	692e      	ldr	r6, [r5, #16]
   8386a:	b1ae      	cbz	r6, 83898 <__sflush_r+0xbc>
   8386c:	0790      	lsls	r0, r2, #30
   8386e:	682c      	ldr	r4, [r5, #0]
   83870:	bf0c      	ite	eq
   83872:	696b      	ldreq	r3, [r5, #20]
   83874:	2300      	movne	r3, #0
   83876:	602e      	str	r6, [r5, #0]
   83878:	1ba4      	subs	r4, r4, r6
   8387a:	60ab      	str	r3, [r5, #8]
   8387c:	e00a      	b.n	83894 <__sflush_r+0xb8>
   8387e:	4623      	mov	r3, r4
   83880:	4632      	mov	r2, r6
   83882:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   83884:	69e9      	ldr	r1, [r5, #28]
   83886:	4640      	mov	r0, r8
   83888:	47b8      	blx	r7
   8388a:	2800      	cmp	r0, #0
   8388c:	eba4 0400 	sub.w	r4, r4, r0
   83890:	4406      	add	r6, r0
   83892:	dd04      	ble.n	8389e <__sflush_r+0xc2>
   83894:	2c00      	cmp	r4, #0
   83896:	dcf2      	bgt.n	8387e <__sflush_r+0xa2>
   83898:	2000      	movs	r0, #0
   8389a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8389e:	89ab      	ldrh	r3, [r5, #12]
   838a0:	f04f 30ff 	mov.w	r0, #4294967295
   838a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   838a8:	81ab      	strh	r3, [r5, #12]
   838aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   838ae:	f8d8 2000 	ldr.w	r2, [r8]
   838b2:	2a1d      	cmp	r2, #29
   838b4:	d8f3      	bhi.n	8389e <__sflush_r+0xc2>
   838b6:	4b1a      	ldr	r3, [pc, #104]	; (83920 <__sflush_r+0x144>)
   838b8:	40d3      	lsrs	r3, r2
   838ba:	f003 0301 	and.w	r3, r3, #1
   838be:	f083 0401 	eor.w	r4, r3, #1
   838c2:	2b00      	cmp	r3, #0
   838c4:	d0eb      	beq.n	8389e <__sflush_r+0xc2>
   838c6:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   838ca:	6929      	ldr	r1, [r5, #16]
   838cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   838d0:	6029      	str	r1, [r5, #0]
   838d2:	04d9      	lsls	r1, r3, #19
   838d4:	606c      	str	r4, [r5, #4]
   838d6:	81ab      	strh	r3, [r5, #12]
   838d8:	d5b7      	bpl.n	8384a <__sflush_r+0x6e>
   838da:	2a00      	cmp	r2, #0
   838dc:	d1b5      	bne.n	8384a <__sflush_r+0x6e>
   838de:	6528      	str	r0, [r5, #80]	; 0x50
   838e0:	e7b3      	b.n	8384a <__sflush_r+0x6e>
   838e2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   838e4:	2a00      	cmp	r2, #0
   838e6:	dc88      	bgt.n	837fa <__sflush_r+0x1e>
   838e8:	e7d6      	b.n	83898 <__sflush_r+0xbc>
   838ea:	2301      	movs	r3, #1
   838ec:	69e9      	ldr	r1, [r5, #28]
   838ee:	4640      	mov	r0, r8
   838f0:	47a0      	blx	r4
   838f2:	1c43      	adds	r3, r0, #1
   838f4:	4602      	mov	r2, r0
   838f6:	d002      	beq.n	838fe <__sflush_r+0x122>
   838f8:	89ab      	ldrh	r3, [r5, #12]
   838fa:	6aac      	ldr	r4, [r5, #40]	; 0x28
   838fc:	e78c      	b.n	83818 <__sflush_r+0x3c>
   838fe:	f8d8 3000 	ldr.w	r3, [r8]
   83902:	2b00      	cmp	r3, #0
   83904:	d0f8      	beq.n	838f8 <__sflush_r+0x11c>
   83906:	2b1d      	cmp	r3, #29
   83908:	d001      	beq.n	8390e <__sflush_r+0x132>
   8390a:	2b16      	cmp	r3, #22
   8390c:	d102      	bne.n	83914 <__sflush_r+0x138>
   8390e:	f8c8 6000 	str.w	r6, [r8]
   83912:	e7c1      	b.n	83898 <__sflush_r+0xbc>
   83914:	89ab      	ldrh	r3, [r5, #12]
   83916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8391a:	81ab      	strh	r3, [r5, #12]
   8391c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83920:	20400001 	.word	0x20400001

00083924 <_fflush_r>:
   83924:	b510      	push	{r4, lr}
   83926:	4604      	mov	r4, r0
   83928:	b082      	sub	sp, #8
   8392a:	b108      	cbz	r0, 83930 <_fflush_r+0xc>
   8392c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8392e:	b153      	cbz	r3, 83946 <_fflush_r+0x22>
   83930:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   83934:	b908      	cbnz	r0, 8393a <_fflush_r+0x16>
   83936:	b002      	add	sp, #8
   83938:	bd10      	pop	{r4, pc}
   8393a:	4620      	mov	r0, r4
   8393c:	b002      	add	sp, #8
   8393e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83942:	f7ff bf4b 	b.w	837dc <__sflush_r>
   83946:	9101      	str	r1, [sp, #4]
   83948:	f000 f880 	bl	83a4c <__sinit>
   8394c:	9901      	ldr	r1, [sp, #4]
   8394e:	e7ef      	b.n	83930 <_fflush_r+0xc>

00083950 <_cleanup_r>:
   83950:	4901      	ldr	r1, [pc, #4]	; (83958 <_cleanup_r+0x8>)
   83952:	f000 bbaf 	b.w	840b4 <_fwalk_reent>
   83956:	bf00      	nop
   83958:	00084f55 	.word	0x00084f55

0008395c <__sinit.part.1>:
   8395c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83960:	4607      	mov	r7, r0
   83962:	4835      	ldr	r0, [pc, #212]	; (83a38 <__sinit.part.1+0xdc>)
   83964:	687d      	ldr	r5, [r7, #4]
   83966:	2400      	movs	r4, #0
   83968:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   8396c:	2304      	movs	r3, #4
   8396e:	2103      	movs	r1, #3
   83970:	63f8      	str	r0, [r7, #60]	; 0x3c
   83972:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   83976:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   8397a:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   8397e:	b083      	sub	sp, #12
   83980:	602c      	str	r4, [r5, #0]
   83982:	606c      	str	r4, [r5, #4]
   83984:	60ac      	str	r4, [r5, #8]
   83986:	666c      	str	r4, [r5, #100]	; 0x64
   83988:	81ec      	strh	r4, [r5, #14]
   8398a:	612c      	str	r4, [r5, #16]
   8398c:	616c      	str	r4, [r5, #20]
   8398e:	61ac      	str	r4, [r5, #24]
   83990:	81ab      	strh	r3, [r5, #12]
   83992:	4621      	mov	r1, r4
   83994:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83998:	2208      	movs	r2, #8
   8399a:	f7fe fd9d 	bl	824d8 <memset>
   8399e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 83a3c <__sinit.part.1+0xe0>
   839a2:	68be      	ldr	r6, [r7, #8]
   839a4:	f8df a098 	ldr.w	sl, [pc, #152]	; 83a40 <__sinit.part.1+0xe4>
   839a8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 83a44 <__sinit.part.1+0xe8>
   839ac:	f8df 8098 	ldr.w	r8, [pc, #152]	; 83a48 <__sinit.part.1+0xec>
   839b0:	2301      	movs	r3, #1
   839b2:	2209      	movs	r2, #9
   839b4:	f8c5 b020 	str.w	fp, [r5, #32]
   839b8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   839bc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   839c0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   839c4:	61ed      	str	r5, [r5, #28]
   839c6:	4621      	mov	r1, r4
   839c8:	81f3      	strh	r3, [r6, #14]
   839ca:	81b2      	strh	r2, [r6, #12]
   839cc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   839d0:	6034      	str	r4, [r6, #0]
   839d2:	6074      	str	r4, [r6, #4]
   839d4:	60b4      	str	r4, [r6, #8]
   839d6:	6674      	str	r4, [r6, #100]	; 0x64
   839d8:	6134      	str	r4, [r6, #16]
   839da:	6174      	str	r4, [r6, #20]
   839dc:	61b4      	str	r4, [r6, #24]
   839de:	2208      	movs	r2, #8
   839e0:	9301      	str	r3, [sp, #4]
   839e2:	f7fe fd79 	bl	824d8 <memset>
   839e6:	68fd      	ldr	r5, [r7, #12]
   839e8:	2012      	movs	r0, #18
   839ea:	2202      	movs	r2, #2
   839ec:	61f6      	str	r6, [r6, #28]
   839ee:	f8c6 b020 	str.w	fp, [r6, #32]
   839f2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   839f6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   839fa:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   839fe:	4621      	mov	r1, r4
   83a00:	81a8      	strh	r0, [r5, #12]
   83a02:	81ea      	strh	r2, [r5, #14]
   83a04:	602c      	str	r4, [r5, #0]
   83a06:	606c      	str	r4, [r5, #4]
   83a08:	60ac      	str	r4, [r5, #8]
   83a0a:	666c      	str	r4, [r5, #100]	; 0x64
   83a0c:	612c      	str	r4, [r5, #16]
   83a0e:	616c      	str	r4, [r5, #20]
   83a10:	61ac      	str	r4, [r5, #24]
   83a12:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83a16:	2208      	movs	r2, #8
   83a18:	f7fe fd5e 	bl	824d8 <memset>
   83a1c:	9b01      	ldr	r3, [sp, #4]
   83a1e:	61ed      	str	r5, [r5, #28]
   83a20:	f8c5 b020 	str.w	fp, [r5, #32]
   83a24:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83a28:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83a2c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83a30:	63bb      	str	r3, [r7, #56]	; 0x38
   83a32:	b003      	add	sp, #12
   83a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a38:	00083951 	.word	0x00083951
   83a3c:	00084cbd 	.word	0x00084cbd
   83a40:	00084ce1 	.word	0x00084ce1
   83a44:	00084d1d 	.word	0x00084d1d
   83a48:	00084d3d 	.word	0x00084d3d

00083a4c <__sinit>:
   83a4c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83a4e:	b103      	cbz	r3, 83a52 <__sinit+0x6>
   83a50:	4770      	bx	lr
   83a52:	f7ff bf83 	b.w	8395c <__sinit.part.1>
   83a56:	bf00      	nop

00083a58 <__sfp_lock_acquire>:
   83a58:	4770      	bx	lr
   83a5a:	bf00      	nop

00083a5c <__sfp_lock_release>:
   83a5c:	4770      	bx	lr
   83a5e:	bf00      	nop

00083a60 <__libc_fini_array>:
   83a60:	b538      	push	{r3, r4, r5, lr}
   83a62:	4d07      	ldr	r5, [pc, #28]	; (83a80 <__libc_fini_array+0x20>)
   83a64:	4c07      	ldr	r4, [pc, #28]	; (83a84 <__libc_fini_array+0x24>)
   83a66:	1b2c      	subs	r4, r5, r4
   83a68:	10a4      	asrs	r4, r4, #2
   83a6a:	d005      	beq.n	83a78 <__libc_fini_array+0x18>
   83a6c:	3c01      	subs	r4, #1
   83a6e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83a72:	4798      	blx	r3
   83a74:	2c00      	cmp	r4, #0
   83a76:	d1f9      	bne.n	83a6c <__libc_fini_array+0xc>
   83a78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83a7c:	f001 bd10 	b.w	854a0 <_fini>
   83a80:	000854b0 	.word	0x000854b0
   83a84:	000854ac 	.word	0x000854ac

00083a88 <__fputwc>:
   83a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83a8c:	b082      	sub	sp, #8
   83a8e:	4606      	mov	r6, r0
   83a90:	460f      	mov	r7, r1
   83a92:	4614      	mov	r4, r2
   83a94:	f000 fb3a 	bl	8410c <__locale_mb_cur_max>
   83a98:	2801      	cmp	r0, #1
   83a9a:	d032      	beq.n	83b02 <__fputwc+0x7a>
   83a9c:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   83aa0:	463a      	mov	r2, r7
   83aa2:	a901      	add	r1, sp, #4
   83aa4:	4630      	mov	r0, r6
   83aa6:	f001 f9a3 	bl	84df0 <_wcrtomb_r>
   83aaa:	f1b0 3fff 	cmp.w	r0, #4294967295
   83aae:	4680      	mov	r8, r0
   83ab0:	d020      	beq.n	83af4 <__fputwc+0x6c>
   83ab2:	b370      	cbz	r0, 83b12 <__fputwc+0x8a>
   83ab4:	f89d 1004 	ldrb.w	r1, [sp, #4]
   83ab8:	2500      	movs	r5, #0
   83aba:	e008      	b.n	83ace <__fputwc+0x46>
   83abc:	6823      	ldr	r3, [r4, #0]
   83abe:	1c5a      	adds	r2, r3, #1
   83ac0:	6022      	str	r2, [r4, #0]
   83ac2:	7019      	strb	r1, [r3, #0]
   83ac4:	3501      	adds	r5, #1
   83ac6:	4545      	cmp	r5, r8
   83ac8:	d223      	bcs.n	83b12 <__fputwc+0x8a>
   83aca:	ab01      	add	r3, sp, #4
   83acc:	5d59      	ldrb	r1, [r3, r5]
   83ace:	68a3      	ldr	r3, [r4, #8]
   83ad0:	3b01      	subs	r3, #1
   83ad2:	2b00      	cmp	r3, #0
   83ad4:	60a3      	str	r3, [r4, #8]
   83ad6:	daf1      	bge.n	83abc <__fputwc+0x34>
   83ad8:	69a2      	ldr	r2, [r4, #24]
   83ada:	4293      	cmp	r3, r2
   83adc:	db01      	blt.n	83ae2 <__fputwc+0x5a>
   83ade:	290a      	cmp	r1, #10
   83ae0:	d1ec      	bne.n	83abc <__fputwc+0x34>
   83ae2:	4622      	mov	r2, r4
   83ae4:	4630      	mov	r0, r6
   83ae6:	f001 f92d 	bl	84d44 <__swbuf_r>
   83aea:	1c43      	adds	r3, r0, #1
   83aec:	d1ea      	bne.n	83ac4 <__fputwc+0x3c>
   83aee:	b002      	add	sp, #8
   83af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83af4:	89a3      	ldrh	r3, [r4, #12]
   83af6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83afa:	81a3      	strh	r3, [r4, #12]
   83afc:	b002      	add	sp, #8
   83afe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b02:	1e7b      	subs	r3, r7, #1
   83b04:	2bfe      	cmp	r3, #254	; 0xfe
   83b06:	d8c9      	bhi.n	83a9c <__fputwc+0x14>
   83b08:	b2f9      	uxtb	r1, r7
   83b0a:	4680      	mov	r8, r0
   83b0c:	f88d 1004 	strb.w	r1, [sp, #4]
   83b10:	e7d2      	b.n	83ab8 <__fputwc+0x30>
   83b12:	4638      	mov	r0, r7
   83b14:	b002      	add	sp, #8
   83b16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b1a:	bf00      	nop

00083b1c <_fputwc_r>:
   83b1c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   83b20:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   83b24:	d10a      	bne.n	83b3c <_fputwc_r+0x20>
   83b26:	b410      	push	{r4}
   83b28:	6e54      	ldr	r4, [r2, #100]	; 0x64
   83b2a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83b2e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   83b32:	6654      	str	r4, [r2, #100]	; 0x64
   83b34:	8193      	strh	r3, [r2, #12]
   83b36:	bc10      	pop	{r4}
   83b38:	f7ff bfa6 	b.w	83a88 <__fputwc>
   83b3c:	f7ff bfa4 	b.w	83a88 <__fputwc>

00083b40 <_malloc_trim_r>:
   83b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83b42:	460c      	mov	r4, r1
   83b44:	4f22      	ldr	r7, [pc, #136]	; (83bd0 <_malloc_trim_r+0x90>)
   83b46:	4606      	mov	r6, r0
   83b48:	f000 feb8 	bl	848bc <__malloc_lock>
   83b4c:	68bb      	ldr	r3, [r7, #8]
   83b4e:	685d      	ldr	r5, [r3, #4]
   83b50:	f025 0503 	bic.w	r5, r5, #3
   83b54:	1b29      	subs	r1, r5, r4
   83b56:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   83b5a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83b5e:	f021 010f 	bic.w	r1, r1, #15
   83b62:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   83b66:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   83b6a:	db07      	blt.n	83b7c <_malloc_trim_r+0x3c>
   83b6c:	2100      	movs	r1, #0
   83b6e:	4630      	mov	r0, r6
   83b70:	f001 f892 	bl	84c98 <_sbrk_r>
   83b74:	68bb      	ldr	r3, [r7, #8]
   83b76:	442b      	add	r3, r5
   83b78:	4298      	cmp	r0, r3
   83b7a:	d004      	beq.n	83b86 <_malloc_trim_r+0x46>
   83b7c:	4630      	mov	r0, r6
   83b7e:	f000 fe9f 	bl	848c0 <__malloc_unlock>
   83b82:	2000      	movs	r0, #0
   83b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83b86:	4261      	negs	r1, r4
   83b88:	4630      	mov	r0, r6
   83b8a:	f001 f885 	bl	84c98 <_sbrk_r>
   83b8e:	3001      	adds	r0, #1
   83b90:	d00d      	beq.n	83bae <_malloc_trim_r+0x6e>
   83b92:	4b10      	ldr	r3, [pc, #64]	; (83bd4 <_malloc_trim_r+0x94>)
   83b94:	68ba      	ldr	r2, [r7, #8]
   83b96:	6819      	ldr	r1, [r3, #0]
   83b98:	1b2d      	subs	r5, r5, r4
   83b9a:	f045 0501 	orr.w	r5, r5, #1
   83b9e:	4630      	mov	r0, r6
   83ba0:	1b09      	subs	r1, r1, r4
   83ba2:	6055      	str	r5, [r2, #4]
   83ba4:	6019      	str	r1, [r3, #0]
   83ba6:	f000 fe8b 	bl	848c0 <__malloc_unlock>
   83baa:	2001      	movs	r0, #1
   83bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83bae:	2100      	movs	r1, #0
   83bb0:	4630      	mov	r0, r6
   83bb2:	f001 f871 	bl	84c98 <_sbrk_r>
   83bb6:	68ba      	ldr	r2, [r7, #8]
   83bb8:	1a83      	subs	r3, r0, r2
   83bba:	2b0f      	cmp	r3, #15
   83bbc:	ddde      	ble.n	83b7c <_malloc_trim_r+0x3c>
   83bbe:	4c06      	ldr	r4, [pc, #24]	; (83bd8 <_malloc_trim_r+0x98>)
   83bc0:	4904      	ldr	r1, [pc, #16]	; (83bd4 <_malloc_trim_r+0x94>)
   83bc2:	6824      	ldr	r4, [r4, #0]
   83bc4:	f043 0301 	orr.w	r3, r3, #1
   83bc8:	1b00      	subs	r0, r0, r4
   83bca:	6053      	str	r3, [r2, #4]
   83bcc:	6008      	str	r0, [r1, #0]
   83bce:	e7d5      	b.n	83b7c <_malloc_trim_r+0x3c>
   83bd0:	20070590 	.word	0x20070590
   83bd4:	20070b78 	.word	0x20070b78
   83bd8:	2007099c 	.word	0x2007099c

00083bdc <_free_r>:
   83bdc:	2900      	cmp	r1, #0
   83bde:	d045      	beq.n	83c6c <_free_r+0x90>
   83be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83be4:	460d      	mov	r5, r1
   83be6:	4680      	mov	r8, r0
   83be8:	f000 fe68 	bl	848bc <__malloc_lock>
   83bec:	f855 7c04 	ldr.w	r7, [r5, #-4]
   83bf0:	496a      	ldr	r1, [pc, #424]	; (83d9c <_free_r+0x1c0>)
   83bf2:	f1a5 0408 	sub.w	r4, r5, #8
   83bf6:	f027 0301 	bic.w	r3, r7, #1
   83bfa:	18e2      	adds	r2, r4, r3
   83bfc:	688e      	ldr	r6, [r1, #8]
   83bfe:	6850      	ldr	r0, [r2, #4]
   83c00:	42b2      	cmp	r2, r6
   83c02:	f020 0003 	bic.w	r0, r0, #3
   83c06:	d062      	beq.n	83cce <_free_r+0xf2>
   83c08:	07fe      	lsls	r6, r7, #31
   83c0a:	6050      	str	r0, [r2, #4]
   83c0c:	d40b      	bmi.n	83c26 <_free_r+0x4a>
   83c0e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   83c12:	f101 0e08 	add.w	lr, r1, #8
   83c16:	1be4      	subs	r4, r4, r7
   83c18:	68a5      	ldr	r5, [r4, #8]
   83c1a:	443b      	add	r3, r7
   83c1c:	4575      	cmp	r5, lr
   83c1e:	d06f      	beq.n	83d00 <_free_r+0x124>
   83c20:	68e7      	ldr	r7, [r4, #12]
   83c22:	60ef      	str	r7, [r5, #12]
   83c24:	60bd      	str	r5, [r7, #8]
   83c26:	1815      	adds	r5, r2, r0
   83c28:	686d      	ldr	r5, [r5, #4]
   83c2a:	07ed      	lsls	r5, r5, #31
   83c2c:	d542      	bpl.n	83cb4 <_free_r+0xd8>
   83c2e:	f043 0201 	orr.w	r2, r3, #1
   83c32:	6062      	str	r2, [r4, #4]
   83c34:	50e3      	str	r3, [r4, r3]
   83c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83c3a:	d218      	bcs.n	83c6e <_free_r+0x92>
   83c3c:	08db      	lsrs	r3, r3, #3
   83c3e:	6848      	ldr	r0, [r1, #4]
   83c40:	109d      	asrs	r5, r3, #2
   83c42:	2201      	movs	r2, #1
   83c44:	3301      	adds	r3, #1
   83c46:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   83c4a:	fa02 f505 	lsl.w	r5, r2, r5
   83c4e:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   83c52:	4328      	orrs	r0, r5
   83c54:	3a08      	subs	r2, #8
   83c56:	60e2      	str	r2, [r4, #12]
   83c58:	60a7      	str	r7, [r4, #8]
   83c5a:	6048      	str	r0, [r1, #4]
   83c5c:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   83c60:	60fc      	str	r4, [r7, #12]
   83c62:	4640      	mov	r0, r8
   83c64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83c68:	f000 be2a 	b.w	848c0 <__malloc_unlock>
   83c6c:	4770      	bx	lr
   83c6e:	0a5a      	lsrs	r2, r3, #9
   83c70:	2a04      	cmp	r2, #4
   83c72:	d853      	bhi.n	83d1c <_free_r+0x140>
   83c74:	099a      	lsrs	r2, r3, #6
   83c76:	f102 0739 	add.w	r7, r2, #57	; 0x39
   83c7a:	007f      	lsls	r7, r7, #1
   83c7c:	f102 0538 	add.w	r5, r2, #56	; 0x38
   83c80:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   83c84:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   83c88:	3808      	subs	r0, #8
   83c8a:	4290      	cmp	r0, r2
   83c8c:	4943      	ldr	r1, [pc, #268]	; (83d9c <_free_r+0x1c0>)
   83c8e:	d04d      	beq.n	83d2c <_free_r+0x150>
   83c90:	6851      	ldr	r1, [r2, #4]
   83c92:	f021 0103 	bic.w	r1, r1, #3
   83c96:	428b      	cmp	r3, r1
   83c98:	d202      	bcs.n	83ca0 <_free_r+0xc4>
   83c9a:	6892      	ldr	r2, [r2, #8]
   83c9c:	4290      	cmp	r0, r2
   83c9e:	d1f7      	bne.n	83c90 <_free_r+0xb4>
   83ca0:	68d0      	ldr	r0, [r2, #12]
   83ca2:	60e0      	str	r0, [r4, #12]
   83ca4:	60a2      	str	r2, [r4, #8]
   83ca6:	6084      	str	r4, [r0, #8]
   83ca8:	60d4      	str	r4, [r2, #12]
   83caa:	4640      	mov	r0, r8
   83cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83cb0:	f000 be06 	b.w	848c0 <__malloc_unlock>
   83cb4:	6895      	ldr	r5, [r2, #8]
   83cb6:	4f3a      	ldr	r7, [pc, #232]	; (83da0 <_free_r+0x1c4>)
   83cb8:	4403      	add	r3, r0
   83cba:	42bd      	cmp	r5, r7
   83cbc:	d03f      	beq.n	83d3e <_free_r+0x162>
   83cbe:	68d0      	ldr	r0, [r2, #12]
   83cc0:	f043 0201 	orr.w	r2, r3, #1
   83cc4:	60e8      	str	r0, [r5, #12]
   83cc6:	6085      	str	r5, [r0, #8]
   83cc8:	6062      	str	r2, [r4, #4]
   83cca:	50e3      	str	r3, [r4, r3]
   83ccc:	e7b3      	b.n	83c36 <_free_r+0x5a>
   83cce:	07ff      	lsls	r7, r7, #31
   83cd0:	4403      	add	r3, r0
   83cd2:	d407      	bmi.n	83ce4 <_free_r+0x108>
   83cd4:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83cd8:	1b64      	subs	r4, r4, r5
   83cda:	68e2      	ldr	r2, [r4, #12]
   83cdc:	68a0      	ldr	r0, [r4, #8]
   83cde:	442b      	add	r3, r5
   83ce0:	60c2      	str	r2, [r0, #12]
   83ce2:	6090      	str	r0, [r2, #8]
   83ce4:	4a2f      	ldr	r2, [pc, #188]	; (83da4 <_free_r+0x1c8>)
   83ce6:	f043 0001 	orr.w	r0, r3, #1
   83cea:	6812      	ldr	r2, [r2, #0]
   83cec:	6060      	str	r0, [r4, #4]
   83cee:	4293      	cmp	r3, r2
   83cf0:	608c      	str	r4, [r1, #8]
   83cf2:	d3b6      	bcc.n	83c62 <_free_r+0x86>
   83cf4:	4b2c      	ldr	r3, [pc, #176]	; (83da8 <_free_r+0x1cc>)
   83cf6:	4640      	mov	r0, r8
   83cf8:	6819      	ldr	r1, [r3, #0]
   83cfa:	f7ff ff21 	bl	83b40 <_malloc_trim_r>
   83cfe:	e7b0      	b.n	83c62 <_free_r+0x86>
   83d00:	1811      	adds	r1, r2, r0
   83d02:	6849      	ldr	r1, [r1, #4]
   83d04:	07c9      	lsls	r1, r1, #31
   83d06:	d444      	bmi.n	83d92 <_free_r+0x1b6>
   83d08:	6891      	ldr	r1, [r2, #8]
   83d0a:	4403      	add	r3, r0
   83d0c:	68d2      	ldr	r2, [r2, #12]
   83d0e:	f043 0001 	orr.w	r0, r3, #1
   83d12:	60ca      	str	r2, [r1, #12]
   83d14:	6091      	str	r1, [r2, #8]
   83d16:	6060      	str	r0, [r4, #4]
   83d18:	50e3      	str	r3, [r4, r3]
   83d1a:	e7a2      	b.n	83c62 <_free_r+0x86>
   83d1c:	2a14      	cmp	r2, #20
   83d1e:	d817      	bhi.n	83d50 <_free_r+0x174>
   83d20:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   83d24:	007f      	lsls	r7, r7, #1
   83d26:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   83d2a:	e7a9      	b.n	83c80 <_free_r+0xa4>
   83d2c:	10aa      	asrs	r2, r5, #2
   83d2e:	684b      	ldr	r3, [r1, #4]
   83d30:	2501      	movs	r5, #1
   83d32:	fa05 f202 	lsl.w	r2, r5, r2
   83d36:	4313      	orrs	r3, r2
   83d38:	604b      	str	r3, [r1, #4]
   83d3a:	4602      	mov	r2, r0
   83d3c:	e7b1      	b.n	83ca2 <_free_r+0xc6>
   83d3e:	f043 0201 	orr.w	r2, r3, #1
   83d42:	614c      	str	r4, [r1, #20]
   83d44:	610c      	str	r4, [r1, #16]
   83d46:	60e5      	str	r5, [r4, #12]
   83d48:	60a5      	str	r5, [r4, #8]
   83d4a:	6062      	str	r2, [r4, #4]
   83d4c:	50e3      	str	r3, [r4, r3]
   83d4e:	e788      	b.n	83c62 <_free_r+0x86>
   83d50:	2a54      	cmp	r2, #84	; 0x54
   83d52:	d806      	bhi.n	83d62 <_free_r+0x186>
   83d54:	0b1a      	lsrs	r2, r3, #12
   83d56:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   83d5a:	007f      	lsls	r7, r7, #1
   83d5c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   83d60:	e78e      	b.n	83c80 <_free_r+0xa4>
   83d62:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83d66:	d806      	bhi.n	83d76 <_free_r+0x19a>
   83d68:	0bda      	lsrs	r2, r3, #15
   83d6a:	f102 0778 	add.w	r7, r2, #120	; 0x78
   83d6e:	007f      	lsls	r7, r7, #1
   83d70:	f102 0577 	add.w	r5, r2, #119	; 0x77
   83d74:	e784      	b.n	83c80 <_free_r+0xa4>
   83d76:	f240 5054 	movw	r0, #1364	; 0x554
   83d7a:	4282      	cmp	r2, r0
   83d7c:	d806      	bhi.n	83d8c <_free_r+0x1b0>
   83d7e:	0c9a      	lsrs	r2, r3, #18
   83d80:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   83d84:	007f      	lsls	r7, r7, #1
   83d86:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   83d8a:	e779      	b.n	83c80 <_free_r+0xa4>
   83d8c:	27fe      	movs	r7, #254	; 0xfe
   83d8e:	257e      	movs	r5, #126	; 0x7e
   83d90:	e776      	b.n	83c80 <_free_r+0xa4>
   83d92:	f043 0201 	orr.w	r2, r3, #1
   83d96:	6062      	str	r2, [r4, #4]
   83d98:	50e3      	str	r3, [r4, r3]
   83d9a:	e762      	b.n	83c62 <_free_r+0x86>
   83d9c:	20070590 	.word	0x20070590
   83da0:	20070598 	.word	0x20070598
   83da4:	20070998 	.word	0x20070998
   83da8:	20070b74 	.word	0x20070b74

00083dac <__sfvwrite_r>:
   83dac:	6893      	ldr	r3, [r2, #8]
   83dae:	2b00      	cmp	r3, #0
   83db0:	f000 80ab 	beq.w	83f0a <__sfvwrite_r+0x15e>
   83db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83db8:	898b      	ldrh	r3, [r1, #12]
   83dba:	b085      	sub	sp, #20
   83dbc:	460c      	mov	r4, r1
   83dbe:	0719      	lsls	r1, r3, #28
   83dc0:	9002      	str	r0, [sp, #8]
   83dc2:	4616      	mov	r6, r2
   83dc4:	d528      	bpl.n	83e18 <__sfvwrite_r+0x6c>
   83dc6:	6922      	ldr	r2, [r4, #16]
   83dc8:	b332      	cbz	r2, 83e18 <__sfvwrite_r+0x6c>
   83dca:	f003 0802 	and.w	r8, r3, #2
   83dce:	fa1f f088 	uxth.w	r0, r8
   83dd2:	6835      	ldr	r5, [r6, #0]
   83dd4:	b378      	cbz	r0, 83e36 <__sfvwrite_r+0x8a>
   83dd6:	f04f 0900 	mov.w	r9, #0
   83dda:	46c8      	mov	r8, r9
   83ddc:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 840b0 <__sfvwrite_r+0x304>
   83de0:	f1b8 0f00 	cmp.w	r8, #0
   83de4:	f000 808b 	beq.w	83efe <__sfvwrite_r+0x152>
   83de8:	45d0      	cmp	r8, sl
   83dea:	4643      	mov	r3, r8
   83dec:	464a      	mov	r2, r9
   83dee:	bf28      	it	cs
   83df0:	4653      	movcs	r3, sl
   83df2:	69e1      	ldr	r1, [r4, #28]
   83df4:	9802      	ldr	r0, [sp, #8]
   83df6:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83df8:	47b8      	blx	r7
   83dfa:	2800      	cmp	r0, #0
   83dfc:	f340 80a5 	ble.w	83f4a <__sfvwrite_r+0x19e>
   83e00:	68b3      	ldr	r3, [r6, #8]
   83e02:	4481      	add	r9, r0
   83e04:	1a1b      	subs	r3, r3, r0
   83e06:	ebc0 0808 	rsb	r8, r0, r8
   83e0a:	60b3      	str	r3, [r6, #8]
   83e0c:	2b00      	cmp	r3, #0
   83e0e:	d1e7      	bne.n	83de0 <__sfvwrite_r+0x34>
   83e10:	2000      	movs	r0, #0
   83e12:	b005      	add	sp, #20
   83e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e18:	4621      	mov	r1, r4
   83e1a:	9802      	ldr	r0, [sp, #8]
   83e1c:	f7ff fc6a 	bl	836f4 <__swsetup_r>
   83e20:	2800      	cmp	r0, #0
   83e22:	f040 813c 	bne.w	8409e <__sfvwrite_r+0x2f2>
   83e26:	89a3      	ldrh	r3, [r4, #12]
   83e28:	6835      	ldr	r5, [r6, #0]
   83e2a:	f003 0802 	and.w	r8, r3, #2
   83e2e:	fa1f f088 	uxth.w	r0, r8
   83e32:	2800      	cmp	r0, #0
   83e34:	d1cf      	bne.n	83dd6 <__sfvwrite_r+0x2a>
   83e36:	f013 0901 	ands.w	r9, r3, #1
   83e3a:	f040 8090 	bne.w	83f5e <__sfvwrite_r+0x1b2>
   83e3e:	464f      	mov	r7, r9
   83e40:	9601      	str	r6, [sp, #4]
   83e42:	2f00      	cmp	r7, #0
   83e44:	d056      	beq.n	83ef4 <__sfvwrite_r+0x148>
   83e46:	059a      	lsls	r2, r3, #22
   83e48:	f8d4 8008 	ldr.w	r8, [r4, #8]
   83e4c:	d55f      	bpl.n	83f0e <__sfvwrite_r+0x162>
   83e4e:	4547      	cmp	r7, r8
   83e50:	46c2      	mov	sl, r8
   83e52:	f0c0 80bf 	bcc.w	83fd4 <__sfvwrite_r+0x228>
   83e56:	f413 6f90 	tst.w	r3, #1152	; 0x480
   83e5a:	f000 80bd 	beq.w	83fd8 <__sfvwrite_r+0x22c>
   83e5e:	6962      	ldr	r2, [r4, #20]
   83e60:	6820      	ldr	r0, [r4, #0]
   83e62:	6921      	ldr	r1, [r4, #16]
   83e64:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83e68:	ebc1 0a00 	rsb	sl, r1, r0
   83e6c:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83e70:	f10a 0001 	add.w	r0, sl, #1
   83e74:	ea4f 0868 	mov.w	r8, r8, asr #1
   83e78:	4438      	add	r0, r7
   83e7a:	4540      	cmp	r0, r8
   83e7c:	4642      	mov	r2, r8
   83e7e:	bf84      	itt	hi
   83e80:	4680      	movhi	r8, r0
   83e82:	4642      	movhi	r2, r8
   83e84:	055b      	lsls	r3, r3, #21
   83e86:	f140 80f2 	bpl.w	8406e <__sfvwrite_r+0x2c2>
   83e8a:	4611      	mov	r1, r2
   83e8c:	9802      	ldr	r0, [sp, #8]
   83e8e:	f000 f9bf 	bl	84210 <_malloc_r>
   83e92:	4683      	mov	fp, r0
   83e94:	2800      	cmp	r0, #0
   83e96:	f000 8105 	beq.w	840a4 <__sfvwrite_r+0x2f8>
   83e9a:	4652      	mov	r2, sl
   83e9c:	6921      	ldr	r1, [r4, #16]
   83e9e:	f7fe faa5 	bl	823ec <memcpy>
   83ea2:	89a3      	ldrh	r3, [r4, #12]
   83ea4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   83ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83eac:	81a3      	strh	r3, [r4, #12]
   83eae:	ebca 0308 	rsb	r3, sl, r8
   83eb2:	eb0b 000a 	add.w	r0, fp, sl
   83eb6:	f8c4 8014 	str.w	r8, [r4, #20]
   83eba:	46ba      	mov	sl, r7
   83ebc:	46b8      	mov	r8, r7
   83ebe:	f8c4 b010 	str.w	fp, [r4, #16]
   83ec2:	6020      	str	r0, [r4, #0]
   83ec4:	60a3      	str	r3, [r4, #8]
   83ec6:	4652      	mov	r2, sl
   83ec8:	4649      	mov	r1, r9
   83eca:	f000 fc93 	bl	847f4 <memmove>
   83ece:	68a0      	ldr	r0, [r4, #8]
   83ed0:	6823      	ldr	r3, [r4, #0]
   83ed2:	ebc8 0000 	rsb	r0, r8, r0
   83ed6:	60a0      	str	r0, [r4, #8]
   83ed8:	4638      	mov	r0, r7
   83eda:	4453      	add	r3, sl
   83edc:	6023      	str	r3, [r4, #0]
   83ede:	9a01      	ldr	r2, [sp, #4]
   83ee0:	4481      	add	r9, r0
   83ee2:	6893      	ldr	r3, [r2, #8]
   83ee4:	1a3f      	subs	r7, r7, r0
   83ee6:	1a1b      	subs	r3, r3, r0
   83ee8:	6093      	str	r3, [r2, #8]
   83eea:	2b00      	cmp	r3, #0
   83eec:	d090      	beq.n	83e10 <__sfvwrite_r+0x64>
   83eee:	89a3      	ldrh	r3, [r4, #12]
   83ef0:	2f00      	cmp	r7, #0
   83ef2:	d1a8      	bne.n	83e46 <__sfvwrite_r+0x9a>
   83ef4:	f8d5 9000 	ldr.w	r9, [r5]
   83ef8:	686f      	ldr	r7, [r5, #4]
   83efa:	3508      	adds	r5, #8
   83efc:	e7a1      	b.n	83e42 <__sfvwrite_r+0x96>
   83efe:	f8d5 9000 	ldr.w	r9, [r5]
   83f02:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83f06:	3508      	adds	r5, #8
   83f08:	e76a      	b.n	83de0 <__sfvwrite_r+0x34>
   83f0a:	2000      	movs	r0, #0
   83f0c:	4770      	bx	lr
   83f0e:	6820      	ldr	r0, [r4, #0]
   83f10:	6923      	ldr	r3, [r4, #16]
   83f12:	4298      	cmp	r0, r3
   83f14:	d803      	bhi.n	83f1e <__sfvwrite_r+0x172>
   83f16:	6962      	ldr	r2, [r4, #20]
   83f18:	4297      	cmp	r7, r2
   83f1a:	f080 8083 	bcs.w	84024 <__sfvwrite_r+0x278>
   83f1e:	45b8      	cmp	r8, r7
   83f20:	bf28      	it	cs
   83f22:	46b8      	movcs	r8, r7
   83f24:	4649      	mov	r1, r9
   83f26:	4642      	mov	r2, r8
   83f28:	f000 fc64 	bl	847f4 <memmove>
   83f2c:	68a3      	ldr	r3, [r4, #8]
   83f2e:	6822      	ldr	r2, [r4, #0]
   83f30:	ebc8 0303 	rsb	r3, r8, r3
   83f34:	4442      	add	r2, r8
   83f36:	60a3      	str	r3, [r4, #8]
   83f38:	6022      	str	r2, [r4, #0]
   83f3a:	2b00      	cmp	r3, #0
   83f3c:	d148      	bne.n	83fd0 <__sfvwrite_r+0x224>
   83f3e:	4621      	mov	r1, r4
   83f40:	9802      	ldr	r0, [sp, #8]
   83f42:	f7ff fcef 	bl	83924 <_fflush_r>
   83f46:	2800      	cmp	r0, #0
   83f48:	d042      	beq.n	83fd0 <__sfvwrite_r+0x224>
   83f4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83f4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83f52:	f04f 30ff 	mov.w	r0, #4294967295
   83f56:	81a3      	strh	r3, [r4, #12]
   83f58:	b005      	add	sp, #20
   83f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f5e:	4680      	mov	r8, r0
   83f60:	4682      	mov	sl, r0
   83f62:	4681      	mov	r9, r0
   83f64:	9001      	str	r0, [sp, #4]
   83f66:	f1b9 0f00 	cmp.w	r9, #0
   83f6a:	d029      	beq.n	83fc0 <__sfvwrite_r+0x214>
   83f6c:	9b01      	ldr	r3, [sp, #4]
   83f6e:	2b00      	cmp	r3, #0
   83f70:	d04b      	beq.n	8400a <__sfvwrite_r+0x25e>
   83f72:	45c8      	cmp	r8, r9
   83f74:	46c3      	mov	fp, r8
   83f76:	bf28      	it	cs
   83f78:	46cb      	movcs	fp, r9
   83f7a:	6820      	ldr	r0, [r4, #0]
   83f7c:	6923      	ldr	r3, [r4, #16]
   83f7e:	465f      	mov	r7, fp
   83f80:	4298      	cmp	r0, r3
   83f82:	6962      	ldr	r2, [r4, #20]
   83f84:	d903      	bls.n	83f8e <__sfvwrite_r+0x1e2>
   83f86:	68a3      	ldr	r3, [r4, #8]
   83f88:	4413      	add	r3, r2
   83f8a:	459b      	cmp	fp, r3
   83f8c:	dc5c      	bgt.n	84048 <__sfvwrite_r+0x29c>
   83f8e:	4593      	cmp	fp, r2
   83f90:	db24      	blt.n	83fdc <__sfvwrite_r+0x230>
   83f92:	4613      	mov	r3, r2
   83f94:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83f96:	4652      	mov	r2, sl
   83f98:	69e1      	ldr	r1, [r4, #28]
   83f9a:	9802      	ldr	r0, [sp, #8]
   83f9c:	47b8      	blx	r7
   83f9e:	1e07      	subs	r7, r0, #0
   83fa0:	ddd3      	ble.n	83f4a <__sfvwrite_r+0x19e>
   83fa2:	ebb8 0807 	subs.w	r8, r8, r7
   83fa6:	d027      	beq.n	83ff8 <__sfvwrite_r+0x24c>
   83fa8:	68b3      	ldr	r3, [r6, #8]
   83faa:	44ba      	add	sl, r7
   83fac:	1bdb      	subs	r3, r3, r7
   83fae:	ebc7 0909 	rsb	r9, r7, r9
   83fb2:	60b3      	str	r3, [r6, #8]
   83fb4:	2b00      	cmp	r3, #0
   83fb6:	f43f af2b 	beq.w	83e10 <__sfvwrite_r+0x64>
   83fba:	f1b9 0f00 	cmp.w	r9, #0
   83fbe:	d1d5      	bne.n	83f6c <__sfvwrite_r+0x1c0>
   83fc0:	2300      	movs	r3, #0
   83fc2:	f8d5 a000 	ldr.w	sl, [r5]
   83fc6:	f8d5 9004 	ldr.w	r9, [r5, #4]
   83fca:	9301      	str	r3, [sp, #4]
   83fcc:	3508      	adds	r5, #8
   83fce:	e7ca      	b.n	83f66 <__sfvwrite_r+0x1ba>
   83fd0:	4640      	mov	r0, r8
   83fd2:	e784      	b.n	83ede <__sfvwrite_r+0x132>
   83fd4:	46b8      	mov	r8, r7
   83fd6:	46ba      	mov	sl, r7
   83fd8:	6820      	ldr	r0, [r4, #0]
   83fda:	e774      	b.n	83ec6 <__sfvwrite_r+0x11a>
   83fdc:	465a      	mov	r2, fp
   83fde:	4651      	mov	r1, sl
   83fe0:	f000 fc08 	bl	847f4 <memmove>
   83fe4:	68a2      	ldr	r2, [r4, #8]
   83fe6:	6823      	ldr	r3, [r4, #0]
   83fe8:	ebcb 0202 	rsb	r2, fp, r2
   83fec:	445b      	add	r3, fp
   83fee:	ebb8 0807 	subs.w	r8, r8, r7
   83ff2:	60a2      	str	r2, [r4, #8]
   83ff4:	6023      	str	r3, [r4, #0]
   83ff6:	d1d7      	bne.n	83fa8 <__sfvwrite_r+0x1fc>
   83ff8:	4621      	mov	r1, r4
   83ffa:	9802      	ldr	r0, [sp, #8]
   83ffc:	f7ff fc92 	bl	83924 <_fflush_r>
   84000:	2800      	cmp	r0, #0
   84002:	d1a2      	bne.n	83f4a <__sfvwrite_r+0x19e>
   84004:	f8cd 8004 	str.w	r8, [sp, #4]
   84008:	e7ce      	b.n	83fa8 <__sfvwrite_r+0x1fc>
   8400a:	464a      	mov	r2, r9
   8400c:	210a      	movs	r1, #10
   8400e:	4650      	mov	r0, sl
   84010:	f000 fbaa 	bl	84768 <memchr>
   84014:	2800      	cmp	r0, #0
   84016:	d03d      	beq.n	84094 <__sfvwrite_r+0x2e8>
   84018:	3001      	adds	r0, #1
   8401a:	2301      	movs	r3, #1
   8401c:	ebca 0800 	rsb	r8, sl, r0
   84020:	9301      	str	r3, [sp, #4]
   84022:	e7a6      	b.n	83f72 <__sfvwrite_r+0x1c6>
   84024:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   84028:	42bb      	cmp	r3, r7
   8402a:	bf28      	it	cs
   8402c:	463b      	movcs	r3, r7
   8402e:	fb93 f3f2 	sdiv	r3, r3, r2
   84032:	69e1      	ldr	r1, [r4, #28]
   84034:	fb02 f303 	mul.w	r3, r2, r3
   84038:	9802      	ldr	r0, [sp, #8]
   8403a:	464a      	mov	r2, r9
   8403c:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8403e:	47b0      	blx	r6
   84040:	2800      	cmp	r0, #0
   84042:	f73f af4c 	bgt.w	83ede <__sfvwrite_r+0x132>
   84046:	e780      	b.n	83f4a <__sfvwrite_r+0x19e>
   84048:	461a      	mov	r2, r3
   8404a:	4651      	mov	r1, sl
   8404c:	9303      	str	r3, [sp, #12]
   8404e:	f000 fbd1 	bl	847f4 <memmove>
   84052:	6822      	ldr	r2, [r4, #0]
   84054:	9b03      	ldr	r3, [sp, #12]
   84056:	4621      	mov	r1, r4
   84058:	441a      	add	r2, r3
   8405a:	6022      	str	r2, [r4, #0]
   8405c:	9802      	ldr	r0, [sp, #8]
   8405e:	f7ff fc61 	bl	83924 <_fflush_r>
   84062:	9b03      	ldr	r3, [sp, #12]
   84064:	2800      	cmp	r0, #0
   84066:	f47f af70 	bne.w	83f4a <__sfvwrite_r+0x19e>
   8406a:	461f      	mov	r7, r3
   8406c:	e799      	b.n	83fa2 <__sfvwrite_r+0x1f6>
   8406e:	9802      	ldr	r0, [sp, #8]
   84070:	f000 fc28 	bl	848c4 <_realloc_r>
   84074:	4683      	mov	fp, r0
   84076:	2800      	cmp	r0, #0
   84078:	f47f af19 	bne.w	83eae <__sfvwrite_r+0x102>
   8407c:	9d02      	ldr	r5, [sp, #8]
   8407e:	6921      	ldr	r1, [r4, #16]
   84080:	4628      	mov	r0, r5
   84082:	f7ff fdab 	bl	83bdc <_free_r>
   84086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8408a:	220c      	movs	r2, #12
   8408c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   84090:	602a      	str	r2, [r5, #0]
   84092:	e75c      	b.n	83f4e <__sfvwrite_r+0x1a2>
   84094:	2301      	movs	r3, #1
   84096:	f109 0801 	add.w	r8, r9, #1
   8409a:	9301      	str	r3, [sp, #4]
   8409c:	e769      	b.n	83f72 <__sfvwrite_r+0x1c6>
   8409e:	f04f 30ff 	mov.w	r0, #4294967295
   840a2:	e6b6      	b.n	83e12 <__sfvwrite_r+0x66>
   840a4:	9a02      	ldr	r2, [sp, #8]
   840a6:	230c      	movs	r3, #12
   840a8:	6013      	str	r3, [r2, #0]
   840aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   840ae:	e74e      	b.n	83f4e <__sfvwrite_r+0x1a2>
   840b0:	7ffffc00 	.word	0x7ffffc00

000840b4 <_fwalk_reent>:
   840b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   840b8:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   840bc:	d01e      	beq.n	840fc <_fwalk_reent+0x48>
   840be:	4688      	mov	r8, r1
   840c0:	4607      	mov	r7, r0
   840c2:	f04f 0900 	mov.w	r9, #0
   840c6:	6875      	ldr	r5, [r6, #4]
   840c8:	68b4      	ldr	r4, [r6, #8]
   840ca:	3d01      	subs	r5, #1
   840cc:	d410      	bmi.n	840f0 <_fwalk_reent+0x3c>
   840ce:	89a3      	ldrh	r3, [r4, #12]
   840d0:	3d01      	subs	r5, #1
   840d2:	2b01      	cmp	r3, #1
   840d4:	d908      	bls.n	840e8 <_fwalk_reent+0x34>
   840d6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   840da:	3301      	adds	r3, #1
   840dc:	d004      	beq.n	840e8 <_fwalk_reent+0x34>
   840de:	4621      	mov	r1, r4
   840e0:	4638      	mov	r0, r7
   840e2:	47c0      	blx	r8
   840e4:	ea49 0900 	orr.w	r9, r9, r0
   840e8:	1c6b      	adds	r3, r5, #1
   840ea:	f104 0468 	add.w	r4, r4, #104	; 0x68
   840ee:	d1ee      	bne.n	840ce <_fwalk_reent+0x1a>
   840f0:	6836      	ldr	r6, [r6, #0]
   840f2:	2e00      	cmp	r6, #0
   840f4:	d1e7      	bne.n	840c6 <_fwalk_reent+0x12>
   840f6:	4648      	mov	r0, r9
   840f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   840fc:	46b1      	mov	r9, r6
   840fe:	4648      	mov	r0, r9
   84100:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00084104 <__locale_charset>:
   84104:	4800      	ldr	r0, [pc, #0]	; (84108 <__locale_charset+0x4>)
   84106:	4770      	bx	lr
   84108:	2007056c 	.word	0x2007056c

0008410c <__locale_mb_cur_max>:
   8410c:	4b01      	ldr	r3, [pc, #4]	; (84114 <__locale_mb_cur_max+0x8>)
   8410e:	6818      	ldr	r0, [r3, #0]
   84110:	4770      	bx	lr
   84112:	bf00      	nop
   84114:	2007058c 	.word	0x2007058c

00084118 <__swhatbuf_r>:
   84118:	b570      	push	{r4, r5, r6, lr}
   8411a:	460e      	mov	r6, r1
   8411c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84120:	b090      	sub	sp, #64	; 0x40
   84122:	2900      	cmp	r1, #0
   84124:	4614      	mov	r4, r2
   84126:	461d      	mov	r5, r3
   84128:	db14      	blt.n	84154 <__swhatbuf_r+0x3c>
   8412a:	aa01      	add	r2, sp, #4
   8412c:	f000 ff54 	bl	84fd8 <_fstat_r>
   84130:	2800      	cmp	r0, #0
   84132:	db0f      	blt.n	84154 <__swhatbuf_r+0x3c>
   84134:	9a02      	ldr	r2, [sp, #8]
   84136:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8413a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   8413e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   84142:	fab2 f282 	clz	r2, r2
   84146:	f44f 6000 	mov.w	r0, #2048	; 0x800
   8414a:	0952      	lsrs	r2, r2, #5
   8414c:	602a      	str	r2, [r5, #0]
   8414e:	6023      	str	r3, [r4, #0]
   84150:	b010      	add	sp, #64	; 0x40
   84152:	bd70      	pop	{r4, r5, r6, pc}
   84154:	89b2      	ldrh	r2, [r6, #12]
   84156:	2000      	movs	r0, #0
   84158:	f002 0280 	and.w	r2, r2, #128	; 0x80
   8415c:	b292      	uxth	r2, r2
   8415e:	6028      	str	r0, [r5, #0]
   84160:	b11a      	cbz	r2, 8416a <__swhatbuf_r+0x52>
   84162:	2340      	movs	r3, #64	; 0x40
   84164:	6023      	str	r3, [r4, #0]
   84166:	b010      	add	sp, #64	; 0x40
   84168:	bd70      	pop	{r4, r5, r6, pc}
   8416a:	4610      	mov	r0, r2
   8416c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   84170:	6023      	str	r3, [r4, #0]
   84172:	b010      	add	sp, #64	; 0x40
   84174:	bd70      	pop	{r4, r5, r6, pc}
   84176:	bf00      	nop

00084178 <__smakebuf_r>:
   84178:	898a      	ldrh	r2, [r1, #12]
   8417a:	460b      	mov	r3, r1
   8417c:	0792      	lsls	r2, r2, #30
   8417e:	d506      	bpl.n	8418e <__smakebuf_r+0x16>
   84180:	f101 0243 	add.w	r2, r1, #67	; 0x43
   84184:	2101      	movs	r1, #1
   84186:	601a      	str	r2, [r3, #0]
   84188:	611a      	str	r2, [r3, #16]
   8418a:	6159      	str	r1, [r3, #20]
   8418c:	4770      	bx	lr
   8418e:	b5f0      	push	{r4, r5, r6, r7, lr}
   84190:	b083      	sub	sp, #12
   84192:	ab01      	add	r3, sp, #4
   84194:	466a      	mov	r2, sp
   84196:	460c      	mov	r4, r1
   84198:	4605      	mov	r5, r0
   8419a:	f7ff ffbd 	bl	84118 <__swhatbuf_r>
   8419e:	9900      	ldr	r1, [sp, #0]
   841a0:	4606      	mov	r6, r0
   841a2:	4628      	mov	r0, r5
   841a4:	f000 f834 	bl	84210 <_malloc_r>
   841a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   841ac:	b1d0      	cbz	r0, 841e4 <__smakebuf_r+0x6c>
   841ae:	e89d 0006 	ldmia.w	sp, {r1, r2}
   841b2:	4f12      	ldr	r7, [pc, #72]	; (841fc <__smakebuf_r+0x84>)
   841b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   841b8:	63ef      	str	r7, [r5, #60]	; 0x3c
   841ba:	81a3      	strh	r3, [r4, #12]
   841bc:	6020      	str	r0, [r4, #0]
   841be:	6120      	str	r0, [r4, #16]
   841c0:	6161      	str	r1, [r4, #20]
   841c2:	b91a      	cbnz	r2, 841cc <__smakebuf_r+0x54>
   841c4:	4333      	orrs	r3, r6
   841c6:	81a3      	strh	r3, [r4, #12]
   841c8:	b003      	add	sp, #12
   841ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   841cc:	4628      	mov	r0, r5
   841ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   841d2:	f000 ff15 	bl	85000 <_isatty_r>
   841d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   841da:	2800      	cmp	r0, #0
   841dc:	d0f2      	beq.n	841c4 <__smakebuf_r+0x4c>
   841de:	f043 0301 	orr.w	r3, r3, #1
   841e2:	e7ef      	b.n	841c4 <__smakebuf_r+0x4c>
   841e4:	059a      	lsls	r2, r3, #22
   841e6:	d4ef      	bmi.n	841c8 <__smakebuf_r+0x50>
   841e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
   841ec:	f043 0302 	orr.w	r3, r3, #2
   841f0:	2101      	movs	r1, #1
   841f2:	81a3      	strh	r3, [r4, #12]
   841f4:	6022      	str	r2, [r4, #0]
   841f6:	6122      	str	r2, [r4, #16]
   841f8:	6161      	str	r1, [r4, #20]
   841fa:	e7e5      	b.n	841c8 <__smakebuf_r+0x50>
   841fc:	00083951 	.word	0x00083951

00084200 <malloc>:
   84200:	4b02      	ldr	r3, [pc, #8]	; (8420c <malloc+0xc>)
   84202:	4601      	mov	r1, r0
   84204:	6818      	ldr	r0, [r3, #0]
   84206:	f000 b803 	b.w	84210 <_malloc_r>
   8420a:	bf00      	nop
   8420c:	20070568 	.word	0x20070568

00084210 <_malloc_r>:
   84210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84214:	f101 050b 	add.w	r5, r1, #11
   84218:	2d16      	cmp	r5, #22
   8421a:	b083      	sub	sp, #12
   8421c:	4606      	mov	r6, r0
   8421e:	f240 80a0 	bls.w	84362 <_malloc_r+0x152>
   84222:	f035 0507 	bics.w	r5, r5, #7
   84226:	f100 80c0 	bmi.w	843aa <_malloc_r+0x19a>
   8422a:	42a9      	cmp	r1, r5
   8422c:	f200 80bd 	bhi.w	843aa <_malloc_r+0x19a>
   84230:	f000 fb44 	bl	848bc <__malloc_lock>
   84234:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   84238:	f0c0 8290 	bcc.w	8475c <_malloc_r+0x54c>
   8423c:	0a6b      	lsrs	r3, r5, #9
   8423e:	f000 80bb 	beq.w	843b8 <_malloc_r+0x1a8>
   84242:	2b04      	cmp	r3, #4
   84244:	f200 8177 	bhi.w	84536 <_malloc_r+0x326>
   84248:	09a8      	lsrs	r0, r5, #6
   8424a:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   8424e:	ea4f 014e 	mov.w	r1, lr, lsl #1
   84252:	3038      	adds	r0, #56	; 0x38
   84254:	4fbe      	ldr	r7, [pc, #760]	; (84550 <_malloc_r+0x340>)
   84256:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8425a:	684c      	ldr	r4, [r1, #4]
   8425c:	3908      	subs	r1, #8
   8425e:	42a1      	cmp	r1, r4
   84260:	d107      	bne.n	84272 <_malloc_r+0x62>
   84262:	e0ae      	b.n	843c2 <_malloc_r+0x1b2>
   84264:	2a00      	cmp	r2, #0
   84266:	f280 80ae 	bge.w	843c6 <_malloc_r+0x1b6>
   8426a:	68e4      	ldr	r4, [r4, #12]
   8426c:	42a1      	cmp	r1, r4
   8426e:	f000 80a8 	beq.w	843c2 <_malloc_r+0x1b2>
   84272:	6863      	ldr	r3, [r4, #4]
   84274:	f023 0303 	bic.w	r3, r3, #3
   84278:	1b5a      	subs	r2, r3, r5
   8427a:	2a0f      	cmp	r2, #15
   8427c:	ddf2      	ble.n	84264 <_malloc_r+0x54>
   8427e:	49b4      	ldr	r1, [pc, #720]	; (84550 <_malloc_r+0x340>)
   84280:	693c      	ldr	r4, [r7, #16]
   84282:	f101 0e08 	add.w	lr, r1, #8
   84286:	4574      	cmp	r4, lr
   84288:	f000 81a8 	beq.w	845dc <_malloc_r+0x3cc>
   8428c:	6863      	ldr	r3, [r4, #4]
   8428e:	f023 0303 	bic.w	r3, r3, #3
   84292:	1b5a      	subs	r2, r3, r5
   84294:	2a0f      	cmp	r2, #15
   84296:	f300 818e 	bgt.w	845b6 <_malloc_r+0x3a6>
   8429a:	2a00      	cmp	r2, #0
   8429c:	f8c1 e014 	str.w	lr, [r1, #20]
   842a0:	f8c1 e010 	str.w	lr, [r1, #16]
   842a4:	f280 8093 	bge.w	843ce <_malloc_r+0x1be>
   842a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   842ac:	f080 815c 	bcs.w	84568 <_malloc_r+0x358>
   842b0:	08db      	lsrs	r3, r3, #3
   842b2:	684a      	ldr	r2, [r1, #4]
   842b4:	ea4f 09a3 	mov.w	r9, r3, asr #2
   842b8:	f04f 0c01 	mov.w	ip, #1
   842bc:	3301      	adds	r3, #1
   842be:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   842c2:	fa0c f909 	lsl.w	r9, ip, r9
   842c6:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   842ca:	ea49 0202 	orr.w	r2, r9, r2
   842ce:	f1ac 0c08 	sub.w	ip, ip, #8
   842d2:	f8c4 c00c 	str.w	ip, [r4, #12]
   842d6:	f8c4 8008 	str.w	r8, [r4, #8]
   842da:	604a      	str	r2, [r1, #4]
   842dc:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   842e0:	f8c8 400c 	str.w	r4, [r8, #12]
   842e4:	1083      	asrs	r3, r0, #2
   842e6:	2401      	movs	r4, #1
   842e8:	409c      	lsls	r4, r3
   842ea:	4294      	cmp	r4, r2
   842ec:	d87c      	bhi.n	843e8 <_malloc_r+0x1d8>
   842ee:	4214      	tst	r4, r2
   842f0:	d106      	bne.n	84300 <_malloc_r+0xf0>
   842f2:	f020 0003 	bic.w	r0, r0, #3
   842f6:	0064      	lsls	r4, r4, #1
   842f8:	4214      	tst	r4, r2
   842fa:	f100 0004 	add.w	r0, r0, #4
   842fe:	d0fa      	beq.n	842f6 <_malloc_r+0xe6>
   84300:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   84304:	46cc      	mov	ip, r9
   84306:	4680      	mov	r8, r0
   84308:	f8dc 100c 	ldr.w	r1, [ip, #12]
   8430c:	458c      	cmp	ip, r1
   8430e:	d107      	bne.n	84320 <_malloc_r+0x110>
   84310:	e166      	b.n	845e0 <_malloc_r+0x3d0>
   84312:	2a00      	cmp	r2, #0
   84314:	f280 8174 	bge.w	84600 <_malloc_r+0x3f0>
   84318:	68c9      	ldr	r1, [r1, #12]
   8431a:	458c      	cmp	ip, r1
   8431c:	f000 8160 	beq.w	845e0 <_malloc_r+0x3d0>
   84320:	684b      	ldr	r3, [r1, #4]
   84322:	f023 0303 	bic.w	r3, r3, #3
   84326:	1b5a      	subs	r2, r3, r5
   84328:	2a0f      	cmp	r2, #15
   8432a:	ddf2      	ble.n	84312 <_malloc_r+0x102>
   8432c:	460c      	mov	r4, r1
   8432e:	68cb      	ldr	r3, [r1, #12]
   84330:	f854 cf08 	ldr.w	ip, [r4, #8]!
   84334:	f045 0801 	orr.w	r8, r5, #1
   84338:	f8c1 8004 	str.w	r8, [r1, #4]
   8433c:	440d      	add	r5, r1
   8433e:	f042 0101 	orr.w	r1, r2, #1
   84342:	f8cc 300c 	str.w	r3, [ip, #12]
   84346:	4630      	mov	r0, r6
   84348:	f8c3 c008 	str.w	ip, [r3, #8]
   8434c:	617d      	str	r5, [r7, #20]
   8434e:	613d      	str	r5, [r7, #16]
   84350:	f8c5 e00c 	str.w	lr, [r5, #12]
   84354:	f8c5 e008 	str.w	lr, [r5, #8]
   84358:	6069      	str	r1, [r5, #4]
   8435a:	50aa      	str	r2, [r5, r2]
   8435c:	f000 fab0 	bl	848c0 <__malloc_unlock>
   84360:	e01f      	b.n	843a2 <_malloc_r+0x192>
   84362:	2910      	cmp	r1, #16
   84364:	d821      	bhi.n	843aa <_malloc_r+0x19a>
   84366:	f000 faa9 	bl	848bc <__malloc_lock>
   8436a:	2510      	movs	r5, #16
   8436c:	2306      	movs	r3, #6
   8436e:	2002      	movs	r0, #2
   84370:	4f77      	ldr	r7, [pc, #476]	; (84550 <_malloc_r+0x340>)
   84372:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   84376:	685c      	ldr	r4, [r3, #4]
   84378:	f1a3 0208 	sub.w	r2, r3, #8
   8437c:	4294      	cmp	r4, r2
   8437e:	f000 8138 	beq.w	845f2 <_malloc_r+0x3e2>
   84382:	6863      	ldr	r3, [r4, #4]
   84384:	68e1      	ldr	r1, [r4, #12]
   84386:	f023 0303 	bic.w	r3, r3, #3
   8438a:	4423      	add	r3, r4
   8438c:	685a      	ldr	r2, [r3, #4]
   8438e:	68a5      	ldr	r5, [r4, #8]
   84390:	f042 0201 	orr.w	r2, r2, #1
   84394:	60e9      	str	r1, [r5, #12]
   84396:	4630      	mov	r0, r6
   84398:	608d      	str	r5, [r1, #8]
   8439a:	605a      	str	r2, [r3, #4]
   8439c:	f000 fa90 	bl	848c0 <__malloc_unlock>
   843a0:	3408      	adds	r4, #8
   843a2:	4620      	mov	r0, r4
   843a4:	b003      	add	sp, #12
   843a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843aa:	2400      	movs	r4, #0
   843ac:	4620      	mov	r0, r4
   843ae:	230c      	movs	r3, #12
   843b0:	6033      	str	r3, [r6, #0]
   843b2:	b003      	add	sp, #12
   843b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843b8:	2180      	movs	r1, #128	; 0x80
   843ba:	f04f 0e40 	mov.w	lr, #64	; 0x40
   843be:	203f      	movs	r0, #63	; 0x3f
   843c0:	e748      	b.n	84254 <_malloc_r+0x44>
   843c2:	4670      	mov	r0, lr
   843c4:	e75b      	b.n	8427e <_malloc_r+0x6e>
   843c6:	4423      	add	r3, r4
   843c8:	685a      	ldr	r2, [r3, #4]
   843ca:	68e1      	ldr	r1, [r4, #12]
   843cc:	e7df      	b.n	8438e <_malloc_r+0x17e>
   843ce:	4423      	add	r3, r4
   843d0:	685a      	ldr	r2, [r3, #4]
   843d2:	4630      	mov	r0, r6
   843d4:	f042 0201 	orr.w	r2, r2, #1
   843d8:	605a      	str	r2, [r3, #4]
   843da:	3408      	adds	r4, #8
   843dc:	f000 fa70 	bl	848c0 <__malloc_unlock>
   843e0:	4620      	mov	r0, r4
   843e2:	b003      	add	sp, #12
   843e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843e8:	68bc      	ldr	r4, [r7, #8]
   843ea:	6863      	ldr	r3, [r4, #4]
   843ec:	f023 0803 	bic.w	r8, r3, #3
   843f0:	45a8      	cmp	r8, r5
   843f2:	d304      	bcc.n	843fe <_malloc_r+0x1ee>
   843f4:	ebc5 0308 	rsb	r3, r5, r8
   843f8:	2b0f      	cmp	r3, #15
   843fa:	f300 808c 	bgt.w	84516 <_malloc_r+0x306>
   843fe:	4b55      	ldr	r3, [pc, #340]	; (84554 <_malloc_r+0x344>)
   84400:	f8df 9160 	ldr.w	r9, [pc, #352]	; 84564 <_malloc_r+0x354>
   84404:	681a      	ldr	r2, [r3, #0]
   84406:	f8d9 3000 	ldr.w	r3, [r9]
   8440a:	442a      	add	r2, r5
   8440c:	3301      	adds	r3, #1
   8440e:	eb04 0a08 	add.w	sl, r4, r8
   84412:	f000 8160 	beq.w	846d6 <_malloc_r+0x4c6>
   84416:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   8441a:	320f      	adds	r2, #15
   8441c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   84420:	f022 020f 	bic.w	r2, r2, #15
   84424:	4611      	mov	r1, r2
   84426:	4630      	mov	r0, r6
   84428:	9201      	str	r2, [sp, #4]
   8442a:	f000 fc35 	bl	84c98 <_sbrk_r>
   8442e:	f1b0 3fff 	cmp.w	r0, #4294967295
   84432:	4683      	mov	fp, r0
   84434:	9a01      	ldr	r2, [sp, #4]
   84436:	f000 8158 	beq.w	846ea <_malloc_r+0x4da>
   8443a:	4582      	cmp	sl, r0
   8443c:	f200 80fc 	bhi.w	84638 <_malloc_r+0x428>
   84440:	4b45      	ldr	r3, [pc, #276]	; (84558 <_malloc_r+0x348>)
   84442:	45da      	cmp	sl, fp
   84444:	6819      	ldr	r1, [r3, #0]
   84446:	4411      	add	r1, r2
   84448:	6019      	str	r1, [r3, #0]
   8444a:	f000 8153 	beq.w	846f4 <_malloc_r+0x4e4>
   8444e:	f8d9 0000 	ldr.w	r0, [r9]
   84452:	f8df e110 	ldr.w	lr, [pc, #272]	; 84564 <_malloc_r+0x354>
   84456:	3001      	adds	r0, #1
   84458:	bf1b      	ittet	ne
   8445a:	ebca 0a0b 	rsbne	sl, sl, fp
   8445e:	4451      	addne	r1, sl
   84460:	f8ce b000 	streq.w	fp, [lr]
   84464:	6019      	strne	r1, [r3, #0]
   84466:	f01b 0107 	ands.w	r1, fp, #7
   8446a:	f000 8117 	beq.w	8469c <_malloc_r+0x48c>
   8446e:	f1c1 0008 	rsb	r0, r1, #8
   84472:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   84476:	4483      	add	fp, r0
   84478:	3108      	adds	r1, #8
   8447a:	445a      	add	r2, fp
   8447c:	f3c2 020b 	ubfx	r2, r2, #0, #12
   84480:	ebc2 0901 	rsb	r9, r2, r1
   84484:	4649      	mov	r1, r9
   84486:	4630      	mov	r0, r6
   84488:	9301      	str	r3, [sp, #4]
   8448a:	f000 fc05 	bl	84c98 <_sbrk_r>
   8448e:	1c43      	adds	r3, r0, #1
   84490:	9b01      	ldr	r3, [sp, #4]
   84492:	f000 813f 	beq.w	84714 <_malloc_r+0x504>
   84496:	ebcb 0200 	rsb	r2, fp, r0
   8449a:	444a      	add	r2, r9
   8449c:	f042 0201 	orr.w	r2, r2, #1
   844a0:	6819      	ldr	r1, [r3, #0]
   844a2:	42bc      	cmp	r4, r7
   844a4:	4449      	add	r1, r9
   844a6:	f8c7 b008 	str.w	fp, [r7, #8]
   844aa:	6019      	str	r1, [r3, #0]
   844ac:	f8cb 2004 	str.w	r2, [fp, #4]
   844b0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 84558 <_malloc_r+0x348>
   844b4:	d016      	beq.n	844e4 <_malloc_r+0x2d4>
   844b6:	f1b8 0f0f 	cmp.w	r8, #15
   844ba:	f240 80fd 	bls.w	846b8 <_malloc_r+0x4a8>
   844be:	6862      	ldr	r2, [r4, #4]
   844c0:	f1a8 030c 	sub.w	r3, r8, #12
   844c4:	f023 0307 	bic.w	r3, r3, #7
   844c8:	f002 0201 	and.w	r2, r2, #1
   844cc:	18e0      	adds	r0, r4, r3
   844ce:	f04f 0e05 	mov.w	lr, #5
   844d2:	431a      	orrs	r2, r3
   844d4:	2b0f      	cmp	r3, #15
   844d6:	6062      	str	r2, [r4, #4]
   844d8:	f8c0 e004 	str.w	lr, [r0, #4]
   844dc:	f8c0 e008 	str.w	lr, [r0, #8]
   844e0:	f200 811c 	bhi.w	8471c <_malloc_r+0x50c>
   844e4:	4b1d      	ldr	r3, [pc, #116]	; (8455c <_malloc_r+0x34c>)
   844e6:	68bc      	ldr	r4, [r7, #8]
   844e8:	681a      	ldr	r2, [r3, #0]
   844ea:	4291      	cmp	r1, r2
   844ec:	bf88      	it	hi
   844ee:	6019      	strhi	r1, [r3, #0]
   844f0:	4b1b      	ldr	r3, [pc, #108]	; (84560 <_malloc_r+0x350>)
   844f2:	681a      	ldr	r2, [r3, #0]
   844f4:	4291      	cmp	r1, r2
   844f6:	6862      	ldr	r2, [r4, #4]
   844f8:	bf88      	it	hi
   844fa:	6019      	strhi	r1, [r3, #0]
   844fc:	f022 0203 	bic.w	r2, r2, #3
   84500:	4295      	cmp	r5, r2
   84502:	eba2 0305 	sub.w	r3, r2, r5
   84506:	d801      	bhi.n	8450c <_malloc_r+0x2fc>
   84508:	2b0f      	cmp	r3, #15
   8450a:	dc04      	bgt.n	84516 <_malloc_r+0x306>
   8450c:	4630      	mov	r0, r6
   8450e:	f000 f9d7 	bl	848c0 <__malloc_unlock>
   84512:	2400      	movs	r4, #0
   84514:	e745      	b.n	843a2 <_malloc_r+0x192>
   84516:	f045 0201 	orr.w	r2, r5, #1
   8451a:	f043 0301 	orr.w	r3, r3, #1
   8451e:	4425      	add	r5, r4
   84520:	6062      	str	r2, [r4, #4]
   84522:	4630      	mov	r0, r6
   84524:	60bd      	str	r5, [r7, #8]
   84526:	3408      	adds	r4, #8
   84528:	606b      	str	r3, [r5, #4]
   8452a:	f000 f9c9 	bl	848c0 <__malloc_unlock>
   8452e:	4620      	mov	r0, r4
   84530:	b003      	add	sp, #12
   84532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84536:	2b14      	cmp	r3, #20
   84538:	d971      	bls.n	8461e <_malloc_r+0x40e>
   8453a:	2b54      	cmp	r3, #84	; 0x54
   8453c:	f200 80a4 	bhi.w	84688 <_malloc_r+0x478>
   84540:	0b28      	lsrs	r0, r5, #12
   84542:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   84546:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8454a:	306e      	adds	r0, #110	; 0x6e
   8454c:	e682      	b.n	84254 <_malloc_r+0x44>
   8454e:	bf00      	nop
   84550:	20070590 	.word	0x20070590
   84554:	20070b74 	.word	0x20070b74
   84558:	20070b78 	.word	0x20070b78
   8455c:	20070b70 	.word	0x20070b70
   84560:	20070b6c 	.word	0x20070b6c
   84564:	2007099c 	.word	0x2007099c
   84568:	0a5a      	lsrs	r2, r3, #9
   8456a:	2a04      	cmp	r2, #4
   8456c:	d95e      	bls.n	8462c <_malloc_r+0x41c>
   8456e:	2a14      	cmp	r2, #20
   84570:	f200 80b3 	bhi.w	846da <_malloc_r+0x4ca>
   84574:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   84578:	0049      	lsls	r1, r1, #1
   8457a:	325b      	adds	r2, #91	; 0x5b
   8457c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   84580:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   84584:	f1ac 0c08 	sub.w	ip, ip, #8
   84588:	458c      	cmp	ip, r1
   8458a:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 84764 <_malloc_r+0x554>
   8458e:	f000 8088 	beq.w	846a2 <_malloc_r+0x492>
   84592:	684a      	ldr	r2, [r1, #4]
   84594:	f022 0203 	bic.w	r2, r2, #3
   84598:	4293      	cmp	r3, r2
   8459a:	d202      	bcs.n	845a2 <_malloc_r+0x392>
   8459c:	6889      	ldr	r1, [r1, #8]
   8459e:	458c      	cmp	ip, r1
   845a0:	d1f7      	bne.n	84592 <_malloc_r+0x382>
   845a2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   845a6:	687a      	ldr	r2, [r7, #4]
   845a8:	f8c4 c00c 	str.w	ip, [r4, #12]
   845ac:	60a1      	str	r1, [r4, #8]
   845ae:	f8cc 4008 	str.w	r4, [ip, #8]
   845b2:	60cc      	str	r4, [r1, #12]
   845b4:	e696      	b.n	842e4 <_malloc_r+0xd4>
   845b6:	f045 0701 	orr.w	r7, r5, #1
   845ba:	f042 0301 	orr.w	r3, r2, #1
   845be:	4425      	add	r5, r4
   845c0:	6067      	str	r7, [r4, #4]
   845c2:	4630      	mov	r0, r6
   845c4:	614d      	str	r5, [r1, #20]
   845c6:	610d      	str	r5, [r1, #16]
   845c8:	f8c5 e00c 	str.w	lr, [r5, #12]
   845cc:	f8c5 e008 	str.w	lr, [r5, #8]
   845d0:	606b      	str	r3, [r5, #4]
   845d2:	50aa      	str	r2, [r5, r2]
   845d4:	3408      	adds	r4, #8
   845d6:	f000 f973 	bl	848c0 <__malloc_unlock>
   845da:	e6e2      	b.n	843a2 <_malloc_r+0x192>
   845dc:	684a      	ldr	r2, [r1, #4]
   845de:	e681      	b.n	842e4 <_malloc_r+0xd4>
   845e0:	f108 0801 	add.w	r8, r8, #1
   845e4:	f018 0f03 	tst.w	r8, #3
   845e8:	f10c 0c08 	add.w	ip, ip, #8
   845ec:	f47f ae8c 	bne.w	84308 <_malloc_r+0xf8>
   845f0:	e030      	b.n	84654 <_malloc_r+0x444>
   845f2:	68dc      	ldr	r4, [r3, #12]
   845f4:	42a3      	cmp	r3, r4
   845f6:	bf08      	it	eq
   845f8:	3002      	addeq	r0, #2
   845fa:	f43f ae40 	beq.w	8427e <_malloc_r+0x6e>
   845fe:	e6c0      	b.n	84382 <_malloc_r+0x172>
   84600:	460c      	mov	r4, r1
   84602:	440b      	add	r3, r1
   84604:	685a      	ldr	r2, [r3, #4]
   84606:	68c9      	ldr	r1, [r1, #12]
   84608:	f854 5f08 	ldr.w	r5, [r4, #8]!
   8460c:	f042 0201 	orr.w	r2, r2, #1
   84610:	605a      	str	r2, [r3, #4]
   84612:	4630      	mov	r0, r6
   84614:	60e9      	str	r1, [r5, #12]
   84616:	608d      	str	r5, [r1, #8]
   84618:	f000 f952 	bl	848c0 <__malloc_unlock>
   8461c:	e6c1      	b.n	843a2 <_malloc_r+0x192>
   8461e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   84622:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   84626:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8462a:	e613      	b.n	84254 <_malloc_r+0x44>
   8462c:	099a      	lsrs	r2, r3, #6
   8462e:	f102 0139 	add.w	r1, r2, #57	; 0x39
   84632:	0049      	lsls	r1, r1, #1
   84634:	3238      	adds	r2, #56	; 0x38
   84636:	e7a1      	b.n	8457c <_malloc_r+0x36c>
   84638:	42bc      	cmp	r4, r7
   8463a:	4b4a      	ldr	r3, [pc, #296]	; (84764 <_malloc_r+0x554>)
   8463c:	f43f af00 	beq.w	84440 <_malloc_r+0x230>
   84640:	689c      	ldr	r4, [r3, #8]
   84642:	6862      	ldr	r2, [r4, #4]
   84644:	f022 0203 	bic.w	r2, r2, #3
   84648:	e75a      	b.n	84500 <_malloc_r+0x2f0>
   8464a:	f859 3908 	ldr.w	r3, [r9], #-8
   8464e:	4599      	cmp	r9, r3
   84650:	f040 8082 	bne.w	84758 <_malloc_r+0x548>
   84654:	f010 0f03 	tst.w	r0, #3
   84658:	f100 30ff 	add.w	r0, r0, #4294967295
   8465c:	d1f5      	bne.n	8464a <_malloc_r+0x43a>
   8465e:	687b      	ldr	r3, [r7, #4]
   84660:	ea23 0304 	bic.w	r3, r3, r4
   84664:	607b      	str	r3, [r7, #4]
   84666:	0064      	lsls	r4, r4, #1
   84668:	429c      	cmp	r4, r3
   8466a:	f63f aebd 	bhi.w	843e8 <_malloc_r+0x1d8>
   8466e:	2c00      	cmp	r4, #0
   84670:	f43f aeba 	beq.w	843e8 <_malloc_r+0x1d8>
   84674:	421c      	tst	r4, r3
   84676:	4640      	mov	r0, r8
   84678:	f47f ae42 	bne.w	84300 <_malloc_r+0xf0>
   8467c:	0064      	lsls	r4, r4, #1
   8467e:	421c      	tst	r4, r3
   84680:	f100 0004 	add.w	r0, r0, #4
   84684:	d0fa      	beq.n	8467c <_malloc_r+0x46c>
   84686:	e63b      	b.n	84300 <_malloc_r+0xf0>
   84688:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8468c:	d818      	bhi.n	846c0 <_malloc_r+0x4b0>
   8468e:	0be8      	lsrs	r0, r5, #15
   84690:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   84694:	ea4f 014e 	mov.w	r1, lr, lsl #1
   84698:	3077      	adds	r0, #119	; 0x77
   8469a:	e5db      	b.n	84254 <_malloc_r+0x44>
   8469c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   846a0:	e6eb      	b.n	8447a <_malloc_r+0x26a>
   846a2:	2101      	movs	r1, #1
   846a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
   846a8:	1092      	asrs	r2, r2, #2
   846aa:	fa01 f202 	lsl.w	r2, r1, r2
   846ae:	431a      	orrs	r2, r3
   846b0:	f8c8 2004 	str.w	r2, [r8, #4]
   846b4:	4661      	mov	r1, ip
   846b6:	e777      	b.n	845a8 <_malloc_r+0x398>
   846b8:	2301      	movs	r3, #1
   846ba:	f8cb 3004 	str.w	r3, [fp, #4]
   846be:	e725      	b.n	8450c <_malloc_r+0x2fc>
   846c0:	f240 5254 	movw	r2, #1364	; 0x554
   846c4:	4293      	cmp	r3, r2
   846c6:	d820      	bhi.n	8470a <_malloc_r+0x4fa>
   846c8:	0ca8      	lsrs	r0, r5, #18
   846ca:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   846ce:	ea4f 014e 	mov.w	r1, lr, lsl #1
   846d2:	307c      	adds	r0, #124	; 0x7c
   846d4:	e5be      	b.n	84254 <_malloc_r+0x44>
   846d6:	3210      	adds	r2, #16
   846d8:	e6a4      	b.n	84424 <_malloc_r+0x214>
   846da:	2a54      	cmp	r2, #84	; 0x54
   846dc:	d826      	bhi.n	8472c <_malloc_r+0x51c>
   846de:	0b1a      	lsrs	r2, r3, #12
   846e0:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   846e4:	0049      	lsls	r1, r1, #1
   846e6:	326e      	adds	r2, #110	; 0x6e
   846e8:	e748      	b.n	8457c <_malloc_r+0x36c>
   846ea:	68bc      	ldr	r4, [r7, #8]
   846ec:	6862      	ldr	r2, [r4, #4]
   846ee:	f022 0203 	bic.w	r2, r2, #3
   846f2:	e705      	b.n	84500 <_malloc_r+0x2f0>
   846f4:	f3ca 000b 	ubfx	r0, sl, #0, #12
   846f8:	2800      	cmp	r0, #0
   846fa:	f47f aea8 	bne.w	8444e <_malloc_r+0x23e>
   846fe:	4442      	add	r2, r8
   84700:	68bb      	ldr	r3, [r7, #8]
   84702:	f042 0201 	orr.w	r2, r2, #1
   84706:	605a      	str	r2, [r3, #4]
   84708:	e6ec      	b.n	844e4 <_malloc_r+0x2d4>
   8470a:	21fe      	movs	r1, #254	; 0xfe
   8470c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   84710:	207e      	movs	r0, #126	; 0x7e
   84712:	e59f      	b.n	84254 <_malloc_r+0x44>
   84714:	2201      	movs	r2, #1
   84716:	f04f 0900 	mov.w	r9, #0
   8471a:	e6c1      	b.n	844a0 <_malloc_r+0x290>
   8471c:	f104 0108 	add.w	r1, r4, #8
   84720:	4630      	mov	r0, r6
   84722:	f7ff fa5b 	bl	83bdc <_free_r>
   84726:	f8d9 1000 	ldr.w	r1, [r9]
   8472a:	e6db      	b.n	844e4 <_malloc_r+0x2d4>
   8472c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84730:	d805      	bhi.n	8473e <_malloc_r+0x52e>
   84732:	0bda      	lsrs	r2, r3, #15
   84734:	f102 0178 	add.w	r1, r2, #120	; 0x78
   84738:	0049      	lsls	r1, r1, #1
   8473a:	3277      	adds	r2, #119	; 0x77
   8473c:	e71e      	b.n	8457c <_malloc_r+0x36c>
   8473e:	f240 5154 	movw	r1, #1364	; 0x554
   84742:	428a      	cmp	r2, r1
   84744:	d805      	bhi.n	84752 <_malloc_r+0x542>
   84746:	0c9a      	lsrs	r2, r3, #18
   84748:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   8474c:	0049      	lsls	r1, r1, #1
   8474e:	327c      	adds	r2, #124	; 0x7c
   84750:	e714      	b.n	8457c <_malloc_r+0x36c>
   84752:	21fe      	movs	r1, #254	; 0xfe
   84754:	227e      	movs	r2, #126	; 0x7e
   84756:	e711      	b.n	8457c <_malloc_r+0x36c>
   84758:	687b      	ldr	r3, [r7, #4]
   8475a:	e784      	b.n	84666 <_malloc_r+0x456>
   8475c:	08e8      	lsrs	r0, r5, #3
   8475e:	1c43      	adds	r3, r0, #1
   84760:	005b      	lsls	r3, r3, #1
   84762:	e605      	b.n	84370 <_malloc_r+0x160>
   84764:	20070590 	.word	0x20070590

00084768 <memchr>:
   84768:	0783      	lsls	r3, r0, #30
   8476a:	b470      	push	{r4, r5, r6}
   8476c:	b2cd      	uxtb	r5, r1
   8476e:	d03d      	beq.n	847ec <memchr+0x84>
   84770:	1e53      	subs	r3, r2, #1
   84772:	b302      	cbz	r2, 847b6 <memchr+0x4e>
   84774:	7802      	ldrb	r2, [r0, #0]
   84776:	42aa      	cmp	r2, r5
   84778:	d01e      	beq.n	847b8 <memchr+0x50>
   8477a:	1c42      	adds	r2, r0, #1
   8477c:	e004      	b.n	84788 <memchr+0x20>
   8477e:	b1d3      	cbz	r3, 847b6 <memchr+0x4e>
   84780:	7804      	ldrb	r4, [r0, #0]
   84782:	3b01      	subs	r3, #1
   84784:	42ac      	cmp	r4, r5
   84786:	d017      	beq.n	847b8 <memchr+0x50>
   84788:	f012 0f03 	tst.w	r2, #3
   8478c:	4610      	mov	r0, r2
   8478e:	f102 0201 	add.w	r2, r2, #1
   84792:	d1f4      	bne.n	8477e <memchr+0x16>
   84794:	2b03      	cmp	r3, #3
   84796:	d811      	bhi.n	847bc <memchr+0x54>
   84798:	b353      	cbz	r3, 847f0 <memchr+0x88>
   8479a:	7802      	ldrb	r2, [r0, #0]
   8479c:	42aa      	cmp	r2, r5
   8479e:	d00b      	beq.n	847b8 <memchr+0x50>
   847a0:	4403      	add	r3, r0
   847a2:	1c42      	adds	r2, r0, #1
   847a4:	e002      	b.n	847ac <memchr+0x44>
   847a6:	7801      	ldrb	r1, [r0, #0]
   847a8:	42a9      	cmp	r1, r5
   847aa:	d005      	beq.n	847b8 <memchr+0x50>
   847ac:	4293      	cmp	r3, r2
   847ae:	4610      	mov	r0, r2
   847b0:	f102 0201 	add.w	r2, r2, #1
   847b4:	d1f7      	bne.n	847a6 <memchr+0x3e>
   847b6:	2000      	movs	r0, #0
   847b8:	bc70      	pop	{r4, r5, r6}
   847ba:	4770      	bx	lr
   847bc:	4604      	mov	r4, r0
   847be:	020e      	lsls	r6, r1, #8
   847c0:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
   847c4:	432e      	orrs	r6, r5
   847c6:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   847ca:	6822      	ldr	r2, [r4, #0]
   847cc:	4620      	mov	r0, r4
   847ce:	4072      	eors	r2, r6
   847d0:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   847d4:	ea21 0202 	bic.w	r2, r1, r2
   847d8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   847dc:	f104 0404 	add.w	r4, r4, #4
   847e0:	d1db      	bne.n	8479a <memchr+0x32>
   847e2:	3b04      	subs	r3, #4
   847e4:	2b03      	cmp	r3, #3
   847e6:	4620      	mov	r0, r4
   847e8:	d8ef      	bhi.n	847ca <memchr+0x62>
   847ea:	e7d5      	b.n	84798 <memchr+0x30>
   847ec:	4613      	mov	r3, r2
   847ee:	e7d1      	b.n	84794 <memchr+0x2c>
   847f0:	4618      	mov	r0, r3
   847f2:	e7e1      	b.n	847b8 <memchr+0x50>

000847f4 <memmove>:
   847f4:	4288      	cmp	r0, r1
   847f6:	b5f0      	push	{r4, r5, r6, r7, lr}
   847f8:	d90d      	bls.n	84816 <memmove+0x22>
   847fa:	188b      	adds	r3, r1, r2
   847fc:	4298      	cmp	r0, r3
   847fe:	d20a      	bcs.n	84816 <memmove+0x22>
   84800:	1881      	adds	r1, r0, r2
   84802:	2a00      	cmp	r2, #0
   84804:	d051      	beq.n	848aa <memmove+0xb6>
   84806:	1a9a      	subs	r2, r3, r2
   84808:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   8480c:	4293      	cmp	r3, r2
   8480e:	f801 4d01 	strb.w	r4, [r1, #-1]!
   84812:	d1f9      	bne.n	84808 <memmove+0x14>
   84814:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84816:	2a0f      	cmp	r2, #15
   84818:	d948      	bls.n	848ac <memmove+0xb8>
   8481a:	ea41 0300 	orr.w	r3, r1, r0
   8481e:	079b      	lsls	r3, r3, #30
   84820:	d146      	bne.n	848b0 <memmove+0xbc>
   84822:	4615      	mov	r5, r2
   84824:	f100 0410 	add.w	r4, r0, #16
   84828:	f101 0310 	add.w	r3, r1, #16
   8482c:	f853 6c10 	ldr.w	r6, [r3, #-16]
   84830:	3d10      	subs	r5, #16
   84832:	f844 6c10 	str.w	r6, [r4, #-16]
   84836:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   8483a:	2d0f      	cmp	r5, #15
   8483c:	f844 6c0c 	str.w	r6, [r4, #-12]
   84840:	f853 6c08 	ldr.w	r6, [r3, #-8]
   84844:	f104 0410 	add.w	r4, r4, #16
   84848:	f844 6c18 	str.w	r6, [r4, #-24]
   8484c:	f853 6c04 	ldr.w	r6, [r3, #-4]
   84850:	f103 0310 	add.w	r3, r3, #16
   84854:	f844 6c14 	str.w	r6, [r4, #-20]
   84858:	d8e8      	bhi.n	8482c <memmove+0x38>
   8485a:	f1a2 0310 	sub.w	r3, r2, #16
   8485e:	f023 030f 	bic.w	r3, r3, #15
   84862:	f002 0e0f 	and.w	lr, r2, #15
   84866:	3310      	adds	r3, #16
   84868:	f1be 0f03 	cmp.w	lr, #3
   8486c:	4419      	add	r1, r3
   8486e:	4403      	add	r3, r0
   84870:	d921      	bls.n	848b6 <memmove+0xc2>
   84872:	460e      	mov	r6, r1
   84874:	4674      	mov	r4, lr
   84876:	1f1d      	subs	r5, r3, #4
   84878:	f856 7b04 	ldr.w	r7, [r6], #4
   8487c:	3c04      	subs	r4, #4
   8487e:	2c03      	cmp	r4, #3
   84880:	f845 7f04 	str.w	r7, [r5, #4]!
   84884:	d8f8      	bhi.n	84878 <memmove+0x84>
   84886:	f1ae 0404 	sub.w	r4, lr, #4
   8488a:	f024 0403 	bic.w	r4, r4, #3
   8488e:	3404      	adds	r4, #4
   84890:	4423      	add	r3, r4
   84892:	4421      	add	r1, r4
   84894:	f002 0203 	and.w	r2, r2, #3
   84898:	b162      	cbz	r2, 848b4 <memmove+0xc0>
   8489a:	3b01      	subs	r3, #1
   8489c:	440a      	add	r2, r1
   8489e:	f811 4b01 	ldrb.w	r4, [r1], #1
   848a2:	428a      	cmp	r2, r1
   848a4:	f803 4f01 	strb.w	r4, [r3, #1]!
   848a8:	d1f9      	bne.n	8489e <memmove+0xaa>
   848aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   848ac:	4603      	mov	r3, r0
   848ae:	e7f3      	b.n	84898 <memmove+0xa4>
   848b0:	4603      	mov	r3, r0
   848b2:	e7f2      	b.n	8489a <memmove+0xa6>
   848b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   848b6:	4672      	mov	r2, lr
   848b8:	e7ee      	b.n	84898 <memmove+0xa4>
   848ba:	bf00      	nop

000848bc <__malloc_lock>:
   848bc:	4770      	bx	lr
   848be:	bf00      	nop

000848c0 <__malloc_unlock>:
   848c0:	4770      	bx	lr
   848c2:	bf00      	nop

000848c4 <_realloc_r>:
   848c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   848c8:	4617      	mov	r7, r2
   848ca:	b083      	sub	sp, #12
   848cc:	2900      	cmp	r1, #0
   848ce:	f000 808f 	beq.w	849f0 <_realloc_r+0x12c>
   848d2:	460d      	mov	r5, r1
   848d4:	4681      	mov	r9, r0
   848d6:	f107 040b 	add.w	r4, r7, #11
   848da:	f7ff ffef 	bl	848bc <__malloc_lock>
   848de:	f855 ec04 	ldr.w	lr, [r5, #-4]
   848e2:	2c16      	cmp	r4, #22
   848e4:	f02e 0603 	bic.w	r6, lr, #3
   848e8:	f1a5 0808 	sub.w	r8, r5, #8
   848ec:	d83c      	bhi.n	84968 <_realloc_r+0xa4>
   848ee:	2210      	movs	r2, #16
   848f0:	4614      	mov	r4, r2
   848f2:	42a7      	cmp	r7, r4
   848f4:	d83d      	bhi.n	84972 <_realloc_r+0xae>
   848f6:	4296      	cmp	r6, r2
   848f8:	da42      	bge.n	84980 <_realloc_r+0xbc>
   848fa:	4bc6      	ldr	r3, [pc, #792]	; (84c14 <_realloc_r+0x350>)
   848fc:	eb08 0006 	add.w	r0, r8, r6
   84900:	6899      	ldr	r1, [r3, #8]
   84902:	4288      	cmp	r0, r1
   84904:	6841      	ldr	r1, [r0, #4]
   84906:	f000 80d7 	beq.w	84ab8 <_realloc_r+0x1f4>
   8490a:	f021 0301 	bic.w	r3, r1, #1
   8490e:	4403      	add	r3, r0
   84910:	685b      	ldr	r3, [r3, #4]
   84912:	07db      	lsls	r3, r3, #31
   84914:	d54c      	bpl.n	849b0 <_realloc_r+0xec>
   84916:	f01e 0f01 	tst.w	lr, #1
   8491a:	f000 809d 	beq.w	84a58 <_realloc_r+0x194>
   8491e:	4639      	mov	r1, r7
   84920:	4648      	mov	r0, r9
   84922:	f7ff fc75 	bl	84210 <_malloc_r>
   84926:	4607      	mov	r7, r0
   84928:	2800      	cmp	r0, #0
   8492a:	d03a      	beq.n	849a2 <_realloc_r+0xde>
   8492c:	f855 3c04 	ldr.w	r3, [r5, #-4]
   84930:	f1a0 0208 	sub.w	r2, r0, #8
   84934:	f023 0301 	bic.w	r3, r3, #1
   84938:	4443      	add	r3, r8
   8493a:	429a      	cmp	r2, r3
   8493c:	f000 813e 	beq.w	84bbc <_realloc_r+0x2f8>
   84940:	1f32      	subs	r2, r6, #4
   84942:	2a24      	cmp	r2, #36	; 0x24
   84944:	f200 812b 	bhi.w	84b9e <_realloc_r+0x2da>
   84948:	2a13      	cmp	r2, #19
   8494a:	f200 80ff 	bhi.w	84b4c <_realloc_r+0x288>
   8494e:	4603      	mov	r3, r0
   84950:	462a      	mov	r2, r5
   84952:	6811      	ldr	r1, [r2, #0]
   84954:	6019      	str	r1, [r3, #0]
   84956:	6851      	ldr	r1, [r2, #4]
   84958:	6059      	str	r1, [r3, #4]
   8495a:	6892      	ldr	r2, [r2, #8]
   8495c:	609a      	str	r2, [r3, #8]
   8495e:	4629      	mov	r1, r5
   84960:	4648      	mov	r0, r9
   84962:	f7ff f93b 	bl	83bdc <_free_r>
   84966:	e01c      	b.n	849a2 <_realloc_r+0xde>
   84968:	f024 0407 	bic.w	r4, r4, #7
   8496c:	2c00      	cmp	r4, #0
   8496e:	4622      	mov	r2, r4
   84970:	dabf      	bge.n	848f2 <_realloc_r+0x2e>
   84972:	230c      	movs	r3, #12
   84974:	2000      	movs	r0, #0
   84976:	f8c9 3000 	str.w	r3, [r9]
   8497a:	b003      	add	sp, #12
   8497c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84980:	462f      	mov	r7, r5
   84982:	1b33      	subs	r3, r6, r4
   84984:	2b0f      	cmp	r3, #15
   84986:	f8d8 2004 	ldr.w	r2, [r8, #4]
   8498a:	d81d      	bhi.n	849c8 <_realloc_r+0x104>
   8498c:	f002 0201 	and.w	r2, r2, #1
   84990:	4332      	orrs	r2, r6
   84992:	eb08 0106 	add.w	r1, r8, r6
   84996:	f8c8 2004 	str.w	r2, [r8, #4]
   8499a:	684b      	ldr	r3, [r1, #4]
   8499c:	f043 0301 	orr.w	r3, r3, #1
   849a0:	604b      	str	r3, [r1, #4]
   849a2:	4648      	mov	r0, r9
   849a4:	f7ff ff8c 	bl	848c0 <__malloc_unlock>
   849a8:	4638      	mov	r0, r7
   849aa:	b003      	add	sp, #12
   849ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849b0:	f021 0103 	bic.w	r1, r1, #3
   849b4:	4431      	add	r1, r6
   849b6:	4291      	cmp	r1, r2
   849b8:	db20      	blt.n	849fc <_realloc_r+0x138>
   849ba:	68c3      	ldr	r3, [r0, #12]
   849bc:	6882      	ldr	r2, [r0, #8]
   849be:	462f      	mov	r7, r5
   849c0:	60d3      	str	r3, [r2, #12]
   849c2:	460e      	mov	r6, r1
   849c4:	609a      	str	r2, [r3, #8]
   849c6:	e7dc      	b.n	84982 <_realloc_r+0xbe>
   849c8:	f002 0201 	and.w	r2, r2, #1
   849cc:	eb08 0104 	add.w	r1, r8, r4
   849d0:	4314      	orrs	r4, r2
   849d2:	f043 0201 	orr.w	r2, r3, #1
   849d6:	f8c8 4004 	str.w	r4, [r8, #4]
   849da:	440b      	add	r3, r1
   849dc:	604a      	str	r2, [r1, #4]
   849de:	685a      	ldr	r2, [r3, #4]
   849e0:	3108      	adds	r1, #8
   849e2:	f042 0201 	orr.w	r2, r2, #1
   849e6:	605a      	str	r2, [r3, #4]
   849e8:	4648      	mov	r0, r9
   849ea:	f7ff f8f7 	bl	83bdc <_free_r>
   849ee:	e7d8      	b.n	849a2 <_realloc_r+0xde>
   849f0:	4611      	mov	r1, r2
   849f2:	b003      	add	sp, #12
   849f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   849f8:	f7ff bc0a 	b.w	84210 <_malloc_r>
   849fc:	f01e 0f01 	tst.w	lr, #1
   84a00:	d18d      	bne.n	8491e <_realloc_r+0x5a>
   84a02:	f855 3c08 	ldr.w	r3, [r5, #-8]
   84a06:	ebc3 0a08 	rsb	sl, r3, r8
   84a0a:	f8da 3004 	ldr.w	r3, [sl, #4]
   84a0e:	f023 0c03 	bic.w	ip, r3, #3
   84a12:	eb01 0e0c 	add.w	lr, r1, ip
   84a16:	4596      	cmp	lr, r2
   84a18:	db26      	blt.n	84a68 <_realloc_r+0x1a4>
   84a1a:	4657      	mov	r7, sl
   84a1c:	68c3      	ldr	r3, [r0, #12]
   84a1e:	6881      	ldr	r1, [r0, #8]
   84a20:	1f32      	subs	r2, r6, #4
   84a22:	60cb      	str	r3, [r1, #12]
   84a24:	6099      	str	r1, [r3, #8]
   84a26:	f857 1f08 	ldr.w	r1, [r7, #8]!
   84a2a:	f8da 300c 	ldr.w	r3, [sl, #12]
   84a2e:	2a24      	cmp	r2, #36	; 0x24
   84a30:	60cb      	str	r3, [r1, #12]
   84a32:	6099      	str	r1, [r3, #8]
   84a34:	f200 80c9 	bhi.w	84bca <_realloc_r+0x306>
   84a38:	2a13      	cmp	r2, #19
   84a3a:	f240 8092 	bls.w	84b62 <_realloc_r+0x29e>
   84a3e:	682b      	ldr	r3, [r5, #0]
   84a40:	2a1b      	cmp	r2, #27
   84a42:	f8ca 3008 	str.w	r3, [sl, #8]
   84a46:	686b      	ldr	r3, [r5, #4]
   84a48:	f8ca 300c 	str.w	r3, [sl, #12]
   84a4c:	f200 80cd 	bhi.w	84bea <_realloc_r+0x326>
   84a50:	3508      	adds	r5, #8
   84a52:	f10a 0310 	add.w	r3, sl, #16
   84a56:	e085      	b.n	84b64 <_realloc_r+0x2a0>
   84a58:	f855 3c08 	ldr.w	r3, [r5, #-8]
   84a5c:	ebc3 0a08 	rsb	sl, r3, r8
   84a60:	f8da 3004 	ldr.w	r3, [sl, #4]
   84a64:	f023 0c03 	bic.w	ip, r3, #3
   84a68:	eb06 030c 	add.w	r3, r6, ip
   84a6c:	4293      	cmp	r3, r2
   84a6e:	f6ff af56 	blt.w	8491e <_realloc_r+0x5a>
   84a72:	4657      	mov	r7, sl
   84a74:	f8da 100c 	ldr.w	r1, [sl, #12]
   84a78:	f857 0f08 	ldr.w	r0, [r7, #8]!
   84a7c:	1f32      	subs	r2, r6, #4
   84a7e:	2a24      	cmp	r2, #36	; 0x24
   84a80:	60c1      	str	r1, [r0, #12]
   84a82:	6088      	str	r0, [r1, #8]
   84a84:	f200 80aa 	bhi.w	84bdc <_realloc_r+0x318>
   84a88:	2a13      	cmp	r2, #19
   84a8a:	f240 80a5 	bls.w	84bd8 <_realloc_r+0x314>
   84a8e:	6829      	ldr	r1, [r5, #0]
   84a90:	2a1b      	cmp	r2, #27
   84a92:	f8ca 1008 	str.w	r1, [sl, #8]
   84a96:	6869      	ldr	r1, [r5, #4]
   84a98:	f8ca 100c 	str.w	r1, [sl, #12]
   84a9c:	f200 80bc 	bhi.w	84c18 <_realloc_r+0x354>
   84aa0:	3508      	adds	r5, #8
   84aa2:	f10a 0210 	add.w	r2, sl, #16
   84aa6:	6829      	ldr	r1, [r5, #0]
   84aa8:	461e      	mov	r6, r3
   84aaa:	6011      	str	r1, [r2, #0]
   84aac:	6869      	ldr	r1, [r5, #4]
   84aae:	46d0      	mov	r8, sl
   84ab0:	6051      	str	r1, [r2, #4]
   84ab2:	68ab      	ldr	r3, [r5, #8]
   84ab4:	6093      	str	r3, [r2, #8]
   84ab6:	e764      	b.n	84982 <_realloc_r+0xbe>
   84ab8:	f021 0b03 	bic.w	fp, r1, #3
   84abc:	f104 0010 	add.w	r0, r4, #16
   84ac0:	44b3      	add	fp, r6
   84ac2:	4583      	cmp	fp, r0
   84ac4:	da57      	bge.n	84b76 <_realloc_r+0x2b2>
   84ac6:	f01e 0f01 	tst.w	lr, #1
   84aca:	f47f af28 	bne.w	8491e <_realloc_r+0x5a>
   84ace:	f855 1c08 	ldr.w	r1, [r5, #-8]
   84ad2:	ebc1 0a08 	rsb	sl, r1, r8
   84ad6:	f8da 1004 	ldr.w	r1, [sl, #4]
   84ada:	f021 0c03 	bic.w	ip, r1, #3
   84ade:	44e3      	add	fp, ip
   84ae0:	4558      	cmp	r0, fp
   84ae2:	dcc1      	bgt.n	84a68 <_realloc_r+0x1a4>
   84ae4:	4657      	mov	r7, sl
   84ae6:	f8da 100c 	ldr.w	r1, [sl, #12]
   84aea:	f857 0f08 	ldr.w	r0, [r7, #8]!
   84aee:	1f32      	subs	r2, r6, #4
   84af0:	2a24      	cmp	r2, #36	; 0x24
   84af2:	60c1      	str	r1, [r0, #12]
   84af4:	6088      	str	r0, [r1, #8]
   84af6:	f200 80b1 	bhi.w	84c5c <_realloc_r+0x398>
   84afa:	2a13      	cmp	r2, #19
   84afc:	f240 80a2 	bls.w	84c44 <_realloc_r+0x380>
   84b00:	6829      	ldr	r1, [r5, #0]
   84b02:	2a1b      	cmp	r2, #27
   84b04:	f8ca 1008 	str.w	r1, [sl, #8]
   84b08:	6869      	ldr	r1, [r5, #4]
   84b0a:	f8ca 100c 	str.w	r1, [sl, #12]
   84b0e:	f200 80ac 	bhi.w	84c6a <_realloc_r+0x3a6>
   84b12:	3508      	adds	r5, #8
   84b14:	f10a 0210 	add.w	r2, sl, #16
   84b18:	6829      	ldr	r1, [r5, #0]
   84b1a:	6011      	str	r1, [r2, #0]
   84b1c:	6869      	ldr	r1, [r5, #4]
   84b1e:	6051      	str	r1, [r2, #4]
   84b20:	68a9      	ldr	r1, [r5, #8]
   84b22:	6091      	str	r1, [r2, #8]
   84b24:	ebc4 020b 	rsb	r2, r4, fp
   84b28:	eb0a 0104 	add.w	r1, sl, r4
   84b2c:	f042 0201 	orr.w	r2, r2, #1
   84b30:	6099      	str	r1, [r3, #8]
   84b32:	604a      	str	r2, [r1, #4]
   84b34:	f8da 3004 	ldr.w	r3, [sl, #4]
   84b38:	4648      	mov	r0, r9
   84b3a:	f003 0301 	and.w	r3, r3, #1
   84b3e:	431c      	orrs	r4, r3
   84b40:	f8ca 4004 	str.w	r4, [sl, #4]
   84b44:	f7ff febc 	bl	848c0 <__malloc_unlock>
   84b48:	4638      	mov	r0, r7
   84b4a:	e72e      	b.n	849aa <_realloc_r+0xe6>
   84b4c:	682b      	ldr	r3, [r5, #0]
   84b4e:	2a1b      	cmp	r2, #27
   84b50:	6003      	str	r3, [r0, #0]
   84b52:	686b      	ldr	r3, [r5, #4]
   84b54:	6043      	str	r3, [r0, #4]
   84b56:	d826      	bhi.n	84ba6 <_realloc_r+0x2e2>
   84b58:	f100 0308 	add.w	r3, r0, #8
   84b5c:	f105 0208 	add.w	r2, r5, #8
   84b60:	e6f7      	b.n	84952 <_realloc_r+0x8e>
   84b62:	463b      	mov	r3, r7
   84b64:	682a      	ldr	r2, [r5, #0]
   84b66:	4676      	mov	r6, lr
   84b68:	601a      	str	r2, [r3, #0]
   84b6a:	686a      	ldr	r2, [r5, #4]
   84b6c:	46d0      	mov	r8, sl
   84b6e:	605a      	str	r2, [r3, #4]
   84b70:	68aa      	ldr	r2, [r5, #8]
   84b72:	609a      	str	r2, [r3, #8]
   84b74:	e705      	b.n	84982 <_realloc_r+0xbe>
   84b76:	ebc4 0b0b 	rsb	fp, r4, fp
   84b7a:	eb08 0104 	add.w	r1, r8, r4
   84b7e:	f04b 0201 	orr.w	r2, fp, #1
   84b82:	6099      	str	r1, [r3, #8]
   84b84:	604a      	str	r2, [r1, #4]
   84b86:	f855 3c04 	ldr.w	r3, [r5, #-4]
   84b8a:	4648      	mov	r0, r9
   84b8c:	f003 0301 	and.w	r3, r3, #1
   84b90:	431c      	orrs	r4, r3
   84b92:	f845 4c04 	str.w	r4, [r5, #-4]
   84b96:	f7ff fe93 	bl	848c0 <__malloc_unlock>
   84b9a:	4628      	mov	r0, r5
   84b9c:	e705      	b.n	849aa <_realloc_r+0xe6>
   84b9e:	4629      	mov	r1, r5
   84ba0:	f7ff fe28 	bl	847f4 <memmove>
   84ba4:	e6db      	b.n	8495e <_realloc_r+0x9a>
   84ba6:	68ab      	ldr	r3, [r5, #8]
   84ba8:	2a24      	cmp	r2, #36	; 0x24
   84baa:	6083      	str	r3, [r0, #8]
   84bac:	68eb      	ldr	r3, [r5, #12]
   84bae:	60c3      	str	r3, [r0, #12]
   84bb0:	d027      	beq.n	84c02 <_realloc_r+0x33e>
   84bb2:	f100 0310 	add.w	r3, r0, #16
   84bb6:	f105 0210 	add.w	r2, r5, #16
   84bba:	e6ca      	b.n	84952 <_realloc_r+0x8e>
   84bbc:	f850 3c04 	ldr.w	r3, [r0, #-4]
   84bc0:	462f      	mov	r7, r5
   84bc2:	f023 0303 	bic.w	r3, r3, #3
   84bc6:	441e      	add	r6, r3
   84bc8:	e6db      	b.n	84982 <_realloc_r+0xbe>
   84bca:	4629      	mov	r1, r5
   84bcc:	4638      	mov	r0, r7
   84bce:	4676      	mov	r6, lr
   84bd0:	46d0      	mov	r8, sl
   84bd2:	f7ff fe0f 	bl	847f4 <memmove>
   84bd6:	e6d4      	b.n	84982 <_realloc_r+0xbe>
   84bd8:	463a      	mov	r2, r7
   84bda:	e764      	b.n	84aa6 <_realloc_r+0x1e2>
   84bdc:	4629      	mov	r1, r5
   84bde:	4638      	mov	r0, r7
   84be0:	461e      	mov	r6, r3
   84be2:	46d0      	mov	r8, sl
   84be4:	f7ff fe06 	bl	847f4 <memmove>
   84be8:	e6cb      	b.n	84982 <_realloc_r+0xbe>
   84bea:	68ab      	ldr	r3, [r5, #8]
   84bec:	2a24      	cmp	r2, #36	; 0x24
   84bee:	f8ca 3010 	str.w	r3, [sl, #16]
   84bf2:	68eb      	ldr	r3, [r5, #12]
   84bf4:	f8ca 3014 	str.w	r3, [sl, #20]
   84bf8:	d01a      	beq.n	84c30 <_realloc_r+0x36c>
   84bfa:	3510      	adds	r5, #16
   84bfc:	f10a 0318 	add.w	r3, sl, #24
   84c00:	e7b0      	b.n	84b64 <_realloc_r+0x2a0>
   84c02:	692a      	ldr	r2, [r5, #16]
   84c04:	f100 0318 	add.w	r3, r0, #24
   84c08:	6102      	str	r2, [r0, #16]
   84c0a:	6969      	ldr	r1, [r5, #20]
   84c0c:	f105 0218 	add.w	r2, r5, #24
   84c10:	6141      	str	r1, [r0, #20]
   84c12:	e69e      	b.n	84952 <_realloc_r+0x8e>
   84c14:	20070590 	.word	0x20070590
   84c18:	68a9      	ldr	r1, [r5, #8]
   84c1a:	2a24      	cmp	r2, #36	; 0x24
   84c1c:	f8ca 1010 	str.w	r1, [sl, #16]
   84c20:	68e9      	ldr	r1, [r5, #12]
   84c22:	f8ca 1014 	str.w	r1, [sl, #20]
   84c26:	d00f      	beq.n	84c48 <_realloc_r+0x384>
   84c28:	3510      	adds	r5, #16
   84c2a:	f10a 0218 	add.w	r2, sl, #24
   84c2e:	e73a      	b.n	84aa6 <_realloc_r+0x1e2>
   84c30:	692a      	ldr	r2, [r5, #16]
   84c32:	f10a 0320 	add.w	r3, sl, #32
   84c36:	f8ca 2018 	str.w	r2, [sl, #24]
   84c3a:	696a      	ldr	r2, [r5, #20]
   84c3c:	3518      	adds	r5, #24
   84c3e:	f8ca 201c 	str.w	r2, [sl, #28]
   84c42:	e78f      	b.n	84b64 <_realloc_r+0x2a0>
   84c44:	463a      	mov	r2, r7
   84c46:	e767      	b.n	84b18 <_realloc_r+0x254>
   84c48:	6929      	ldr	r1, [r5, #16]
   84c4a:	f10a 0220 	add.w	r2, sl, #32
   84c4e:	f8ca 1018 	str.w	r1, [sl, #24]
   84c52:	6969      	ldr	r1, [r5, #20]
   84c54:	3518      	adds	r5, #24
   84c56:	f8ca 101c 	str.w	r1, [sl, #28]
   84c5a:	e724      	b.n	84aa6 <_realloc_r+0x1e2>
   84c5c:	4629      	mov	r1, r5
   84c5e:	4638      	mov	r0, r7
   84c60:	9301      	str	r3, [sp, #4]
   84c62:	f7ff fdc7 	bl	847f4 <memmove>
   84c66:	9b01      	ldr	r3, [sp, #4]
   84c68:	e75c      	b.n	84b24 <_realloc_r+0x260>
   84c6a:	68a9      	ldr	r1, [r5, #8]
   84c6c:	2a24      	cmp	r2, #36	; 0x24
   84c6e:	f8ca 1010 	str.w	r1, [sl, #16]
   84c72:	68e9      	ldr	r1, [r5, #12]
   84c74:	f8ca 1014 	str.w	r1, [sl, #20]
   84c78:	d003      	beq.n	84c82 <_realloc_r+0x3be>
   84c7a:	3510      	adds	r5, #16
   84c7c:	f10a 0218 	add.w	r2, sl, #24
   84c80:	e74a      	b.n	84b18 <_realloc_r+0x254>
   84c82:	6929      	ldr	r1, [r5, #16]
   84c84:	f10a 0220 	add.w	r2, sl, #32
   84c88:	f8ca 1018 	str.w	r1, [sl, #24]
   84c8c:	6969      	ldr	r1, [r5, #20]
   84c8e:	3518      	adds	r5, #24
   84c90:	f8ca 101c 	str.w	r1, [sl, #28]
   84c94:	e740      	b.n	84b18 <_realloc_r+0x254>
   84c96:	bf00      	nop

00084c98 <_sbrk_r>:
   84c98:	b538      	push	{r3, r4, r5, lr}
   84c9a:	4c07      	ldr	r4, [pc, #28]	; (84cb8 <_sbrk_r+0x20>)
   84c9c:	2300      	movs	r3, #0
   84c9e:	4605      	mov	r5, r0
   84ca0:	4608      	mov	r0, r1
   84ca2:	6023      	str	r3, [r4, #0]
   84ca4:	f7fc fb26 	bl	812f4 <_sbrk>
   84ca8:	1c43      	adds	r3, r0, #1
   84caa:	d000      	beq.n	84cae <_sbrk_r+0x16>
   84cac:	bd38      	pop	{r3, r4, r5, pc}
   84cae:	6823      	ldr	r3, [r4, #0]
   84cb0:	2b00      	cmp	r3, #0
   84cb2:	d0fb      	beq.n	84cac <_sbrk_r+0x14>
   84cb4:	602b      	str	r3, [r5, #0]
   84cb6:	bd38      	pop	{r3, r4, r5, pc}
   84cb8:	20070bac 	.word	0x20070bac

00084cbc <__sread>:
   84cbc:	b510      	push	{r4, lr}
   84cbe:	460c      	mov	r4, r1
   84cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84cc4:	f000 f9c4 	bl	85050 <_read_r>
   84cc8:	2800      	cmp	r0, #0
   84cca:	db03      	blt.n	84cd4 <__sread+0x18>
   84ccc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   84cce:	4403      	add	r3, r0
   84cd0:	6523      	str	r3, [r4, #80]	; 0x50
   84cd2:	bd10      	pop	{r4, pc}
   84cd4:	89a3      	ldrh	r3, [r4, #12]
   84cd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84cda:	81a3      	strh	r3, [r4, #12]
   84cdc:	bd10      	pop	{r4, pc}
   84cde:	bf00      	nop

00084ce0 <__swrite>:
   84ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84ce4:	460c      	mov	r4, r1
   84ce6:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   84cea:	461f      	mov	r7, r3
   84cec:	05cb      	lsls	r3, r1, #23
   84cee:	4616      	mov	r6, r2
   84cf0:	4605      	mov	r5, r0
   84cf2:	d507      	bpl.n	84d04 <__swrite+0x24>
   84cf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84cf8:	2302      	movs	r3, #2
   84cfa:	2200      	movs	r2, #0
   84cfc:	f000 f992 	bl	85024 <_lseek_r>
   84d00:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   84d04:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84d08:	81a1      	strh	r1, [r4, #12]
   84d0a:	463b      	mov	r3, r7
   84d0c:	4632      	mov	r2, r6
   84d0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84d12:	4628      	mov	r0, r5
   84d14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84d18:	f000 b8a2 	b.w	84e60 <_write_r>

00084d1c <__sseek>:
   84d1c:	b510      	push	{r4, lr}
   84d1e:	460c      	mov	r4, r1
   84d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84d24:	f000 f97e 	bl	85024 <_lseek_r>
   84d28:	89a3      	ldrh	r3, [r4, #12]
   84d2a:	1c42      	adds	r2, r0, #1
   84d2c:	bf0e      	itee	eq
   84d2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   84d32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   84d36:	6520      	strne	r0, [r4, #80]	; 0x50
   84d38:	81a3      	strh	r3, [r4, #12]
   84d3a:	bd10      	pop	{r4, pc}

00084d3c <__sclose>:
   84d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84d40:	f000 b8f6 	b.w	84f30 <_close_r>

00084d44 <__swbuf_r>:
   84d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84d46:	460e      	mov	r6, r1
   84d48:	4614      	mov	r4, r2
   84d4a:	4607      	mov	r7, r0
   84d4c:	b110      	cbz	r0, 84d54 <__swbuf_r+0x10>
   84d4e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84d50:	2b00      	cmp	r3, #0
   84d52:	d04a      	beq.n	84dea <__swbuf_r+0xa6>
   84d54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84d58:	69a3      	ldr	r3, [r4, #24]
   84d5a:	b291      	uxth	r1, r2
   84d5c:	0708      	lsls	r0, r1, #28
   84d5e:	60a3      	str	r3, [r4, #8]
   84d60:	d538      	bpl.n	84dd4 <__swbuf_r+0x90>
   84d62:	6923      	ldr	r3, [r4, #16]
   84d64:	2b00      	cmp	r3, #0
   84d66:	d035      	beq.n	84dd4 <__swbuf_r+0x90>
   84d68:	0489      	lsls	r1, r1, #18
   84d6a:	b2f5      	uxtb	r5, r6
   84d6c:	d515      	bpl.n	84d9a <__swbuf_r+0x56>
   84d6e:	6822      	ldr	r2, [r4, #0]
   84d70:	6961      	ldr	r1, [r4, #20]
   84d72:	1ad3      	subs	r3, r2, r3
   84d74:	428b      	cmp	r3, r1
   84d76:	da1c      	bge.n	84db2 <__swbuf_r+0x6e>
   84d78:	3301      	adds	r3, #1
   84d7a:	68a1      	ldr	r1, [r4, #8]
   84d7c:	1c50      	adds	r0, r2, #1
   84d7e:	3901      	subs	r1, #1
   84d80:	60a1      	str	r1, [r4, #8]
   84d82:	6020      	str	r0, [r4, #0]
   84d84:	7016      	strb	r6, [r2, #0]
   84d86:	6962      	ldr	r2, [r4, #20]
   84d88:	429a      	cmp	r2, r3
   84d8a:	d01a      	beq.n	84dc2 <__swbuf_r+0x7e>
   84d8c:	89a3      	ldrh	r3, [r4, #12]
   84d8e:	07db      	lsls	r3, r3, #31
   84d90:	d501      	bpl.n	84d96 <__swbuf_r+0x52>
   84d92:	2d0a      	cmp	r5, #10
   84d94:	d015      	beq.n	84dc2 <__swbuf_r+0x7e>
   84d96:	4628      	mov	r0, r5
   84d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84d9a:	6e61      	ldr	r1, [r4, #100]	; 0x64
   84d9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84da0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   84da4:	81a2      	strh	r2, [r4, #12]
   84da6:	6822      	ldr	r2, [r4, #0]
   84da8:	6661      	str	r1, [r4, #100]	; 0x64
   84daa:	6961      	ldr	r1, [r4, #20]
   84dac:	1ad3      	subs	r3, r2, r3
   84dae:	428b      	cmp	r3, r1
   84db0:	dbe2      	blt.n	84d78 <__swbuf_r+0x34>
   84db2:	4621      	mov	r1, r4
   84db4:	4638      	mov	r0, r7
   84db6:	f7fe fdb5 	bl	83924 <_fflush_r>
   84dba:	b940      	cbnz	r0, 84dce <__swbuf_r+0x8a>
   84dbc:	6822      	ldr	r2, [r4, #0]
   84dbe:	2301      	movs	r3, #1
   84dc0:	e7db      	b.n	84d7a <__swbuf_r+0x36>
   84dc2:	4621      	mov	r1, r4
   84dc4:	4638      	mov	r0, r7
   84dc6:	f7fe fdad 	bl	83924 <_fflush_r>
   84dca:	2800      	cmp	r0, #0
   84dcc:	d0e3      	beq.n	84d96 <__swbuf_r+0x52>
   84dce:	f04f 30ff 	mov.w	r0, #4294967295
   84dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84dd4:	4621      	mov	r1, r4
   84dd6:	4638      	mov	r0, r7
   84dd8:	f7fe fc8c 	bl	836f4 <__swsetup_r>
   84ddc:	2800      	cmp	r0, #0
   84dde:	d1f6      	bne.n	84dce <__swbuf_r+0x8a>
   84de0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84de4:	6923      	ldr	r3, [r4, #16]
   84de6:	b291      	uxth	r1, r2
   84de8:	e7be      	b.n	84d68 <__swbuf_r+0x24>
   84dea:	f7fe fe2f 	bl	83a4c <__sinit>
   84dee:	e7b1      	b.n	84d54 <__swbuf_r+0x10>

00084df0 <_wcrtomb_r>:
   84df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84df4:	4605      	mov	r5, r0
   84df6:	b086      	sub	sp, #24
   84df8:	461e      	mov	r6, r3
   84dfa:	460c      	mov	r4, r1
   84dfc:	b1a1      	cbz	r1, 84e28 <_wcrtomb_r+0x38>
   84dfe:	4b10      	ldr	r3, [pc, #64]	; (84e40 <_wcrtomb_r+0x50>)
   84e00:	4617      	mov	r7, r2
   84e02:	f8d3 8000 	ldr.w	r8, [r3]
   84e06:	f7ff f97d 	bl	84104 <__locale_charset>
   84e0a:	9600      	str	r6, [sp, #0]
   84e0c:	4603      	mov	r3, r0
   84e0e:	463a      	mov	r2, r7
   84e10:	4621      	mov	r1, r4
   84e12:	4628      	mov	r0, r5
   84e14:	47c0      	blx	r8
   84e16:	1c43      	adds	r3, r0, #1
   84e18:	d103      	bne.n	84e22 <_wcrtomb_r+0x32>
   84e1a:	2200      	movs	r2, #0
   84e1c:	238a      	movs	r3, #138	; 0x8a
   84e1e:	6032      	str	r2, [r6, #0]
   84e20:	602b      	str	r3, [r5, #0]
   84e22:	b006      	add	sp, #24
   84e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e28:	4b05      	ldr	r3, [pc, #20]	; (84e40 <_wcrtomb_r+0x50>)
   84e2a:	681f      	ldr	r7, [r3, #0]
   84e2c:	f7ff f96a 	bl	84104 <__locale_charset>
   84e30:	9600      	str	r6, [sp, #0]
   84e32:	4603      	mov	r3, r0
   84e34:	4622      	mov	r2, r4
   84e36:	a903      	add	r1, sp, #12
   84e38:	4628      	mov	r0, r5
   84e3a:	47b8      	blx	r7
   84e3c:	e7eb      	b.n	84e16 <_wcrtomb_r+0x26>
   84e3e:	bf00      	nop
   84e40:	200709a0 	.word	0x200709a0

00084e44 <__ascii_wctomb>:
   84e44:	b121      	cbz	r1, 84e50 <__ascii_wctomb+0xc>
   84e46:	2aff      	cmp	r2, #255	; 0xff
   84e48:	d804      	bhi.n	84e54 <__ascii_wctomb+0x10>
   84e4a:	700a      	strb	r2, [r1, #0]
   84e4c:	2001      	movs	r0, #1
   84e4e:	4770      	bx	lr
   84e50:	4608      	mov	r0, r1
   84e52:	4770      	bx	lr
   84e54:	238a      	movs	r3, #138	; 0x8a
   84e56:	6003      	str	r3, [r0, #0]
   84e58:	f04f 30ff 	mov.w	r0, #4294967295
   84e5c:	4770      	bx	lr
   84e5e:	bf00      	nop

00084e60 <_write_r>:
   84e60:	b570      	push	{r4, r5, r6, lr}
   84e62:	460d      	mov	r5, r1
   84e64:	4c08      	ldr	r4, [pc, #32]	; (84e88 <_write_r+0x28>)
   84e66:	4611      	mov	r1, r2
   84e68:	4606      	mov	r6, r0
   84e6a:	461a      	mov	r2, r3
   84e6c:	4628      	mov	r0, r5
   84e6e:	2300      	movs	r3, #0
   84e70:	6023      	str	r3, [r4, #0]
   84e72:	f7fb fe3b 	bl	80aec <_write>
   84e76:	1c43      	adds	r3, r0, #1
   84e78:	d000      	beq.n	84e7c <_write_r+0x1c>
   84e7a:	bd70      	pop	{r4, r5, r6, pc}
   84e7c:	6823      	ldr	r3, [r4, #0]
   84e7e:	2b00      	cmp	r3, #0
   84e80:	d0fb      	beq.n	84e7a <_write_r+0x1a>
   84e82:	6033      	str	r3, [r6, #0]
   84e84:	bd70      	pop	{r4, r5, r6, pc}
   84e86:	bf00      	nop
   84e88:	20070bac 	.word	0x20070bac

00084e8c <__register_exitproc>:
   84e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84e90:	4c25      	ldr	r4, [pc, #148]	; (84f28 <__register_exitproc+0x9c>)
   84e92:	4606      	mov	r6, r0
   84e94:	6825      	ldr	r5, [r4, #0]
   84e96:	4688      	mov	r8, r1
   84e98:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   84e9c:	4692      	mov	sl, r2
   84e9e:	4699      	mov	r9, r3
   84ea0:	b3c4      	cbz	r4, 84f14 <__register_exitproc+0x88>
   84ea2:	6860      	ldr	r0, [r4, #4]
   84ea4:	281f      	cmp	r0, #31
   84ea6:	dc17      	bgt.n	84ed8 <__register_exitproc+0x4c>
   84ea8:	1c41      	adds	r1, r0, #1
   84eaa:	b176      	cbz	r6, 84eca <__register_exitproc+0x3e>
   84eac:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   84eb0:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   84eb4:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   84eb8:	2201      	movs	r2, #1
   84eba:	4082      	lsls	r2, r0
   84ebc:	4315      	orrs	r5, r2
   84ebe:	2e02      	cmp	r6, #2
   84ec0:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   84ec4:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   84ec8:	d01e      	beq.n	84f08 <__register_exitproc+0x7c>
   84eca:	1c83      	adds	r3, r0, #2
   84ecc:	6061      	str	r1, [r4, #4]
   84ece:	2000      	movs	r0, #0
   84ed0:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   84ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84ed8:	4b14      	ldr	r3, [pc, #80]	; (84f2c <__register_exitproc+0xa0>)
   84eda:	b303      	cbz	r3, 84f1e <__register_exitproc+0x92>
   84edc:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84ee0:	f7ff f98e 	bl	84200 <malloc>
   84ee4:	4604      	mov	r4, r0
   84ee6:	b1d0      	cbz	r0, 84f1e <__register_exitproc+0x92>
   84ee8:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   84eec:	2700      	movs	r7, #0
   84eee:	e884 0088 	stmia.w	r4, {r3, r7}
   84ef2:	4638      	mov	r0, r7
   84ef4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   84ef8:	2101      	movs	r1, #1
   84efa:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   84efe:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   84f02:	2e00      	cmp	r6, #0
   84f04:	d0e1      	beq.n	84eca <__register_exitproc+0x3e>
   84f06:	e7d1      	b.n	84eac <__register_exitproc+0x20>
   84f08:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84f0c:	431a      	orrs	r2, r3
   84f0e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   84f12:	e7da      	b.n	84eca <__register_exitproc+0x3e>
   84f14:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   84f18:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   84f1c:	e7c1      	b.n	84ea2 <__register_exitproc+0x16>
   84f1e:	f04f 30ff 	mov.w	r0, #4294967295
   84f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84f26:	bf00      	nop
   84f28:	0008540c 	.word	0x0008540c
   84f2c:	00084201 	.word	0x00084201

00084f30 <_close_r>:
   84f30:	b538      	push	{r3, r4, r5, lr}
   84f32:	4c07      	ldr	r4, [pc, #28]	; (84f50 <_close_r+0x20>)
   84f34:	2300      	movs	r3, #0
   84f36:	4605      	mov	r5, r0
   84f38:	4608      	mov	r0, r1
   84f3a:	6023      	str	r3, [r4, #0]
   84f3c:	f7fc f9f4 	bl	81328 <_close>
   84f40:	1c43      	adds	r3, r0, #1
   84f42:	d000      	beq.n	84f46 <_close_r+0x16>
   84f44:	bd38      	pop	{r3, r4, r5, pc}
   84f46:	6823      	ldr	r3, [r4, #0]
   84f48:	2b00      	cmp	r3, #0
   84f4a:	d0fb      	beq.n	84f44 <_close_r+0x14>
   84f4c:	602b      	str	r3, [r5, #0]
   84f4e:	bd38      	pop	{r3, r4, r5, pc}
   84f50:	20070bac 	.word	0x20070bac

00084f54 <_fclose_r>:
   84f54:	2900      	cmp	r1, #0
   84f56:	d03d      	beq.n	84fd4 <_fclose_r+0x80>
   84f58:	b570      	push	{r4, r5, r6, lr}
   84f5a:	4605      	mov	r5, r0
   84f5c:	460c      	mov	r4, r1
   84f5e:	b108      	cbz	r0, 84f64 <_fclose_r+0x10>
   84f60:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84f62:	b37b      	cbz	r3, 84fc4 <_fclose_r+0x70>
   84f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84f68:	b90b      	cbnz	r3, 84f6e <_fclose_r+0x1a>
   84f6a:	2000      	movs	r0, #0
   84f6c:	bd70      	pop	{r4, r5, r6, pc}
   84f6e:	4621      	mov	r1, r4
   84f70:	4628      	mov	r0, r5
   84f72:	f7fe fc33 	bl	837dc <__sflush_r>
   84f76:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   84f78:	4606      	mov	r6, r0
   84f7a:	b133      	cbz	r3, 84f8a <_fclose_r+0x36>
   84f7c:	69e1      	ldr	r1, [r4, #28]
   84f7e:	4628      	mov	r0, r5
   84f80:	4798      	blx	r3
   84f82:	2800      	cmp	r0, #0
   84f84:	bfb8      	it	lt
   84f86:	f04f 36ff 	movlt.w	r6, #4294967295
   84f8a:	89a3      	ldrh	r3, [r4, #12]
   84f8c:	061b      	lsls	r3, r3, #24
   84f8e:	d41c      	bmi.n	84fca <_fclose_r+0x76>
   84f90:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84f92:	b141      	cbz	r1, 84fa6 <_fclose_r+0x52>
   84f94:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84f98:	4299      	cmp	r1, r3
   84f9a:	d002      	beq.n	84fa2 <_fclose_r+0x4e>
   84f9c:	4628      	mov	r0, r5
   84f9e:	f7fe fe1d 	bl	83bdc <_free_r>
   84fa2:	2300      	movs	r3, #0
   84fa4:	6323      	str	r3, [r4, #48]	; 0x30
   84fa6:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84fa8:	b121      	cbz	r1, 84fb4 <_fclose_r+0x60>
   84faa:	4628      	mov	r0, r5
   84fac:	f7fe fe16 	bl	83bdc <_free_r>
   84fb0:	2300      	movs	r3, #0
   84fb2:	6463      	str	r3, [r4, #68]	; 0x44
   84fb4:	f7fe fd50 	bl	83a58 <__sfp_lock_acquire>
   84fb8:	2300      	movs	r3, #0
   84fba:	81a3      	strh	r3, [r4, #12]
   84fbc:	f7fe fd4e 	bl	83a5c <__sfp_lock_release>
   84fc0:	4630      	mov	r0, r6
   84fc2:	bd70      	pop	{r4, r5, r6, pc}
   84fc4:	f7fe fd42 	bl	83a4c <__sinit>
   84fc8:	e7cc      	b.n	84f64 <_fclose_r+0x10>
   84fca:	6921      	ldr	r1, [r4, #16]
   84fcc:	4628      	mov	r0, r5
   84fce:	f7fe fe05 	bl	83bdc <_free_r>
   84fd2:	e7dd      	b.n	84f90 <_fclose_r+0x3c>
   84fd4:	2000      	movs	r0, #0
   84fd6:	4770      	bx	lr

00084fd8 <_fstat_r>:
   84fd8:	b538      	push	{r3, r4, r5, lr}
   84fda:	460b      	mov	r3, r1
   84fdc:	4c07      	ldr	r4, [pc, #28]	; (84ffc <_fstat_r+0x24>)
   84fde:	4605      	mov	r5, r0
   84fe0:	4611      	mov	r1, r2
   84fe2:	4618      	mov	r0, r3
   84fe4:	2300      	movs	r3, #0
   84fe6:	6023      	str	r3, [r4, #0]
   84fe8:	f7fc f9a2 	bl	81330 <_fstat>
   84fec:	1c43      	adds	r3, r0, #1
   84fee:	d000      	beq.n	84ff2 <_fstat_r+0x1a>
   84ff0:	bd38      	pop	{r3, r4, r5, pc}
   84ff2:	6823      	ldr	r3, [r4, #0]
   84ff4:	2b00      	cmp	r3, #0
   84ff6:	d0fb      	beq.n	84ff0 <_fstat_r+0x18>
   84ff8:	602b      	str	r3, [r5, #0]
   84ffa:	bd38      	pop	{r3, r4, r5, pc}
   84ffc:	20070bac 	.word	0x20070bac

00085000 <_isatty_r>:
   85000:	b538      	push	{r3, r4, r5, lr}
   85002:	4c07      	ldr	r4, [pc, #28]	; (85020 <_isatty_r+0x20>)
   85004:	2300      	movs	r3, #0
   85006:	4605      	mov	r5, r0
   85008:	4608      	mov	r0, r1
   8500a:	6023      	str	r3, [r4, #0]
   8500c:	f7fc f996 	bl	8133c <_isatty>
   85010:	1c43      	adds	r3, r0, #1
   85012:	d000      	beq.n	85016 <_isatty_r+0x16>
   85014:	bd38      	pop	{r3, r4, r5, pc}
   85016:	6823      	ldr	r3, [r4, #0]
   85018:	2b00      	cmp	r3, #0
   8501a:	d0fb      	beq.n	85014 <_isatty_r+0x14>
   8501c:	602b      	str	r3, [r5, #0]
   8501e:	bd38      	pop	{r3, r4, r5, pc}
   85020:	20070bac 	.word	0x20070bac

00085024 <_lseek_r>:
   85024:	b570      	push	{r4, r5, r6, lr}
   85026:	460d      	mov	r5, r1
   85028:	4c08      	ldr	r4, [pc, #32]	; (8504c <_lseek_r+0x28>)
   8502a:	4611      	mov	r1, r2
   8502c:	4606      	mov	r6, r0
   8502e:	461a      	mov	r2, r3
   85030:	4628      	mov	r0, r5
   85032:	2300      	movs	r3, #0
   85034:	6023      	str	r3, [r4, #0]
   85036:	f7fc f983 	bl	81340 <_lseek>
   8503a:	1c43      	adds	r3, r0, #1
   8503c:	d000      	beq.n	85040 <_lseek_r+0x1c>
   8503e:	bd70      	pop	{r4, r5, r6, pc}
   85040:	6823      	ldr	r3, [r4, #0]
   85042:	2b00      	cmp	r3, #0
   85044:	d0fb      	beq.n	8503e <_lseek_r+0x1a>
   85046:	6033      	str	r3, [r6, #0]
   85048:	bd70      	pop	{r4, r5, r6, pc}
   8504a:	bf00      	nop
   8504c:	20070bac 	.word	0x20070bac

00085050 <_read_r>:
   85050:	b570      	push	{r4, r5, r6, lr}
   85052:	460d      	mov	r5, r1
   85054:	4c08      	ldr	r4, [pc, #32]	; (85078 <_read_r+0x28>)
   85056:	4611      	mov	r1, r2
   85058:	4606      	mov	r6, r0
   8505a:	461a      	mov	r2, r3
   8505c:	4628      	mov	r0, r5
   8505e:	2300      	movs	r3, #0
   85060:	6023      	str	r3, [r4, #0]
   85062:	f7fb f875 	bl	80150 <_read>
   85066:	1c43      	adds	r3, r0, #1
   85068:	d000      	beq.n	8506c <_read_r+0x1c>
   8506a:	bd70      	pop	{r4, r5, r6, pc}
   8506c:	6823      	ldr	r3, [r4, #0]
   8506e:	2b00      	cmp	r3, #0
   85070:	d0fb      	beq.n	8506a <_read_r+0x1a>
   85072:	6033      	str	r3, [r6, #0]
   85074:	bd70      	pop	{r4, r5, r6, pc}
   85076:	bf00      	nop
   85078:	20070bac 	.word	0x20070bac

0008507c <__aeabi_uldivmod>:
   8507c:	b953      	cbnz	r3, 85094 <__aeabi_uldivmod+0x18>
   8507e:	b94a      	cbnz	r2, 85094 <__aeabi_uldivmod+0x18>
   85080:	2900      	cmp	r1, #0
   85082:	bf08      	it	eq
   85084:	2800      	cmpeq	r0, #0
   85086:	bf1c      	itt	ne
   85088:	f04f 31ff 	movne.w	r1, #4294967295
   8508c:	f04f 30ff 	movne.w	r0, #4294967295
   85090:	f000 b982 	b.w	85398 <__aeabi_idiv0>
   85094:	f1ad 0c08 	sub.w	ip, sp, #8
   85098:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   8509c:	f000 f806 	bl	850ac <__udivmoddi4>
   850a0:	f8dd e004 	ldr.w	lr, [sp, #4]
   850a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   850a8:	b004      	add	sp, #16
   850aa:	4770      	bx	lr

000850ac <__udivmoddi4>:
   850ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   850b0:	468c      	mov	ip, r1
   850b2:	460c      	mov	r4, r1
   850b4:	4605      	mov	r5, r0
   850b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
   850b8:	2b00      	cmp	r3, #0
   850ba:	d14f      	bne.n	8515c <__udivmoddi4+0xb0>
   850bc:	428a      	cmp	r2, r1
   850be:	4617      	mov	r7, r2
   850c0:	d96b      	bls.n	8519a <__udivmoddi4+0xee>
   850c2:	fab2 fe82 	clz	lr, r2
   850c6:	f1be 0f00 	cmp.w	lr, #0
   850ca:	d00b      	beq.n	850e4 <__udivmoddi4+0x38>
   850cc:	f1ce 0520 	rsb	r5, lr, #32
   850d0:	fa20 f505 	lsr.w	r5, r0, r5
   850d4:	fa01 f30e 	lsl.w	r3, r1, lr
   850d8:	ea45 0c03 	orr.w	ip, r5, r3
   850dc:	fa02 f70e 	lsl.w	r7, r2, lr
   850e0:	fa00 f50e 	lsl.w	r5, r0, lr
   850e4:	0c39      	lsrs	r1, r7, #16
   850e6:	fbbc f0f1 	udiv	r0, ip, r1
   850ea:	b2ba      	uxth	r2, r7
   850ec:	fb01 c310 	mls	r3, r1, r0, ip
   850f0:	fb00 f802 	mul.w	r8, r0, r2
   850f4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   850f8:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
   850fc:	45a0      	cmp	r8, r4
   850fe:	d909      	bls.n	85114 <__udivmoddi4+0x68>
   85100:	19e4      	adds	r4, r4, r7
   85102:	f100 33ff 	add.w	r3, r0, #4294967295
   85106:	f080 8128 	bcs.w	8535a <__udivmoddi4+0x2ae>
   8510a:	45a0      	cmp	r8, r4
   8510c:	f240 8125 	bls.w	8535a <__udivmoddi4+0x2ae>
   85110:	3802      	subs	r0, #2
   85112:	443c      	add	r4, r7
   85114:	ebc8 0404 	rsb	r4, r8, r4
   85118:	fbb4 f3f1 	udiv	r3, r4, r1
   8511c:	fb01 4c13 	mls	ip, r1, r3, r4
   85120:	fb03 f202 	mul.w	r2, r3, r2
   85124:	b2ac      	uxth	r4, r5
   85126:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
   8512a:	428a      	cmp	r2, r1
   8512c:	d909      	bls.n	85142 <__udivmoddi4+0x96>
   8512e:	19c9      	adds	r1, r1, r7
   85130:	f103 34ff 	add.w	r4, r3, #4294967295
   85134:	f080 810f 	bcs.w	85356 <__udivmoddi4+0x2aa>
   85138:	428a      	cmp	r2, r1
   8513a:	f240 810c 	bls.w	85356 <__udivmoddi4+0x2aa>
   8513e:	3b02      	subs	r3, #2
   85140:	4439      	add	r1, r7
   85142:	1a8a      	subs	r2, r1, r2
   85144:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   85148:	2100      	movs	r1, #0
   8514a:	2e00      	cmp	r6, #0
   8514c:	d063      	beq.n	85216 <__udivmoddi4+0x16a>
   8514e:	fa22 f20e 	lsr.w	r2, r2, lr
   85152:	2300      	movs	r3, #0
   85154:	e886 000c 	stmia.w	r6, {r2, r3}
   85158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8515c:	428b      	cmp	r3, r1
   8515e:	d907      	bls.n	85170 <__udivmoddi4+0xc4>
   85160:	2e00      	cmp	r6, #0
   85162:	d056      	beq.n	85212 <__udivmoddi4+0x166>
   85164:	2100      	movs	r1, #0
   85166:	e886 0011 	stmia.w	r6, {r0, r4}
   8516a:	4608      	mov	r0, r1
   8516c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85170:	fab3 f183 	clz	r1, r3
   85174:	2900      	cmp	r1, #0
   85176:	f040 8093 	bne.w	852a0 <__udivmoddi4+0x1f4>
   8517a:	42a3      	cmp	r3, r4
   8517c:	d302      	bcc.n	85184 <__udivmoddi4+0xd8>
   8517e:	4282      	cmp	r2, r0
   85180:	f200 80fe 	bhi.w	85380 <__udivmoddi4+0x2d4>
   85184:	1a85      	subs	r5, r0, r2
   85186:	eb64 0303 	sbc.w	r3, r4, r3
   8518a:	469c      	mov	ip, r3
   8518c:	2001      	movs	r0, #1
   8518e:	2e00      	cmp	r6, #0
   85190:	d041      	beq.n	85216 <__udivmoddi4+0x16a>
   85192:	e886 1020 	stmia.w	r6, {r5, ip}
   85196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8519a:	b912      	cbnz	r2, 851a2 <__udivmoddi4+0xf6>
   8519c:	2701      	movs	r7, #1
   8519e:	fbb7 f7f2 	udiv	r7, r7, r2
   851a2:	fab7 fe87 	clz	lr, r7
   851a6:	f1be 0f00 	cmp.w	lr, #0
   851aa:	d136      	bne.n	8521a <__udivmoddi4+0x16e>
   851ac:	1be4      	subs	r4, r4, r7
   851ae:	ea4f 4817 	mov.w	r8, r7, lsr #16
   851b2:	fa1f f987 	uxth.w	r9, r7
   851b6:	2101      	movs	r1, #1
   851b8:	fbb4 f3f8 	udiv	r3, r4, r8
   851bc:	fb08 4413 	mls	r4, r8, r3, r4
   851c0:	fb09 f203 	mul.w	r2, r9, r3
   851c4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   851c8:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
   851cc:	42a2      	cmp	r2, r4
   851ce:	d907      	bls.n	851e0 <__udivmoddi4+0x134>
   851d0:	19e4      	adds	r4, r4, r7
   851d2:	f103 30ff 	add.w	r0, r3, #4294967295
   851d6:	d202      	bcs.n	851de <__udivmoddi4+0x132>
   851d8:	42a2      	cmp	r2, r4
   851da:	f200 80d3 	bhi.w	85384 <__udivmoddi4+0x2d8>
   851de:	4603      	mov	r3, r0
   851e0:	1aa4      	subs	r4, r4, r2
   851e2:	fbb4 f0f8 	udiv	r0, r4, r8
   851e6:	fb08 4810 	mls	r8, r8, r0, r4
   851ea:	fb09 f900 	mul.w	r9, r9, r0
   851ee:	b2ac      	uxth	r4, r5
   851f0:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
   851f4:	4591      	cmp	r9, r2
   851f6:	d907      	bls.n	85208 <__udivmoddi4+0x15c>
   851f8:	19d2      	adds	r2, r2, r7
   851fa:	f100 34ff 	add.w	r4, r0, #4294967295
   851fe:	d202      	bcs.n	85206 <__udivmoddi4+0x15a>
   85200:	4591      	cmp	r9, r2
   85202:	f200 80ba 	bhi.w	8537a <__udivmoddi4+0x2ce>
   85206:	4620      	mov	r0, r4
   85208:	ebc9 0202 	rsb	r2, r9, r2
   8520c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
   85210:	e79b      	b.n	8514a <__udivmoddi4+0x9e>
   85212:	4631      	mov	r1, r6
   85214:	4630      	mov	r0, r6
   85216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8521a:	fa07 f70e 	lsl.w	r7, r7, lr
   8521e:	f1ce 0c20 	rsb	ip, lr, #32
   85222:	fa24 f30c 	lsr.w	r3, r4, ip
   85226:	ea4f 4817 	mov.w	r8, r7, lsr #16
   8522a:	fbb3 faf8 	udiv	sl, r3, r8
   8522e:	fa1f f987 	uxth.w	r9, r7
   85232:	fb08 351a 	mls	r5, r8, sl, r3
   85236:	fa20 fc0c 	lsr.w	ip, r0, ip
   8523a:	fa04 f40e 	lsl.w	r4, r4, lr
   8523e:	fb0a fb09 	mul.w	fp, sl, r9
   85242:	ea4c 0c04 	orr.w	ip, ip, r4
   85246:	ea4f 421c 	mov.w	r2, ip, lsr #16
   8524a:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
   8524e:	459b      	cmp	fp, r3
   85250:	fa00 f50e 	lsl.w	r5, r0, lr
   85254:	d90a      	bls.n	8526c <__udivmoddi4+0x1c0>
   85256:	19db      	adds	r3, r3, r7
   85258:	f10a 32ff 	add.w	r2, sl, #4294967295
   8525c:	f080 808b 	bcs.w	85376 <__udivmoddi4+0x2ca>
   85260:	459b      	cmp	fp, r3
   85262:	f240 8088 	bls.w	85376 <__udivmoddi4+0x2ca>
   85266:	f1aa 0a02 	sub.w	sl, sl, #2
   8526a:	443b      	add	r3, r7
   8526c:	ebcb 0303 	rsb	r3, fp, r3
   85270:	fbb3 f0f8 	udiv	r0, r3, r8
   85274:	fb08 3310 	mls	r3, r8, r0, r3
   85278:	fb00 f409 	mul.w	r4, r0, r9
   8527c:	fa1f fc8c 	uxth.w	ip, ip
   85280:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
   85284:	429c      	cmp	r4, r3
   85286:	d907      	bls.n	85298 <__udivmoddi4+0x1ec>
   85288:	19db      	adds	r3, r3, r7
   8528a:	f100 32ff 	add.w	r2, r0, #4294967295
   8528e:	d26e      	bcs.n	8536e <__udivmoddi4+0x2c2>
   85290:	429c      	cmp	r4, r3
   85292:	d96c      	bls.n	8536e <__udivmoddi4+0x2c2>
   85294:	3802      	subs	r0, #2
   85296:	443b      	add	r3, r7
   85298:	1b1c      	subs	r4, r3, r4
   8529a:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
   8529e:	e78b      	b.n	851b8 <__udivmoddi4+0x10c>
   852a0:	f1c1 0e20 	rsb	lr, r1, #32
   852a4:	408b      	lsls	r3, r1
   852a6:	fa22 fc0e 	lsr.w	ip, r2, lr
   852aa:	ea4c 0c03 	orr.w	ip, ip, r3
   852ae:	fa24 f70e 	lsr.w	r7, r4, lr
   852b2:	ea4f 491c 	mov.w	r9, ip, lsr #16
   852b6:	fbb7 faf9 	udiv	sl, r7, r9
   852ba:	fa1f f38c 	uxth.w	r3, ip
   852be:	fb09 771a 	mls	r7, r9, sl, r7
   852c2:	fa20 f80e 	lsr.w	r8, r0, lr
   852c6:	408c      	lsls	r4, r1
   852c8:	fb0a f503 	mul.w	r5, sl, r3
   852cc:	ea48 0404 	orr.w	r4, r8, r4
   852d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
   852d4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   852d8:	42bd      	cmp	r5, r7
   852da:	fa02 f201 	lsl.w	r2, r2, r1
   852de:	fa00 fb01 	lsl.w	fp, r0, r1
   852e2:	d909      	bls.n	852f8 <__udivmoddi4+0x24c>
   852e4:	eb17 070c 	adds.w	r7, r7, ip
   852e8:	f10a 30ff 	add.w	r0, sl, #4294967295
   852ec:	d241      	bcs.n	85372 <__udivmoddi4+0x2c6>
   852ee:	42bd      	cmp	r5, r7
   852f0:	d93f      	bls.n	85372 <__udivmoddi4+0x2c6>
   852f2:	f1aa 0a02 	sub.w	sl, sl, #2
   852f6:	4467      	add	r7, ip
   852f8:	1b7f      	subs	r7, r7, r5
   852fa:	fbb7 f5f9 	udiv	r5, r7, r9
   852fe:	fb09 7715 	mls	r7, r9, r5, r7
   85302:	fb05 f303 	mul.w	r3, r5, r3
   85306:	b2a4      	uxth	r4, r4
   85308:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
   8530c:	42bb      	cmp	r3, r7
   8530e:	d908      	bls.n	85322 <__udivmoddi4+0x276>
   85310:	eb17 070c 	adds.w	r7, r7, ip
   85314:	f105 30ff 	add.w	r0, r5, #4294967295
   85318:	d227      	bcs.n	8536a <__udivmoddi4+0x2be>
   8531a:	42bb      	cmp	r3, r7
   8531c:	d925      	bls.n	8536a <__udivmoddi4+0x2be>
   8531e:	3d02      	subs	r5, #2
   85320:	4467      	add	r7, ip
   85322:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
   85326:	fba0 8902 	umull	r8, r9, r0, r2
   8532a:	1aff      	subs	r7, r7, r3
   8532c:	454f      	cmp	r7, r9
   8532e:	4645      	mov	r5, r8
   85330:	464c      	mov	r4, r9
   85332:	d314      	bcc.n	8535e <__udivmoddi4+0x2b2>
   85334:	d029      	beq.n	8538a <__udivmoddi4+0x2de>
   85336:	b366      	cbz	r6, 85392 <__udivmoddi4+0x2e6>
   85338:	ebbb 0305 	subs.w	r3, fp, r5
   8533c:	eb67 0704 	sbc.w	r7, r7, r4
   85340:	fa07 fe0e 	lsl.w	lr, r7, lr
   85344:	40cb      	lsrs	r3, r1
   85346:	40cf      	lsrs	r7, r1
   85348:	ea4e 0303 	orr.w	r3, lr, r3
   8534c:	e886 0088 	stmia.w	r6, {r3, r7}
   85350:	2100      	movs	r1, #0
   85352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85356:	4623      	mov	r3, r4
   85358:	e6f3      	b.n	85142 <__udivmoddi4+0x96>
   8535a:	4618      	mov	r0, r3
   8535c:	e6da      	b.n	85114 <__udivmoddi4+0x68>
   8535e:	ebb8 0502 	subs.w	r5, r8, r2
   85362:	eb69 040c 	sbc.w	r4, r9, ip
   85366:	3801      	subs	r0, #1
   85368:	e7e5      	b.n	85336 <__udivmoddi4+0x28a>
   8536a:	4605      	mov	r5, r0
   8536c:	e7d9      	b.n	85322 <__udivmoddi4+0x276>
   8536e:	4610      	mov	r0, r2
   85370:	e792      	b.n	85298 <__udivmoddi4+0x1ec>
   85372:	4682      	mov	sl, r0
   85374:	e7c0      	b.n	852f8 <__udivmoddi4+0x24c>
   85376:	4692      	mov	sl, r2
   85378:	e778      	b.n	8526c <__udivmoddi4+0x1c0>
   8537a:	3802      	subs	r0, #2
   8537c:	443a      	add	r2, r7
   8537e:	e743      	b.n	85208 <__udivmoddi4+0x15c>
   85380:	4608      	mov	r0, r1
   85382:	e704      	b.n	8518e <__udivmoddi4+0xe2>
   85384:	3b02      	subs	r3, #2
   85386:	443c      	add	r4, r7
   85388:	e72a      	b.n	851e0 <__udivmoddi4+0x134>
   8538a:	45c3      	cmp	fp, r8
   8538c:	d3e7      	bcc.n	8535e <__udivmoddi4+0x2b2>
   8538e:	463c      	mov	r4, r7
   85390:	e7d1      	b.n	85336 <__udivmoddi4+0x28a>
   85392:	4631      	mov	r1, r6
   85394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00085398 <__aeabi_idiv0>:
   85398:	4770      	bx	lr
   8539a:	bf00      	nop
   8539c:	736e6f43 	.word	0x736e6f43
   853a0:	20656c6f 	.word	0x20656c6f
   853a4:	64616572 	.word	0x64616572
   853a8:	00000a79 	.word	0x00000a79
   853ac:	3d3d3d3d 	.word	0x3d3d3d3d
   853b0:	3d3d3d3d 	.word	0x3d3d3d3d
   853b4:	3d3d3d3d 	.word	0x3d3d3d3d
   853b8:	00000a3d 	.word	0x00000a3d
   853bc:	00000000 	.word	0x00000000

000853c0 <atanlo>:
   853c0:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   853d0:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

000853e0 <atanhi>:
   853e0:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   853f0:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   85400:	74727173 00000000 00000043              sqrt....C...

0008540c <_global_impure_ptr>:
   8540c:	20070140 0000000a 33323130 37363534     @.. ....01234567
   8541c:	62613938 66656463 6a696867 6e6d6c6b     89abcdefghijklmn
   8542c:	7271706f 76757473 7a797877 00000000     opqrstuvwxyz....

0008543c <zeroes.6993>:
   8543c:	30303030 30303030 30303030 30303030     0000000000000000
   8544c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   8545c:	00000000 33323130 37363534 62613938     ....0123456789ab
   8546c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

0008547c <blanks.6992>:
   8547c:	20202020 20202020 20202020 20202020                     

0008548c <_init>:
   8548c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8548e:	bf00      	nop
   85490:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85492:	bc08      	pop	{r3}
   85494:	469e      	mov	lr, r3
   85496:	4770      	bx	lr

00085498 <__init_array_start>:
   85498:	000837bd 	.word	0x000837bd

0008549c <__frame_dummy_init_array_entry>:
   8549c:	00080119                                ....

000854a0 <_fini>:
   854a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   854a2:	bf00      	nop
   854a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   854a6:	bc08      	pop	{r3}
   854a8:	469e      	mov	lr, r3
   854aa:	4770      	bx	lr

000854ac <__fini_array_start>:
   854ac:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070134 	.word	0x20070134

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <xNextTaskUnblockTime>:
2007012c:	ffffffff                                ....

20070130 <g_interrupt_enabled>:
20070130:	00000001                                ....

20070134 <SystemCoreClock>:
20070134:	003d0900                                ..=.

20070138 <__fdlib_version>:
20070138:	00000001 00000000                       ........

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00085408 00000000 00000000 00000000     .T..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	00084e45                                EN..
