(pcb Z:\Freddy\Optitest\Optitest\Optitest.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  133350 -105410  93980 -105410  93980 -63500  133350 -63500
            133350 -105410)
    )
    (keepout "" (polygon F.Cu 0  127000 -90170  110490 -90170  110490 -83820  127000 -83820
            127000 -90170))
    (keepout "" (polygon B.Cu 0  127000 -90170  110490 -90170  110490 -83820  127000 -83820
            127000 -90170))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor:CP_Radial_D4.0mm_P1.50mm
      (place C1 132080 -101600 front 180 (PN 33uF))
    )
    (component Resistor:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R1 101600 -83820 front 0 (PN 1K))
      (place R3 101600 -72390 front 0 (PN 1K))
      (place R6 132080 -66040 front 270 (PN 1K))
      (place R7 101600 -88900 front 0 (PN 150))
      (place R9 132080 -87630 front 90 (PN R))
    )
    (component Resistor:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (place R2 101600 -78740 front 0 (PN 1K))
      (place R4 101600 -67310 front 0 (PN 1K))
      (place R5 132080 -96520 front 90 (PN 1K))
      (place R8 101600 -93980 front 0 (PN 150))
      (place R10 132080 -79740 front 90 (PN R))
    )
    (component "ESP:ESP-12E_SMD"
      (place U1 125730 -81280 front 180 (PN "ESP-12E"))
    )
    (component Header:PinHeader_2x01_P1.27mm_Horizontal
      (place J5 97790 -88900 front 180 (PN Programmer))
      (place D1 97790 -93980 front 180 (PN LED))
      (place J1 97790 -83820 front 180 (PN Conn_MALO))
      (place J3 97790 -72390 front 180 (PN Conn_BUENO))
      (place J6 97790 -104140 front 180 (PN Battery))
    )
    (component "REG:SOT-89-3"
      (place U2 104140 -101600 front 270 (PN L78L33_SOT89))
    )
    (component Header:PinHeader_2x01_P1.27mm_Horizontal::1
      (place BZ1 97790 -99060 front 180 (PN Buzzer))
      (place J2 97445 -78335 front 180 (PN Conn_REGULAR))
      (place J4 97790 -67310 front 180 (PN Conn_EXCELENTE))
    )
    (component "Conf:SW_PUSH-12mm"
      (place SW5 111760 -96520 front 0 (PN SW_CONF))
    )
  )
  (library
    (image Capacitor:CP_Radial_D4.0mm_P1.50mm
      (outline (path signal 120  -1319.8 1395  -1319.8 995))
      (outline (path signal 120  -1519.8 1195  -1119.8 1195))
      (outline (path signal 120  2831 370  2831 -370))
      (outline (path signal 120  2791 537  2791 -537))
      (outline (path signal 120  2751 664  2751 -664))
      (outline (path signal 120  2711 768  2711 -768))
      (outline (path signal 120  2671 859  2671 -859))
      (outline (path signal 120  2631 940  2631 -940))
      (outline (path signal 120  2591 1013  2591 -1013))
      (outline (path signal 120  2551 1080  2551 -1080))
      (outline (path signal 120  2511 1142  2511 -1142))
      (outline (path signal 120  2471 1200  2471 -1200))
      (outline (path signal 120  2431 1254  2431 -1254))
      (outline (path signal 120  2391 1304  2391 -1304))
      (outline (path signal 120  2351 1351  2351 -1351))
      (outline (path signal 120  2311 -840  2311 -1396))
      (outline (path signal 120  2311 1396  2311 840))
      (outline (path signal 120  2271 -840  2271 -1438))
      (outline (path signal 120  2271 1438  2271 840))
      (outline (path signal 120  2231 -840  2231 -1478))
      (outline (path signal 120  2231 1478  2231 840))
      (outline (path signal 120  2191 -840  2191 -1516))
      (outline (path signal 120  2191 1516  2191 840))
      (outline (path signal 120  2151 -840  2151 -1552))
      (outline (path signal 120  2151 1552  2151 840))
      (outline (path signal 120  2111 -840  2111 -1587))
      (outline (path signal 120  2111 1587  2111 840))
      (outline (path signal 120  2071 -840  2071 -1619))
      (outline (path signal 120  2071 1619  2071 840))
      (outline (path signal 120  2031 -840  2031 -1650))
      (outline (path signal 120  2031 1650  2031 840))
      (outline (path signal 120  1991 -840  1991 -1680))
      (outline (path signal 120  1991 1680  1991 840))
      (outline (path signal 120  1951 -840  1951 -1708))
      (outline (path signal 120  1951 1708  1951 840))
      (outline (path signal 120  1911 -840  1911 -1735))
      (outline (path signal 120  1911 1735  1911 840))
      (outline (path signal 120  1871 -840  1871 -1760))
      (outline (path signal 120  1871 1760  1871 840))
      (outline (path signal 120  1831 -840  1831 -1785))
      (outline (path signal 120  1831 1785  1831 840))
      (outline (path signal 120  1791 -840  1791 -1808))
      (outline (path signal 120  1791 1808  1791 840))
      (outline (path signal 120  1751 -840  1751 -1830))
      (outline (path signal 120  1751 1830  1751 840))
      (outline (path signal 120  1711 -840  1711 -1851))
      (outline (path signal 120  1711 1851  1711 840))
      (outline (path signal 120  1671 -840  1671 -1870))
      (outline (path signal 120  1671 1870  1671 840))
      (outline (path signal 120  1631 -840  1631 -1889))
      (outline (path signal 120  1631 1889  1631 840))
      (outline (path signal 120  1591 -840  1591 -1907))
      (outline (path signal 120  1591 1907  1591 840))
      (outline (path signal 120  1551 -840  1551 -1924))
      (outline (path signal 120  1551 1924  1551 840))
      (outline (path signal 120  1511 -840  1511 -1940))
      (outline (path signal 120  1511 1940  1511 840))
      (outline (path signal 120  1471 -840  1471 -1954))
      (outline (path signal 120  1471 1954  1471 840))
      (outline (path signal 120  1430 -840  1430 -1968))
      (outline (path signal 120  1430 1968  1430 840))
      (outline (path signal 120  1390 -840  1390 -1982))
      (outline (path signal 120  1390 1982  1390 840))
      (outline (path signal 120  1350 -840  1350 -1994))
      (outline (path signal 120  1350 1994  1350 840))
      (outline (path signal 120  1310 -840  1310 -2005))
      (outline (path signal 120  1310 2005  1310 840))
      (outline (path signal 120  1270 -840  1270 -2016))
      (outline (path signal 120  1270 2016  1270 840))
      (outline (path signal 120  1230 -840  1230 -2025))
      (outline (path signal 120  1230 2025  1230 840))
      (outline (path signal 120  1190 -840  1190 -2034))
      (outline (path signal 120  1190 2034  1190 840))
      (outline (path signal 120  1150 -840  1150 -2042))
      (outline (path signal 120  1150 2042  1150 840))
      (outline (path signal 120  1110 -840  1110 -2050))
      (outline (path signal 120  1110 2050  1110 840))
      (outline (path signal 120  1070 -840  1070 -2056))
      (outline (path signal 120  1070 2056  1070 840))
      (outline (path signal 120  1030 -840  1030 -2062))
      (outline (path signal 120  1030 2062  1030 840))
      (outline (path signal 120  990 -840  990 -2067))
      (outline (path signal 120  990 2067  990 840))
      (outline (path signal 120  950 -840  950 -2071))
      (outline (path signal 120  950 2071  950 840))
      (outline (path signal 120  910 -840  910 -2074))
      (outline (path signal 120  910 2074  910 840))
      (outline (path signal 120  870 -840  870 -2077))
      (outline (path signal 120  870 2077  870 840))
      (outline (path signal 120  830 2079  830 840))
      (outline (path signal 120  830 -840  830 -2079))
      (outline (path signal 120  790 2080  790 840))
      (outline (path signal 120  790 -840  790 -2080))
      (outline (path signal 120  750 2080  750 840))
      (outline (path signal 120  750 -840  750 -2080))
      (outline (path signal 100  -752.554 1067.5  -752.554 667.5))
      (outline (path signal 100  -952.554 867.5  -552.554 867.5))
      (outline (path signal 50  3000 0  2923.33 -582.343  2698.56 -1125  2340.99 -1590.99
            1875 -1948.56  1332.34 -2173.33  750 -2250  167.657 -2173.33
            -375 -1948.56  -840.99 -1590.99  -1198.56 -1125  -1423.33 -582.343
            -1500 0  -1423.33 582.343  -1198.56 1125  -840.99 1590.99  -375 1948.56
            167.657 2173.33  750 2250  1332.34 2173.33  1875 1948.56  2340.99 1590.99
            2698.56 1125  2923.33 582.343  3000 0))
      (outline (path signal 120  2870 0  2791.39 -571.969  2561.37 -1101.52  2197.01 -1549.37
            1725.34 -1882.32  1181.33 -2075.66  605.326 -2115.06  40.055 -1997.59
            -472.562 -1731.98  -894.508 -1337.91  -1194.49 -844.61  -1350.25 -288.673
            -1350.25 288.673  -1194.49 844.61  -894.508 1337.91  -472.562 1731.98
            40.055 1997.59  605.326 2115.06  1181.33 2075.66  1725.34 1882.32
            2197.01 1549.37  2561.37 1101.52  2791.39 571.969  2870 0))
      (outline (path signal 100  2750 0  2668.99 -563.465  2432.51 -1081.28  2059.72 -1511.5
            1580.83 -1819.26  1034.63 -1979.64  465.37 -1979.64  -80.83 -1819.26
            -559.721 -1511.5  -932.507 -1081.28  -1168.99 -563.465  -1250 0
            -1168.99 563.465  -932.507 1081.28  -559.721 1511.5  -80.83 1819.26
            465.37 1979.64  1034.63 1979.64  1580.83 1819.26  2059.72 1511.5
            2432.51 1081.28  2668.99 563.465  2750 0))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 1500 0)
    )
    (image Resistor:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  740 800  740 -800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Resistor:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "ESP:ESP-12E_SMD"
      (outline (path signal 50  -1008 8400  14992 8400))
      (outline (path signal 50  -1008 -15600  -1008 8400))
      (outline (path signal 50  14992 -15600  -1008 -15600))
      (outline (path signal 50  15000 8400  15000 -15600))
      (outline (path signal 152.4  -1008 2600  14992 2600))
      (outline (path signal 152.4  -1008 8400  14992 2600))
      (outline (path signal 152.4  14992 8400  -1008 2600))
      (outline (path signal 152.4  14986 -15621  14986 -14859))
      (outline (path signal 152.4  -1016 -15621  14986 -15621))
      (outline (path signal 152.4  -1016 -14859  -1016 -15621))
      (outline (path signal 152.4  -1016 8382  -1016 1016))
      (outline (path signal 152.4  14986 8382  14986 889))
      (outline (path signal 152.4  -1016 8382  14986 8382))
      (outline (path signal 50  -2250 -16000  -2250 500))
      (outline (path signal 50  16250 -16000  -2250 -16000))
      (outline (path signal 50  16250 8750  16250 -16000))
      (outline (path signal 50  15250 8750  16250 8750))
      (outline (path signal 50  -2250 8750  15250 8750))
      (outline (path signal 50  -2250 500  -2250 8750))
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 1 0 0)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 2 0 -2000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 3 0 -4000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 4 0 -6000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 5 0 -8000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 6 0 -10000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 7 0 -12000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" 8 0 -14000)
      (pin Rect[T][700,0]Pad_2500x1100_um 9 14000 -14000)
      (pin Rect[T][700,0]Pad_2500x1100_um 10 14000 -12000)
      (pin Rect[T][700,0]Pad_2500x1100_um 11 14000 -10000)
      (pin Rect[T][700,0]Pad_2500x1100_um 12 14000 -8000)
      (pin Rect[T][700,0]Pad_2500x1100_um 13 14000 -6000)
      (pin Rect[T][700,0]Pad_2500x1100_um 14 14000 -4000)
      (pin Rect[T][700,0]Pad_2500x1100_um 15 14000 -2000)
      (pin Rect[T][700,0]Pad_2500x1100_um 16 14000 0)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" (rotate 90) 17 1990 -15000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" (rotate 90) 18 3990 -15000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" (rotate 90) 19 5990 -15000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" (rotate 90) 20 7990 -15000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" (rotate 90) 21 9990 -15000)
      (pin "Rect[T][-700,0]Pad_2500x1100_um" (rotate 90) 22 11990 -15000)
    )
    (image Header:PinHeader_2x01_P1.27mm_Horizontal
      (outline (path signal 50  7300 1150  -1150 1150))
      (outline (path signal 50  7300 -1150  7300 1150))
      (outline (path signal 50  -1150 -1150  7300 -1150))
      (outline (path signal 50  -1150 1150  -1150 -1150))
      (outline (path signal 120  -760 760  0 760))
      (outline (path signal 120  -760 0  -760 760))
      (outline (path signal 120  2830 -160  6830 -160))
      (outline (path signal 120  2830 -40  6830 -40))
      (outline (path signal 120  2830 80  6830 80))
      (outline (path signal 120  2830 200  6830 200))
      (outline (path signal 120  6830 -260  2830 -260))
      (outline (path signal 120  6830 260  6830 -260))
      (outline (path signal 120  2830 260  6830 260))
      (outline (path signal 120  1710 -695  1710 -619.677))
      (outline (path signal 120  2830 -695  1710 -695))
      (outline (path signal 120  2830 695  2830 -695))
      (outline (path signal 120  1710 695  2830 695))
      (outline (path signal 120  1710 619.677  1710 695))
      (outline (path signal 100  2770 -200  6770 -200))
      (outline (path signal 100  6770 200  6770 -200))
      (outline (path signal 100  2770 200  6770 200))
      (outline (path signal 100  -200 -200  1770 -200))
      (outline (path signal 100  -200 200  -200 -200))
      (outline (path signal 100  -200 200  1770 200))
      (outline (path signal 100  1770 385  2020 635))
      (outline (path signal 100  1770 -635  1770 385))
      (outline (path signal 100  2770 -635  1770 -635))
      (outline (path signal 100  2770 635  2770 -635))
      (outline (path signal 100  2020 635  2770 635))
      (pin Rect[A]Pad_1000x1000_um 1 0 0)
      (pin Oval[A]Pad_1000x1000_um 2 1270 0)
    )
    (image "REG:SOT-89-3"
      (outline (path signal 120  -1060 -2360  -1060 -2130))
      (outline (path signal 120  -1060 2360  -1060 2130))
      (outline (path signal 120  -1060 2360  1660 2360))
      (outline (path signal 50  -2550 -2500  -2550 2500))
      (outline (path signal 50  -2550 -2500  2550 -2500))
      (outline (path signal 50  2550 2500  -2550 2500))
      (outline (path signal 50  2550 2500  2550 -2500))
      (outline (path signal 100  50 2250  1550 2250))
      (outline (path signal 100  -950 -2250  -950 1250))
      (outline (path signal 100  1550 -2250  -950 -2250))
      (outline (path signal 100  1550 2250  1550 -2250))
      (outline (path signal 100  -950 1250  50 2250))
      (outline (path signal 120  1660 2360  1660 1050))
      (outline (path signal 120  -2200 2130  -1060 2130))
      (outline (path signal 120  1660 -2360  -1060 -2360))
      (outline (path signal 120  1660 -1050  1660 -2360))
      (pin Rect[T]Pad_1300x900_um 1 -1650 1500)
      (pin Rect[T]Pad_1300x900_um 3 -1650 -1500)
      (pin Cust[T]Pad_1475x900_1733x_4600_7_um_8GGC59BE59127B05D0B5D9GC6EDFE9DB 2 -1562.5 0)
    )
    (image Header:PinHeader_2x01_P1.27mm_Horizontal::1
      (outline (path signal 100  2020 635  2770 635))
      (outline (path signal 100  2770 635  2770 -635))
      (outline (path signal 100  2770 -635  1770 -635))
      (outline (path signal 100  1770 -635  1770 385))
      (outline (path signal 100  1770 385  2020 635))
      (outline (path signal 100  -200 200  1770 200))
      (outline (path signal 100  -200 200  -200 -200))
      (outline (path signal 100  -200 -200  1770 -200))
      (outline (path signal 100  2770 200  6770 200))
      (outline (path signal 100  6770 200  6770 -200))
      (outline (path signal 100  2770 -200  6770 -200))
      (outline (path signal 120  1710 619.677  1710 695))
      (outline (path signal 120  1710 695  2830 695))
      (outline (path signal 120  2830 695  2830 -695))
      (outline (path signal 120  2830 -695  1710 -695))
      (outline (path signal 120  1710 -695  1710 -619.677))
      (outline (path signal 120  2830 260  6830 260))
      (outline (path signal 120  6830 260  6830 -260))
      (outline (path signal 120  6830 -260  2830 -260))
      (outline (path signal 120  2830 200  6830 200))
      (outline (path signal 120  2830 80  6830 80))
      (outline (path signal 120  2830 -40  6830 -40))
      (outline (path signal 120  2830 -160  6830 -160))
      (outline (path signal 120  -760 0  -760 760))
      (outline (path signal 120  -760 760  0 760))
      (outline (path signal 50  -1150 1150  -1150 -1150))
      (outline (path signal 50  -1150 -1150  7300 -1150))
      (outline (path signal 50  7300 -1150  7300 1150))
      (outline (path signal 50  7300 1150  -1150 1150))
      (pin Oval[A]Pad_1000x1000_um 2 1270 0)
      (pin Rect[A]Pad_1000x1000_um 1 0 0)
    )
    (image "Conf:SW_PUSH-12mm"
      (outline (path signal 120  12400 3650  12400 930))
      (outline (path signal 120  12400 -5930  12400 -8650))
      (outline (path signal 120  100 -4070  100 -930))
      (outline (path signal 120  100 -8650  100 -5930))
      (outline (path signal 100  250 3500  250 -8500))
      (outline (path signal 120  10929 -2540  10851.1 -3381.4  10619.8 -4194.14  10243.2 -4950.56
            9733.96 -5624.89  9109.49 -6194.16  8391.06 -6639  7603.12 -6944.25
            6772.5 -7099.52  5927.5 -7099.52  5096.88 -6944.25  4308.94 -6639
            3590.51 -6194.16  2966.04 -5624.89  2456.81 -4950.56  2080.16 -4194.14
            1848.92 -3381.4  1770.95 -2540  1848.92 -1698.6  2080.16 -885.856
            2456.81 -129.441  2966.04 544.886  3590.51 1114.16  4308.94 1559
            5096.88 1864.25  5927.5 2019.52  6772.5 2019.52  7603.12 1864.25
            8391.06 1559  9109.49 1114.16  9733.96 544.886  10243.2 -129.441
            10619.8 -885.856  10851.1 -1698.6  10929 -2540))
      (outline (path signal 50  14250 -8750  -1770 -8750))
      (outline (path signal 50  14250 -8750  14250 3750))
      (outline (path signal 50  -1770 3750  -1770 -8750))
      (outline (path signal 50  -1770 3750  14250 3750))
      (outline (path signal 120  100 930  100 3650))
      (outline (path signal 120  12400 -8650  100 -8650))
      (outline (path signal 120  12400 -930  12400 -4070))
      (outline (path signal 120  100 3650  12400 3650))
      (outline (path signal 100  12250 3500  12250 -8500))
      (outline (path signal 100  250 3500  12250 3500))
      (outline (path signal 100  250 -8500  12250 -8500))
      (pin Oval[A]Pad_3048x1850_um 1 12500 0)
      (pin Oval[A]Pad_3048x1850_um 2 12500 -5000)
      (pin Oval[A]Pad_3048x1850_um 1@1 0 0)
      (pin Oval[A]Pad_3048x1850_um 2@1 0 -5000)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Oval[A]Pad_1000x1000_um
      (shape (path F.Cu 1000  0 0  0 0))
      (shape (path B.Cu 1000  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3048x1850_um
      (shape (path F.Cu 1850  -599 0  599 0))
      (shape (path B.Cu 1850  -599 0  599 0))
      (attach off)
    )
    (padstack Cust[T]Pad_1475x900_1733x_4600_7_um_8GGC59BE59127B05D0B5D9GC6EDFE9DB
      (shape (polygon F.Cu 0  -737.5 450  737.5 866.5  3862.5 866.5  3862.5 -866.5  737.5 -866.5
            -737.5 -450  -737.5 450))
      (attach off)
    )
    (padstack "Rect[T][-700,0]Pad_2500x1100_um"
      (shape (rect F.Cu -1950 -550 550 550))
      (attach off)
    )
    (padstack Rect[A]Pad_1000x1000_um
      (shape (rect F.Cu -500 -500 500 500))
      (shape (rect B.Cu -500 -500 500 500))
      (attach off)
    )
    (padstack Rect[T][700,0]Pad_2500x1100_um
      (shape (rect F.Cu -550 -550 1950 550))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[T]Pad_1300x900_um
      (shape (rect F.Cu -650 -450 650 450))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /Buzzer_1
      (pins U1-5 BZ1-1)
    )
    (net "Net-(BZ1-Pad2)"
      (pins R8-1 BZ1-2)
    )
    (net VCC
      (pins C1-1 R1-1 R2-1 R3-1 R4-1 R5-1 U1-3 U1-8 U2-1)
    )
    (net GND
      (pins C1-2 R6-2 R7-2 R8-2 R10-2 U1-9 U2-2 J1-1 J2-1 J3-1 J4-1 J6-2 SW5-1 SW5-1@1)
    )
    (net "Net-(D1-Pad1)"
      (pins R7-1 D1-1)
    )
    (net /INF
      (pins U1-6 D1-2)
    )
    (net /MALO
      (pins R1-2 U1-14 J1-2)
    )
    (net /REGULAR
      (pins R2-2 U1-13 J2-2)
    )
    (net /BUENO
      (pins R3-2 U1-12 J3-2)
    )
    (net /EXCELENTE
      (pins R4-2 U1-11 J4-2)
    )
    (net /TXD
      (pins U1-16 J5-1)
    )
    (net /RXD
      (pins U1-15 J5-2)
    )
    (net /BAT
      (pins R9-1 U2-3 J6-1)
    )
    (net "Net-(SW5-Pad2)"
      (pins SW5-2 SW5-2@1)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net /To_ADC_2
      (pins R9-2 R10-1 U1-2)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net /CONF
      (pins R5-2 U1-7)
    )
    (net /To_R5
      (pins R6-1 U1-10)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18)
    )
    (net "Net-(U1-Pad19)"
      (pins U1-19)
    )
    (net "Net-(U1-Pad20)"
      (pins U1-20)
    )
    (net "Net-(U1-Pad21)"
      (pins U1-21)
    )
    (net "Net-(U1-Pad22)"
      (pins U1-22)
    )
    (class kicad_default "" /BAT /BUENO /Buzzer_1 /CONF /EXCELENTE /INF /MALO
      /REGULAR /RXD /TXD /To_ADC_2 /To_R5 GND "Net-(BZ1-Pad2)" "Net-(D1-Pad1)"
      "Net-(SW5-Pad2)" "Net-(SW5-Pad3)" "Net-(U1-Pad1)" "Net-(U1-Pad17)" "Net-(U1-Pad18)"
      "Net-(U1-Pad19)" "Net-(U1-Pad20)" "Net-(U1-Pad21)" "Net-(U1-Pad22)"
      "Net-(U1-Pad4)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
