<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Automatic Offload Controls">
<meta name="DC.Relation" scheme="URI" content="GUID-023059FF-E35D-4DEB-829F-6FFF1E8CFF45.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-8879E25D-3D54-4B60-BE84-ADAA5656A950.htm#GUID-8879E25D-3D54-4B60-BE84-ADAA5656A950">
<meta name="DC.Relation" scheme="URI" content="http://software.intel.com/en-us/articles/intel-software-technical-documentation/">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-3DC4FC7D-A1E4-423D-9C0C-06AB265FFA86">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Automatic Offload Controls</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="mkl_mic_enable"></MSHelp:Keyword>
<MSHelp:Keyword Index="F" Term="mkl_mic_set_workdivision"></MSHelp:Keyword>
<MSHelp:Keyword Index="F" Term="mkl_mic_max_memory"></MSHelp:Keyword>
<MSHelp:Keyword Index="F" Term="intel.for.mkl_mic_enable"></MSHelp:Keyword>
<MSHelp:Keyword Index="F" Term="intel.for.mkl_mic_set_workdivision"></MSHelp:Keyword>
<MSHelp:Keyword Index="F" Term="intel.for.mkl_mic_max_memory"></MSHelp:Keyword>
<MSHelp:Keyword Index="F" Term="intel.cpp.mkl_mic_enable"></MSHelp:Keyword>
<MSHelp:Keyword Index="F" Term="intel.cpp.mkl_mic_set_workdivision"></MSHelp:Keyword>
<MSHelp:Keyword Index="F" Term="intel.cpp.mkl_mic_max_memory"></MSHelp:Keyword>
</xml>
</head>
<body id="GUID-3DC4FC7D-A1E4-423D-9C0C-06AB265FFA86">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; Math Kernel Library 11.1 Update 3 User's Guide</em></p>


 
  <h1 class="topictitle1">Automatic Offload Controls</h1>
 
   
  <div id="GUID-4CF3D5C5-5297-4E21-8ADC-6F21BA53C37F"> 
	 <p id="GUID-EE68CA27-D44F-4628-9B14-99F1C36201EE">The table below lists the environment variables for Automatic Offload and the functions that cause 
		<em id="GUID-CAB52D25-17AA-4A84-9F6A-D2B1AB681D90">similar</em> results. See the 
		<em id="GUID-005D5566-27D8-4824-80D5-63F1FE81B144">Intel MKL Reference Manual</em> for detailed descriptions of the functions. To control the division of work between the host CPU and Intel Xeon Phi coprocessors, the environment variables use a fractional measure ranging from zero to one. 
	 </p>
 
	 
<div class="tablenoborder"><table cellpadding="4" summary="" id="GUID-EA6CCAA6-956B-414F-A8AF-2AC174FDEED1" width="100%" frame="hsides" border="1" rules="all"> 
		   
		   
		   
		  <thead align="left"> 
			 <tr> 
				<th class="cellrowborder" valign="top" width="22.22222222222222%" id="d16079e72"> 
				  <p id="GUID-6D58418E-EFBC-4E56-852F-F4214D06D11F">Environment Variable 
				  </p>
 
				</th>
 
				<th class="cellrowborder" valign="top" width="18.51851851851852%" id="d16079e78"> 
				  <p id="GUID-80C87827-74F1-4E05-8646-14134956577A">Support Function 
				  </p>
 
				</th>
 
				<th class="cellrowborder" valign="top" width="25.925925925925924%" id="d16079e84"> 
				  <p id="GUID-05F8D5B2-BD70-4D60-B54D-871B7879C033">Description 
				  </p>
 
				</th>
 
				<th class="row-nocellborder" valign="top" width="33.33333333333333%" id="d16079e90"> 
				  <p>Value 
				  </p>
 
				</th>
 
			 </tr>
 
		  </thead>
 
		  <tbody> 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p id="GUID-04A26856-8F9B-46C7-B495-10D0746F2B60"> 
					 <samp class="codeph" id="GUID-AF5A70B3-6FDD-4E69-A114-CC0CD98D017F"> MKL_MIC_ENABLE</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p id="GUID-C17D124B-0073-4F15-A377-9A47AD452423"> 
					 <samp class="codeph" id="GUID-8D633A44-69BE-42E7-9398-C0478DEA5A35">mkl_mic_enable</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p id="GUID-89E45A26-8AA7-4B0D-BF34-2D013DE4515E">Enables Automatic Offload. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p>1 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p> 
					 <samp class="codeph"> OFFLOAD_DEVICES</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p>None 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p><samp class="codeph"> OFFLOAD_DEVICES</samp> is a common setting for Intel MKL and Intel&reg; Compilers. It specifies a list of coprocessors to be used for any offload, including Intel MKL Automatic Offload. 
				  </p>
 
				  <p>In particular, this setting may help you to configure the environment for an MPI application to run Intel MKL in the Automatic Offload mode. 
				  </p>
 
				  <p>If this variable is not set, all the coprocessors available on the system are used for Automatic Offload. 
				  </p>
 
				  <p>You can set this environment variable if Automatic Offload is enabled by the environment setting or function call. 
				  </p>
 
				  <p>Setting this variable to an empty value is equivalent to completely disabling Automatic Offload regardless of the value of 
					 <a href="GUID-3DC4FC7D-A1E4-423D-9C0C-06AB265FFA86.htm#GUID-04A26856-8F9B-46C7-B495-10D0746F2B60"><samp class="codeph">MKL_MIC_ENABLE</samp></a>. 
				  </p>
 
				  <p>After setting this environment variable, Intel MKL support functions and environment variables refer to the specified coprocessors by their indexes in the list, starting with zero. 
				  </p>
 
				  <p> For more information, refer to the 
					 <em>Intel&reg; Compiler User and Reference Guides</em>. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p>A comma-separated list of integers, each ranging from 0 to the largest number of an Intel Xeon Phi coprocessor on the system, with the maximum of 31. Values out of this range are ignored. Moreover, if the list contains any non-integer data, the list is ignored completely as if the environment variable were not set at all. 
				  </p>
 
				  <p>For example, if your system has 4 Intel Xeon Phi coprocessors and the value of the list is 1,3, Intel MKL uses only coprocessors 1 and 3 for Automatic Offload, and Intel MKL support functions and environment variables refer to these coprocessors as coprocessors 0 and 1. 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p><samp class="codeph"> OFFLOAD_ENABLE_</samp><samp class="codeph">ORSL</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p>None 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p> Enables the mode in which Intel MKL and Intel Compilers synchronize their accesses to coprocessors. Set this variable if your application uses both Compiler Assisted and Automatic Offload but does not implement its own synchronization. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p>1 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p id="HOST"><a name="HOST"><!-- --></a> 
					 <samp class="codeph">MKL_HOST_</samp><samp class="codeph">WORKDIVISION</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p> 
					 <samp class="codeph">mkl_mic_set_workdivision</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p>Specifies the fraction of work for the host CPU to do. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p id="GUID-BF2E91BA-BF2A-46FC-9048-C121C0622723"> A floating-point number ranging from 0.0 to 1.0. For example, the value could be 0.2 or 0.33. Intel MKL ignores negative values and treats values greater than 1 as 1.0. 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p id="GUID-5A785CE9-BA7D-4798-8DEA-0E01C370CAE2"> 
					 <samp class="codeph" id="GUID-11B5B74A-583E-4463-BC10-48391B62AD19">MKL_MIC_</samp><samp class="codeph">WORKDIVISION</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p id="GUID-9F4EE0DF-7A27-4A18-B471-F66EEF5268AB"> 
					 <samp class="codeph" id="GUID-95AF4892-490E-4834-83A6-C1A953C59301">mkl_mic_set_workdivision</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p id="GUID-8080AA7B-006B-4070-8729-B52728DEC281">Specifies the fraction of work to do on all the Intel Xeon Phi coprocessors on the system. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p>See 
					 <a href="GUID-3DC4FC7D-A1E4-423D-9C0C-06AB265FFA86.htm#HOST"><samp class="codeph">MKL_HOST_WORKDIVISION</samp></a> 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
					 <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">MKL_MIC<var>_&lt;number&gt;</var>_WORKDIVISION</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p id="GUID-DF70D4AA-782A-404C-9FFA-B83E8FD263B9"> 
					 <samp class="codeph" id="GUID-C01F84AF-7BCD-44F6-9F92-89C08439E82B">mkl_mic_set_workdivision</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p id="GUID-9DACDD6C-5F8F-42DE-B625-DB9FA6AE1F3A">Specifies the fraction of work to do on a specific Intel Xeon Phi coprocessor. Here 
					 <samp class="codeph" id="GUID-8C4164C3-2A99-4474-BAEF-C3E1D99A26F6"><var>&lt;number&gt;</var></samp> is an integer ranging from 0 to the largest number of an Intel Xeon Phi coprocessor on the system, with the maximum of 31. For example, if the system has two Intel Xeon Phi coprocessors, 
					 <samp class="codeph" id="GUID-C3B7C6CA-AA2B-45B7-A873-DFC2B2820F4B"><var>&lt;number&gt;</var></samp> can be 0 or 1. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p>See 
					 <a href="GUID-3DC4FC7D-A1E4-423D-9C0C-06AB265FFA86.htm#HOST"><samp class="codeph">MKL_HOST_WORKDIVISION</samp></a> 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
					 <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">MKL_MIC_MAX_MEMORY</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p id="GUID-DF70D4AA-782A-404C-9FFA-B83E8FD263B9"> 
					 <samp class="codeph" id="GUID-C01F84AF-7BCD-44F6-9F92-89C08439E82B">mkl_mic_set_max_memory</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p id="GUID-9DACDD6C-5F8F-42DE-B625-DB9FA6AE1F3A"> Specifies the maximum coprocessor memory reserved for Automatic Offload computations on all of the Intel Xeon Phi coprocessors on the system. Each process that performs Automatic Offload computations uses additional coprocessor memory specified by the environment variable. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p> Memory size in Kilobytes (<samp class="codeph">K</samp>), megabytes (<samp class="codeph">M</samp>), gigabytes (<samp class="codeph">G</samp>), or terabytes (<samp class="codeph">T</samp>). For example, 
					 <samp class="codeph">MKL_MIC_MAX_MEMORY = 4096M</samp> limits the coprocessor memory reserved for Automatic Offload computations to 4096 megabytes or 4 gigabytes. Setting 
					 <samp class="codeph">MKL_MIC_MAX_MEMORY = 4G</samp> specifies the same amount of memory in gigabytes. 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
					 <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">MKL_MIC<var>_&lt;number&gt;</var>_MAX_MEMORY</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p id="GUID-DF70D4AA-782A-404C-9FFA-B83E8FD263B9"> 
					 <samp class="codeph" id="GUID-C01F84AF-7BCD-44F6-9F92-89C08439E82B">mkl_mic_set_max_memory</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p> Specifies the maximum coprocessor memory reserved for Automatic Offload computations on a specific Intel Xeon Phi coprocessor on the system. 
				  </p>
 
				  <p> Here 
					 <span class="filepath"><var>&lt;number&gt;</var></span> is an integer ranging from 0 to the largest number of an Intel Xeon Phi coprocessor on the system, with the maximum of 31. For example, if the system has two Intel Xeon Phi coprocessors, 
					 <samp class="codeph"><var>&lt;number&gt;</var></samp> can be 0 or 1. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p> Memory size in Kilobytes (<samp class="codeph">K</samp>), megabytes (<samp class="codeph">M</samp>), gigabytes (<samp class="codeph">G</samp>), or terabytes (<samp class="codeph">T</samp>). For example, 
					 <samp class="codeph">MKL_MIC_MAX_MEMORY = 4096M</samp> limits the coprocessor memory reserved for Automatic Offload computations to 4096 megabytes or 4 gigabytes. Setting 
					 <samp class="codeph">MKL_MIC_MAX_MEMORY = 4G</samp> specifies the same amount of memory in gigabytes. 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
					 <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">MIC_OMP_NUM_THREADS</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p id="GUID-DF70D4AA-782A-404C-9FFA-B83E8FD263B9"> 
					 <samp class="codeph" id="GUID-C01F84AF-7BCD-44F6-9F92-89C08439E82B">mkl_mic_set_device_num_threads</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p id="GUID-9DACDD6C-5F8F-42DE-B625-DB9FA6AE1F3A"> Specifies the maximum number of threads to use for Automatic Offload computations on all the Intel Xeon Phi coprocessors on the system. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p> An integer greater than 0. 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
					 <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">MIC<var>_&lt;number&gt;</var>_OMP_NUM_THREADS</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <samp class="codeph">mkl_mic_set_device_num_threads</samp> 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p> Specifies the maximum number of threads to use for Automatic Offload computations on a specific Intel Xeon Phi coprocessor on the system. 
				  </p>
 
				  <p> Here 
					 <span class="filepath"><var>&lt;number&gt;</var></span> is an integer ranging from 0 to the largest number of an Intel Xeon Phi coprocessor on the system, with the maximum of 31. For example, if the system has two Intel Xeon Phi coprocessors, 
					 <samp class="codeph"><var>&lt;number&gt;</var></samp> can be 0 or 1. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p> An integer greater than 0. 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p> 
					 <samp class="codeph">OFFLOAD_REPORT</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p> 
					 <samp class="codeph"> mkl_mic_set_offload_report</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p> 
					 <samp class="codeph">OFFLOAD_REPORT</samp> is a common setting for Intel MKL and Intel&reg; Compilers. It specifies the profiling report level for any offload, including Intel MKL Automatic Offload. 
				  </p>
 
				  <p>For more information, refer to the 
					 <em>Intel&reg; Compiler User and Reference Guides</em>. 
				  </p>
 
				  <div class="Note"><h3 class="NoteTipHead">Note</h3> 
					 <p>The 
						<samp class="codeph">mkl_mic_set_offload_report</samp> function enables you to turn profile reporting on/off at run time but does not change the reporting level. 
					 </p>
 
				  </div> 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p> An integer ranging from 0 to 2: 
				  </p>
 
				  <p>0 - No reporting, default. 
				  </p>
 
				  <p>1 - The report includes: 
				  </p>
 
				  <ul id="GUID-78A2FE5D-7A21-439F-8871-8197EF327F73"> 
					 <li>The name of the function called in the Automatic Offload (AO) mode. 
					 </li>
 
					 <li> 
						<p>Effective work division. The value of -1 indicates that the hint, that is, the work division specified by the 
				  <span class="option">mkl_mic_set_workdivison</span> function or the appropriate 
				  <span class="keyword">MKL_*_WORKDIVISION</span> environment variable was ignored in this function call. 
				  </p>
 
				  </li>
 
				  <li>The time spent on the host CPU during the call. 
				  </li>
 
				  <li>The time spent on each available Intel Xeon Phi coprocessor during the call. 
				  </li>
 
				  </ul>
 
				  <p>2 - In addition to the above information, the report includes: 
				  </p>
 
				  <ul id="GUID-ABCD6513-00E2-4682-AA60-96AFCA7C9AF2"> 
					 <li>The amounts of data transferred to and from each available coprocessor during the call. 
					 </li>
 
				  </ul>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p> 
					 <samp class="codeph"> LD_LIBRARY_PATH</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p>None 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p>Search path for host-side dynamic libraries. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p> Must contain the path to host-side Intel MIC Platform Software Stack libraries used by Intel MKL. The default path is 
					 <span class="filepath">/opt/intel/mic/coi/host-linux-release/lib</span>. 
				  </p>
 
				</td>
 
			 </tr>
 
			 <tr> 
				<td class="cellrowborder" valign="top" width="22.22222222222222%" headers="d16079e72 "> 
				  <p> 
					 <samp class="codeph"> MIC_LD_LIBRARY_</samp><samp class="codeph">PATH</samp> 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="18.51851851851852%" headers="d16079e78 "> 
				  <p>None 
				  </p>
 
				</td>
 
				<td class="cellrowborder" valign="top" width="25.925925925925924%" headers="d16079e84 "> 
				  <p>Search path for coprocessor-side dynamic libraries. 
				  </p>
 
				</td>
 
				<td class="row-nocellborder" valign="top" width="33.33333333333333%" headers="d16079e90 "> 
				  <p> Must contain: 
				  </p>
 
				  <ul id="GUID-1794256A-7523-49A6-A49D-0BBD7C33443C"> 
					 <li>The path to coprocessor-side Intel MIC Platform Software Stack libraries used by Intel MKL. The default path is 
						<span class="filepath">/opt/intel/mic/coi/device-linux-release/lib</span>. 
					 </li>
 
					 <li> The path to Intel MKL coprocessor-side libraries. The default path is 
						<span class="filepath"><var>&lt;mkl directory&gt;</var>/lib/mic</span>. 
					 </li>
 
				  </ul>
 
				  </td>
 
			 </tr>
 
		  </tbody>
 
		</table>
</div>
 
	 <div class="Note"><h3 class="NoteTipHead">Note</h3> 
		<ul id="GUID-59C32DFB-17BB-46B9-9ECE-F421F29259B2"> 
		  <li> 
			 <p>Settings specified by the functions take precedence over the settings specified by the respective environment variables. 
			 </p>
 
		  </li>
 
		  <li> 
			 <p> Intel MKL interprets the values of 
				<samp class="codeph">MKL_HOST_WORKDIVISION</samp>, 
				<samp class="codeph" id="GUID-062136A1-7371-4AC4-AAD5-DE72B0EE7B0E">MKL_MIC_WORKDIVISION</samp>, and 
				<samp class="codeph" id="GUID-6ED06669-A625-4B0B-A77B-E9E4C49BB03E">MKL_MIC_<var>&lt;number&gt;</var>_WORKDIVISION</samp> as guidance toward dividing work between coprocessors, but the library may choose a different work division if necessary. 
			 </p>
 
		  </li>
 
		  <li> 
			 <p> For LAPACK routines, setting the fraction of work to any value other than 0.0 enables the specified processor for Automatic Offload mode. However Intel MKL LAPACK does not use the value specified to divide the workload. For example, setting the fraction to 0.5 has the same effect as setting the fraction to 1.0. 
			 </p>
 
		  </li>
 
		</ul>
 
	 </div> 
  </div>
 
  
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-023059FF-E35D-4DEB-829F-6FFF1E8CFF45.htm">Automatic Offload</a></div>
</div>
<div class="See Also"><h2>See Also</h2>
<div class="linklist">
<div><a href="GUID-8879E25D-3D54-4B60-BE84-ADAA5656A950.htm#GUID-8879E25D-3D54-4B60-BE84-ADAA5656A950">Setting Environment Variables for Automatic Offload</a></div>
<div><a href="http://software.intel.com/en-us/articles/intel-software-technical-documentation/" target="_blank">Intel&reg; Software Documentation Library 
		  </a> for Intel&reg; Compiler User and Reference Guides 
		  </div></div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div> 

</body>
</html>
