// Seed: 3218286118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output tri id_4
);
  wire id_6;
  not primCall (id_0, id_6);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input tri0  id_0,
    input uwire id_1
);
endmodule
module module_3 (
    output supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    input wor id_3,
    input wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wor id_7
);
  uwire id_9;
  parameter  id_10  =  -1  ,  id_11  =  id_10  ,  id_12  =  id_3  ,  id_13  =  id_9  ,  id_14  =  id_9  ,  id_15  =  -1 'b0 ,  id_16  =  id_3  ,  id_17  =  1  ,  id_18  =  id_13  ;
  module_2 modCall_1 (
      id_3,
      id_16
  );
  assign modCall_1.type_1 = 0;
  assign id_7.id_15 = -1;
  assign id_9 = 1;
endmodule
