INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:40:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 fork17/control/generateBlocks[3].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 1.160ns (14.611%)  route 6.779ns (85.389%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3651, unset)         0.508     0.508    fork17/control/generateBlocks[3].regblock/clk
    SLICE_X42Y174        FDSE                                         r  fork17/control/generateBlocks[3].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDSE (Prop_fdse_C_Q)         0.254     0.762 r  fork17/control/generateBlocks[3].regblock/transmitValue_reg/Q
                         net (fo=6, routed)           0.557     1.319    fork17/control/generateBlocks[3].regblock/transmitValue
    SLICE_X42Y174        LUT4 (Prop_lut4_I0_O)        0.043     1.362 f  fork17/control/generateBlocks[3].regblock/transmitValue_i_3__49/O
                         net (fo=13, routed)          0.536     1.898    buffer18/dataReg_reg[0]_1
    SLICE_X41Y171        LUT6 (Prop_lut6_I4_O)        0.043     1.941 r  buffer18/dataReg[0]_i_3__5/O
                         net (fo=5, routed)           1.658     3.599    control_merge5/tehb/control/dataReg_reg[0]_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I4_O)        0.043     3.642 f  control_merge5/tehb/control/fullReg_i_3__18/O
                         net (fo=14, routed)          0.383     4.025    buffer36/control/fullReg_reg_0
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.043     4.068 f  buffer36/control/fullReg_i_2__18/O
                         net (fo=5, routed)           0.339     4.406    buffer36/control/transmitValue_reg_0
    SLICE_X48Y110        LUT2 (Prop_lut2_I0_O)        0.043     4.449 f  buffer36/control/outputValid_i_4__4/O
                         net (fo=5, routed)           0.352     4.801    control_merge7/tehb/control/transmitValue_reg_18
    SLICE_X48Y108        LUT5 (Prop_lut5_I4_O)        0.043     4.844 f  control_merge7/tehb/control/Empty_i_3__1/O
                         net (fo=23, routed)          0.822     5.667    lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[0]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.043     5.710 r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q[31]_i_4__0/O
                         net (fo=3, routed)           0.319     6.028    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_2_0
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.043     6.071 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_15__0/O
                         net (fo=1, routed)           0.000     6.071    lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_15__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.259 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.259    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.308 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.308    lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.357 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.357    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_9__0_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.461 f  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_8__0/O[0]
                         net (fo=1, routed)           0.511     6.972    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_01[12]
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.120     7.092 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q[31]_i_2__0/O
                         net (fo=34, routed)          0.346     7.438    lsq4/handshake_lsq_lsq4_core/stq_data_wen_4
    SLICE_X39Y92         LUT2 (Prop_lut2_I0_O)        0.052     7.490 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q[31]_i_1__0/O
                         net (fo=32, routed)          0.957     8.447    lsq4/handshake_lsq_lsq4_core/stq_data_4_q[31]_i_1__0_n_0
    SLICE_X59Y79         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=3651, unset)         0.483    12.183    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X59Y79         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[11]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.381    11.766    lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[11]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  3.319    




