
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta charset="utf-8" />
    <title>Process-Architecture-Optimization &#8212; DEAC Cluster Wiki  documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <script type="text/javascript" src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <p>All compute nodes on the DEAC cluster contain INTEL CPUs. Since the DEAC
Cluster adds hardware annually, it is important to know the difference
between chip architecture found on each node. Obviously, newer nodes
house the most recent architectures. Read below to learn more about
INTEL CPUs and their release schedule.</p>
<div class="section" id="process-architecture-optimization">
<h1>Process-Architecture-Optimization<a class="headerlink" href="#process-architecture-optimization" title="Permalink to this headline">¶</a></h1>
<ul class="simple">
<li><p>In March 2016, Intel officially said it could no longer maintain
it’s “tick-tock” model</p></li>
</ul>
<p>:* Click
[<a class="reference external" href="http://www.extremetech.com/extreme/225353-intel-formally-kills-its-tick-tock-approach-to-processor-development">http://www.extremetech.com/extreme/225353-intel-formally-kills-its-tick-tock-approach-to-processor-development</a>|
HERE] to read an article about the new model.</p>
<ul class="simple">
<li><p>This was first apparent in mid 2015, when Intel said the cycle was
turning from 2 years into 2.5 years (TICK-TOCK-TOCK)</p></li>
</ul>
<p>:* Click
[<a class="reference external" href="http://arstechnica.com/gadgets/2015/07/intel-confirms-tick-tock-shattering-kaby-lake-processor-as-moores-law-falters/">http://arstechnica.com/gadgets/2015/07/intel-confirms-tick-tock-shattering-kaby-lake-processor-as-moores-law-falters/</a>|
HERE] for more information.</p>
<p><img alt="Intel-PAO.png" src="information/Intel-PAO.png" />Intel-PAO.png</p>
</div>
<div class="section" id="tick-tock-model">
<h1>Tick-Tock Model<a class="headerlink" href="#tick-tock-model" title="Permalink to this headline">¶</a></h1>
<ul class="simple">
<li><p>Intel processor manufacturing operates on a “tick-tock” model that
follows Moore’s law</p></li>
</ul>
<p>:* Click
[<a class="reference external" href="http://www.intel.com/content/www/us/en/silicon-innovations/intel-tick-tock-model-general.html">http://www.intel.com/content/www/us/en/silicon-innovations/intel-tick-tock-model-general.html</a>|
HERE] to read an article about their general model.</p>
<p>::* <strong>TICK</strong>: when die shrink occurs (ie, 22nm to 14nm)</p>
<p>::* <strong>TOCK</strong>: new architecture on same die size</p>
<p><img alt="Intel-tick-tock-diagram.png" src="information/Intel-tick-tock-diagram.png" />Intel-tick-tock-diagram.png</p>
</div>
<div class="section" id="architectures">
<h1>Architectures<a class="headerlink" href="#architectures" title="Permalink to this headline">¶</a></h1>
<p>A list of Intel’s architecture models is as follows</p>
<ul class="simple">
<li><p>5100 - Woodcrest (65nm Conroe) - 2-core</p></li>
</ul>
<p>:* 5300 - Clovertown (65nm Conroe) - 4-core that were 2x Woodcrest on
same die (no integration)</p>
<ul class="simple">
<li><p>5400 - Harpertown (45nm Penryn)</p></li>
<li><p>5500 - Gainestown (45nm Nehalem)</p></li>
</ul>
<p>:* 5600 - Westmere (32nm Nehalem)</p>
<ul class="simple">
<li><p>E5-2600 - Sandy Bridge (32nm Sandy Bridge) - Supports up to dual
socket systems</p></li>
</ul>
<p>:* E5-2600v2 - Ivy Bridge (22nm Sandy Bridge)</p>
<ul class="simple">
<li><p>E5-2600v3 - Haswell (22nm Haswell)</p></li>
</ul>
<p>:* E5-2600v4 - Broadwell (14nm Haswell)</p>
<ul class="simple">
<li><p>M3-6Y30 - Skylake (14nm Skylake)</p></li>
</ul>
<p>:* (TBD) - Kabylake (14nm Skylake)</p>
<p>:* (TBD) - Cannonlake (10nm Skylake)</p>
<p><a class="reference external" href="Category:New_User_Information">Category:New User
Information</a></p>
</div>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">DEAC Cluster Wiki</a></h1>








<h3>Navigation</h3>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2020, Adam Carlson, Cody Stevens, Sean Anderson.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.2.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/information/Intel_chip_architecture.md.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>