part=xcvu9p-flga2104-2-i

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=SneakySnake_bit
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/hw_action_hbm.cpp
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/fetch_mem.cpp
tb.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/wrapper.cpp
syn.cflags=-I/home/deniz/oc-accel/actions/hls_hbm_memcopy_1024/hw  -I/home/deniz/oc-accel/actions/include  -I/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/include 
tb.cflags=-I/home/deniz/oc-accel/actions/hls_hbm_memcopy_1024/hw -I/home/deniz/oc-accel/actions/include   -I/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/include 
csim.code_analyzer=0