Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 26 18:15:02 2024
| Host         : DESKTOP-SK26SJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_top_timing_summary_routed.rpt -pb multiplier_top_timing_summary_routed.pb -rpx multiplier_top_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.283        0.000                      0                  606        0.202        0.000                      0                  606        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.283        0.000                      0                  606        0.202        0.000                      0                  606        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_B/data_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.149ns (21.540%)  route 4.185ns (78.460%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.946     7.635    reg_XAB/reg_A/cin
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.119     7.754 r  reg_XAB/reg_A/data_out[5]_i_5/O
                         net (fo=3, routed)           0.987     8.741    reg_XAB/reg_A/data_out[5]_i_5_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.332     9.073 r  reg_XAB/reg_A/data_out[3]_i_2/O
                         net (fo=2, routed)           0.611     9.683    reg_XAB/reg_A/sum[3]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.118     9.801 r  reg_XAB/reg_A/data_out[3]_i_1__0/O
                         net (fo=2, routed)           0.662    10.463    reg_XAB/reg_B/data_out_reg[3]_1
    SLICE_X0Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.506    14.835    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.310    14.746    reg_XAB/reg_B/data_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_B/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.304ns (23.270%)  route 4.300ns (76.730%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.997     7.685    reg_XAB/reg_A/cin
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.835 r  reg_XAB/reg_A/data_out[1]_i_2/O
                         net (fo=5, routed)           0.611     8.446    reg_XAB/reg_A/adder/adder/la0/p1
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.326     8.772 r  reg_XAB/reg_A/data_out[7]_i_9/O
                         net (fo=2, routed)           0.726     9.499    reg_XAB/reg_A/data_out[7]_i_9_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.623 r  reg_XAB/reg_A/data_out[5]_i_3/O
                         net (fo=4, routed)           0.607    10.230    reg_XAB/reg_A/adder/adder/c4
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.354 r  reg_XAB/reg_A/data_out[4]_i_1__0/O
                         net (fo=2, routed)           0.379    10.733    reg_XAB/reg_B/data_out_reg[4]_1
    SLICE_X2Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.505    14.834    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[4]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)       -0.031    15.024    reg_XAB/reg_B/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_X/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.304ns (23.577%)  route 4.227ns (76.423%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          1.121     7.809    reg_XAB/reg_A/cin
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.959 r  reg_XAB/reg_A/data_out[5]_i_4/O
                         net (fo=5, routed)           0.618     8.578    reg_XAB/reg_A/adder/adder/la1/p1
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.326     8.904 r  reg_XAB/reg_A/Xval_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.674     9.578    reg_XAB/reg_A/Xval_OBUF_inst_i_8_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.702 r  reg_XAB/reg_A/Xval_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.440    10.142    control/X_add
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  control/Xval_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.394    10.660    reg_XAB/reg_X/Xval_OBUF
    SLICE_X3Y92          FDRE                                         r  reg_XAB/reg_X/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.508    14.837    reg_XAB/reg_X/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  reg_XAB/reg_X/data_out_reg/C
                         clock pessimism              0.257    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)       -0.081    14.977    reg_XAB/reg_X/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_B/data_out_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 1.076ns (19.932%)  route 4.322ns (80.068%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.946     7.635    reg_XAB/reg_A/cin
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.124     7.759 r  reg_XAB/reg_A/data_out[3]_i_4/O
                         net (fo=4, routed)           0.839     8.598    reg_XAB/reg_A/adder/adder/la0/p2
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  reg_XAB/reg_A/Xval_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.608     9.330    reg_XAB/reg_A/adder/adder/g0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  reg_XAB/reg_A/data_out[7]_i_5/O
                         net (fo=4, routed)           0.458     9.912    reg_XAB/reg_A/data_out[7]_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.036 r  reg_XAB/reg_A/data_out[6]_i_1__0/O
                         net (fo=2, routed)           0.491    10.527    reg_XAB/reg_B/data_out_reg[6]_1
    SLICE_X0Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.505    14.834    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[6]_lopt_replica/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.081    14.974    reg_XAB/reg_B/data_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_B/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.304ns (24.171%)  route 4.091ns (75.829%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.997     7.685    reg_XAB/reg_A/cin
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.835 r  reg_XAB/reg_A/data_out[1]_i_2/O
                         net (fo=5, routed)           0.611     8.446    reg_XAB/reg_A/adder/adder/la0/p1
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.326     8.772 r  reg_XAB/reg_A/data_out[7]_i_9/O
                         net (fo=2, routed)           0.726     9.499    reg_XAB/reg_A/data_out[7]_i_9_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.623 r  reg_XAB/reg_A/data_out[5]_i_3/O
                         net (fo=4, routed)           0.442    10.065    reg_XAB/reg_A/adder/adder/c4
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124    10.189 r  reg_XAB/reg_A/data_out[5]_i_1__0/O
                         net (fo=2, routed)           0.335    10.524    reg_XAB/reg_B/data_out_reg[5]_1
    SLICE_X1Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.506    14.835    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[5]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.081    14.975    reg_XAB/reg_B/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_B/data_out_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.304ns (24.171%)  route 4.091ns (75.829%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.997     7.685    reg_XAB/reg_A/cin
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.835 r  reg_XAB/reg_A/data_out[1]_i_2/O
                         net (fo=5, routed)           0.611     8.446    reg_XAB/reg_A/adder/adder/la0/p1
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.326     8.772 r  reg_XAB/reg_A/data_out[7]_i_9/O
                         net (fo=2, routed)           0.726     9.499    reg_XAB/reg_A/data_out[7]_i_9_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.623 r  reg_XAB/reg_A/data_out[5]_i_3/O
                         net (fo=4, routed)           0.442    10.065    reg_XAB/reg_A/adder/adder/c4
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124    10.189 r  reg_XAB/reg_A/data_out[5]_i_1__0/O
                         net (fo=2, routed)           0.335    10.524    reg_XAB/reg_B/data_out_reg[5]_1
    SLICE_X0Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.506    14.835    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[5]_lopt_replica/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.061    14.995    reg_XAB/reg_B/data_out_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_B/data_out_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.076ns (20.518%)  route 4.168ns (79.482%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.946     7.635    reg_XAB/reg_A/cin
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.124     7.759 r  reg_XAB/reg_A/data_out[3]_i_4/O
                         net (fo=4, routed)           0.839     8.598    reg_XAB/reg_A/adder/adder/la0/p2
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  reg_XAB/reg_A/Xval_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.608     9.330    reg_XAB/reg_A/adder/adder/g0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  reg_XAB/reg_A/data_out[7]_i_5/O
                         net (fo=4, routed)           0.305     9.759    reg_XAB/reg_A/data_out[7]_i_5_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     9.883 r  reg_XAB/reg_A/data_out[7]_i_2__0/O
                         net (fo=2, routed)           0.490    10.373    reg_XAB/reg_B/data_out_reg[7]_1
    SLICE_X0Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.505    14.834    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[7]_lopt_replica/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.061    14.994    reg_XAB/reg_B/data_out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_B/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 1.076ns (20.521%)  route 4.167ns (79.479%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.946     7.635    reg_XAB/reg_A/cin
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.124     7.759 r  reg_XAB/reg_A/data_out[3]_i_4/O
                         net (fo=4, routed)           0.839     8.598    reg_XAB/reg_A/adder/adder/la0/p2
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  reg_XAB/reg_A/Xval_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.608     9.330    reg_XAB/reg_A/adder/adder/g0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  reg_XAB/reg_A/data_out[7]_i_5/O
                         net (fo=4, routed)           0.458     9.912    reg_XAB/reg_A/data_out[7]_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.036 r  reg_XAB/reg_A/data_out[6]_i_1__0/O
                         net (fo=2, routed)           0.336    10.372    reg_XAB/reg_B/data_out_reg[6]_1
    SLICE_X1Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.506    14.835    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[6]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.061    14.995    reg_XAB/reg_B/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_B/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 1.076ns (20.538%)  route 4.163ns (79.462%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.946     7.635    reg_XAB/reg_A/cin
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.124     7.759 r  reg_XAB/reg_A/data_out[3]_i_4/O
                         net (fo=4, routed)           0.839     8.598    reg_XAB/reg_A/adder/adder/la0/p2
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  reg_XAB/reg_A/Xval_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.608     9.330    reg_XAB/reg_A/adder/adder/g0
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  reg_XAB/reg_A/data_out[7]_i_5/O
                         net (fo=4, routed)           0.305     9.759    reg_XAB/reg_A/data_out[7]_i_5_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     9.883 r  reg_XAB/reg_A/data_out[7]_i_2__0/O
                         net (fo=2, routed)           0.485    10.368    reg_XAB/reg_B/data_out_reg[7]_1
    SLICE_X1Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.506    14.835    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[7]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.058    14.998    reg_XAB/reg_B/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_XAB/reg_A/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.155ns (22.415%)  route 3.998ns (77.585%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          0.946     7.635    reg_XAB/reg_A/cin
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.119     7.754 r  reg_XAB/reg_A/data_out[5]_i_5/O
                         net (fo=3, routed)           0.987     8.741    reg_XAB/reg_A/data_out[5]_i_5_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.332     9.073 r  reg_XAB/reg_A/data_out[3]_i_2/O
                         net (fo=2, routed)           0.611     9.683    reg_XAB/reg_A/sum[3]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  reg_XAB/reg_A/data_out[3]_i_1/O
                         net (fo=1, routed)           0.474    10.282    reg_XAB/reg_A/data_out_d[3]
    SLICE_X2Y88          FDRE                                         r  reg_XAB/reg_A/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.506    14.835    reg_XAB/reg_A/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  reg_XAB/reg_A/data_out_reg[3]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)       -0.016    15.040    reg_XAB/reg_A/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Sin_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sin_sync[6]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.586     1.454    Sin_sync[6]/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  Sin_sync[6]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  Sin_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.120     1.715    Sin_sync[6]/ff1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.760 r  Sin_sync[6]/q_i_1__5/O
                         net (fo=1, routed)           0.000     1.760    Sin_sync[6]/q_i_1__5_n_0
    SLICE_X4Y83          FDRE                                         r  Sin_sync[6]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.855     1.968    Sin_sync[6]/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  Sin_sync[6]/q_reg/C
                         clock pessimism             -0.501     1.467    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.091     1.558    Sin_sync[6]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.593     1.461    button_sync[0]/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.128     1.589 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.658    button_sync[0]/ff2
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.099     1.757 r  button_sync[0]/q_i_1__8/O
                         net (fo=1, routed)           0.000     1.757    button_sync[0]/q_i_1__8_n_0
    SLICE_X1Y96          FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.863     1.977    button_sync[0]/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.516     1.461    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.552    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Sin_sync[7]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sin_sync[7]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.458    Sin_sync[7]/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  Sin_sync[7]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.148     1.606 r  Sin_sync[7]/ff1_reg/Q
                         net (fo=3, routed)           0.086     1.692    Sin_sync[7]/ff1
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.098     1.790 r  Sin_sync[7]/q_i_1__6/O
                         net (fo=1, routed)           0.000     1.790    Sin_sync[7]/q_i_1__6_n_0
    SLICE_X6Y90          FDRE                                         r  Sin_sync[7]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.860     1.974    Sin_sync[7]/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  Sin_sync[7]/q_reg/C
                         clock pessimism             -0.516     1.458    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.121     1.579    Sin_sync[7]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Sin_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sin_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.589     1.457    Sin_sync[1]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  Sin_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.148     1.605 r  Sin_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.088     1.693    Sin_sync[1]/ff1
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.098     1.791 r  Sin_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    Sin_sync[1]/q_i_1__0_n_0
    SLICE_X6Y89          FDRE                                         r  Sin_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.860     1.973    Sin_sync[1]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  Sin_sync[1]/q_reg/C
                         clock pessimism             -0.516     1.457    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.577    Sin_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Sin_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sin_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.390%)  route 0.127ns (40.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.458    Sin_sync[2]/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  Sin_sync[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Sin_sync[2]/q_reg/Q
                         net (fo=11, routed)          0.127     1.727    Sin_sync[2]/q_reg_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.772 r  Sin_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.772    Sin_sync[2]/q_i_1__1_n_0
    SLICE_X5Y92          FDRE                                         r  Sin_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.860     1.974    Sin_sync[2]/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  Sin_sync[2]/q_reg/C
                         clock pessimism             -0.516     1.458    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091     1.549    Sin_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.128     1.582 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.089     1.672    button_sync[1]/ff1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.099     1.771 r  button_sync[1]/q_i_1__7/O
                         net (fo=1, routed)           0.000     1.771    button_sync[1]/q_i_1__7_n_0
    SLICE_X4Y83          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.855     1.968    button_sync[1]/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.454    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.092     1.546    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Sin_sync[3]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sin_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.312%)  route 0.150ns (44.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.458    Sin_sync[3]/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  Sin_sync[3]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Sin_sync[3]/ff2_reg/Q
                         net (fo=2, routed)           0.150     1.750    Sin_sync[3]/ff2
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.795 r  Sin_sync[3]/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.795    Sin_sync[3]/q_i_1__2_n_0
    SLICE_X5Y92          FDRE                                         r  Sin_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.860     1.974    Sin_sync[3]/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  Sin_sync[3]/q_reg/C
                         clock pessimism             -0.516     1.458    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.092     1.550    Sin_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Sin_sync[1]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sin_sync[1]/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.592     1.460    Sin_sync[1]/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Sin_sync[1]/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Sin_sync[1]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.710    Sin_sync[1]/counter_reg_n_0_[11]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  Sin_sync[1]/counter_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.818    Sin_sync[1]/counter_reg[8]_i_1__8_n_4
    SLICE_X3Y90          FDRE                                         r  Sin_sync[1]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.862     1.976    Sin_sync[1]/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Sin_sync[1]/counter_reg[11]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.565    Sin_sync[1]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Sin_sync[2]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sin_sync[2]/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.592     1.460    Sin_sync[2]/clk_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  Sin_sync[2]/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Sin_sync[2]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.710    Sin_sync[2]/counter_reg_n_0_[11]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  Sin_sync[2]/counter_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.818    Sin_sync[2]/counter_reg[8]_i_1__7_n_4
    SLICE_X5Y98          FDRE                                         r  Sin_sync[2]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.863     1.976    Sin_sync[2]/clk_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  Sin_sync[2]/counter_reg[11]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105     1.565    Sin_sync[2]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Sin_sync[2]/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sin_sync[2]/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.592     1.460    Sin_sync[2]/clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  Sin_sync[2]/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Sin_sync[2]/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.710    Sin_sync[2]/counter_reg_n_0_[7]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  Sin_sync[2]/counter_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.818    Sin_sync[2]/counter_reg[4]_i_1__7_n_4
    SLICE_X5Y97          FDRE                                         r  Sin_sync[2]/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.863     1.976    Sin_sync[2]/clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  Sin_sync[2]/counter_reg[7]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.105     1.565    Sin_sync[2]/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82    HexS/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84    HexS/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84    HexS/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85    HexS/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85    HexS/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85    HexS/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85    HexS/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86    HexS/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82    HexS/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82    HexS/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82    HexS/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexS/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexS/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexS/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexS/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    HexS/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    HexS/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    HexS/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    HexS/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82    HexS/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82    HexS/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexS/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexS/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexS/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84    HexS/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    HexS/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    HexS/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    HexS/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    HexS/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_XAB/reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xval
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.000ns  (logic 4.246ns (38.597%)  route 6.754ns (61.403%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_XAB/reg_B/data_out_reg[0]/Q
                         net (fo=12, routed)          0.980     6.565    control/Bval_OBUF[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  control/data_out[4]_i_2/O
                         net (fo=26, routed)          1.121     7.809    reg_XAB/reg_A/cin
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.959 r  reg_XAB/reg_A/data_out[5]_i_4/O
                         net (fo=5, routed)           0.618     8.578    reg_XAB/reg_A/adder/adder/la1/p1
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.326     8.904 r  reg_XAB/reg_A/Xval_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.674     9.578    reg_XAB/reg_A/Xval_OBUF_inst_i_8_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.702 r  reg_XAB/reg_A/Xval_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.440    10.142    control/X_add
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  control/Xval_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.921    13.187    Xval_OBUF
    C9                   OBUF (Prop_obuf_I_O)         2.942    16.129 r  Xval_OBUF_inst/O
                         net (fo=0)                   0.000    16.129    Xval
    C9                                                                r  Xval (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexS/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.782ns  (logic 3.736ns (34.647%)  route 7.047ns (65.353%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    HexS/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  HexS/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexS/counter_reg[16]/Q
                         net (fo=36, routed)          1.872     7.457    HexS/p_0_in[1]
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     7.581 f  HexS/hex_seg_s_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           1.208     8.789    HexS/counter_reg[15]_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  HexS/hex_seg_s_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.433     9.346    HexS/hex_seg_s_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  HexS/hex_seg_s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.534    13.003    hex_seg_s_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    15.911 r  hex_seg_s_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.911    hex_seg_s[3]
    C5                                                                r  hex_seg_s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexS/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.400ns  (logic 3.745ns (36.013%)  route 6.655ns (63.987%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    HexS/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  HexS/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexS/counter_reg[16]/Q
                         net (fo=36, routed)          1.872     7.457    HexS/p_0_in[1]
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     7.581 f  HexS/hex_seg_s_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           0.819     8.400    Sin_sync[5]/hex_seg_s_OBUF[1]_inst_i_1_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I4_O)        0.124     8.524 r  Sin_sync[5]/hex_seg_s_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.433     8.957    Sin_sync[5]/hex_seg_s_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.081 r  Sin_sync[5]/hex_seg_s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.530    12.611    hex_seg_s_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    15.529 r  hex_seg_s_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.529    hex_seg_s[1]
    B4                                                                r  hex_seg_s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexS/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.274ns  (logic 3.715ns (36.161%)  route 6.559ns (63.839%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    HexS/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  HexS/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexS/counter_reg[16]/Q
                         net (fo=36, routed)          2.190     7.775    HexS/p_0_in[1]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.150     7.925 r  HexS/hex_grid_s_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.369    12.294    hex_grid_b_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.109    15.403 r  hex_grid_s_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.403    hex_grid_s[0]
    G6                                                                r  hex_grid_s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexS/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 3.728ns (36.618%)  route 6.452ns (63.382%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    HexS/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  HexS/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexS/counter_reg[16]/Q
                         net (fo=36, routed)          1.872     7.457    HexS/p_0_in[1]
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     7.581 f  HexS/hex_seg_s_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           0.829     8.410    HexS/counter_reg[15]_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.534 r  HexS/hex_seg_s_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.520     9.054    HexS/hex_seg_s_OBUF[0]_inst_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.178 r  HexS/hex_seg_s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.231    12.409    hex_seg_s_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    15.309 r  hex_seg_s_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.309    hex_seg_s[0]
    E6                                                                r  hex_seg_s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_A/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 3.619ns (36.025%)  route 6.426ns (63.975%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.625     5.133    reg_XAB/reg_A/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  reg_XAB/reg_A/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  reg_XAB/reg_A/data_out_reg[2]/Q
                         net (fo=12, routed)          2.545     8.134    reg_XAB/reg_A/Q[2]
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  reg_XAB/reg_A/hex_seg_b_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.466     8.724    reg_XAB/reg_B/hex_seg_b[4]_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.848 r  reg_XAB/reg_B/hex_seg_b_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.415    12.263    hex_seg_b_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    15.178 r  hex_seg_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.178    hex_seg_b[4]
    F4                                                                r  hex_seg_b[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_A/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.976ns  (logic 3.605ns (36.139%)  route 6.371ns (63.861%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.625     5.133    reg_XAB/reg_A/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  reg_XAB/reg_A/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  reg_XAB/reg_A/data_out_reg[2]/Q
                         net (fo=12, routed)          2.333     7.921    reg_XAB/reg_A/Q[2]
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.045 r  reg_XAB/reg_A/hex_seg_b_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.670     8.716    reg_XAB/reg_B/hex_seg_b[5]_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.840 r  reg_XAB/reg_B/hex_seg_b_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.368    12.207    hex_seg_b_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    15.109 r  hex_seg_b_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.109    hex_seg_b[5]
    H3                                                                r  hex_seg_b[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexS/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.978ns  (logic 3.733ns (37.409%)  route 6.245ns (62.591%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    HexS/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  HexS/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexS/counter_reg[16]/Q
                         net (fo=36, routed)          1.872     7.457    HexS/p_0_in[1]
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     7.581 f  HexS/hex_seg_s_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           0.601     8.182    Sin_sync[7]/hex_seg_s_OBUF[5]_inst_i_1_1
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.306 r  Sin_sync[7]/hex_seg_s_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.738     9.044    Sin_sync[7]/hex_seg_s_OBUF[5]_inst_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  Sin_sync[7]/hex_seg_s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.035    12.202    hex_seg_s_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.107 r  hex_seg_s_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.107    hex_seg_s[5]
    D6                                                                r  hex_seg_s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexS/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.952ns  (logic 3.737ns (37.551%)  route 6.215ns (62.449%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    HexS/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  HexS/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexS/counter_reg[16]/Q
                         net (fo=36, routed)          1.872     7.457    HexS/p_0_in[1]
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     7.581 f  HexS/hex_seg_s_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           0.518     8.099    HexS/counter_reg[15]_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  HexS/hex_seg_s_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.583     8.807    HexS/hex_seg_s_OBUF[2]_inst_i_2_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  HexS/hex_seg_s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.241    12.172    hex_seg_s_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.081 r  hex_seg_s_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.081    hex_seg_s[2]
    D5                                                                r  hex_seg_s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexS/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 3.744ns (37.750%)  route 6.173ns (62.250%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.129    HexS/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  HexS/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  HexS/counter_reg[16]/Q
                         net (fo=36, routed)          1.872     7.457    HexS/p_0_in[1]
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     7.581 f  HexS/hex_seg_s_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           1.006     8.587    HexS/counter_reg[15]_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.711 r  HexS/hex_seg_s_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.162     8.873    HexS/hex_seg_s_OBUF[4]_inst_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.997 r  HexS/hex_seg_s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.133    12.130    hex_seg_s_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.046 r  hex_seg_s_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.046    hex_seg_s[4]
    D7                                                                r  hex_seg_s[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_XAB/reg_B/data_out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.365ns (79.739%)  route 0.347ns (20.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.458    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.622 r  reg_XAB/reg_B/data_out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.969    lopt_3
    D16                  OBUF (Prop_obuf_I_O)         1.201     3.171 r  Bval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.171    Bval[4]
    D16                                                               r  Bval[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_B/data_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.326ns (75.713%)  route 0.425ns (24.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.458    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  reg_XAB/reg_B/data_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.425     2.025    lopt_5
    E17                  OBUF (Prop_obuf_I_O)         1.185     3.210 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.210    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_A/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.341ns (76.336%)  route 0.416ns (23.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.592     1.460    reg_XAB/reg_A/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  reg_XAB/reg_A/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  reg_XAB/reg_A/data_out_reg[0]/Q
                         net (fo=18, routed)          0.416     2.017    Aval_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.200     3.217 r  Aval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.217    Aval[0]
    C17                                                               r  Aval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_B/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.341ns (76.064%)  route 0.422ns (23.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.458    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  reg_XAB/reg_B/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.021    lopt_6
    D17                  OBUF (Prop_obuf_I_O)         1.200     3.221 r  Bval_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.221    Bval[7]
    D17                                                               r  Bval[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_B/data_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.349ns (76.322%)  route 0.418ns (23.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.458    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  reg_XAB/reg_B/data_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.128     1.586 r  reg_XAB/reg_B/data_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.418     2.005    lopt
    C14                  OBUF (Prop_obuf_I_O)         1.221     3.226 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.226    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_A/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.342ns (74.940%)  route 0.449ns (25.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.592     1.460    reg_XAB/reg_A/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  reg_XAB/reg_A/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  reg_XAB/reg_A/data_out_reg[2]/Q
                         net (fo=12, routed)          0.449     2.050    Aval_OBUF[2]
    A17                  OBUF (Prop_obuf_I_O)         1.201     3.251 r  Aval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.251    Aval[2]
    A17                                                               r  Aval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_B/data_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.312ns (72.139%)  route 0.507ns (27.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.458    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reg_XAB/reg_B/data_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  reg_XAB/reg_B/data_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.507     2.106    lopt_1
    D14                  OBUF (Prop_obuf_I_O)         1.171     3.278 r  Bval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.278    Bval[2]
    D14                                                               r  Bval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_B/data_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.320ns (71.898%)  route 0.516ns (28.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.591     1.459    reg_XAB/reg_B/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  reg_XAB/reg_B/data_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  reg_XAB/reg_B/data_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.516     2.116    lopt_2
    D15                  OBUF (Prop_obuf_I_O)         1.179     3.295 r  Bval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.295    Bval[3]
    D15                                                               r  Bval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_A/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.401ns (76.179%)  route 0.438ns (23.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.591     1.459    reg_XAB/reg_A/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  reg_XAB/reg_A/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.148     1.607 r  reg_XAB/reg_A/data_out_reg[3]/Q
                         net (fo=14, routed)          0.438     2.046    Aval_OBUF[3]
    B17                  OBUF (Prop_obuf_I_O)         1.253     3.299 r  Aval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.299    Aval[3]
    B17                                                               r  Aval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_XAB/reg_A/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.342ns (70.272%)  route 0.568ns (29.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.591     1.459    reg_XAB/reg_A/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  reg_XAB/reg_A/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.623 r  reg_XAB/reg_A/data_out_reg[5]/Q
                         net (fo=13, routed)          0.568     2.191    Aval_OBUF[5]
    D18                  OBUF (Prop_obuf_I_O)         1.178     3.369 r  Aval_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.369    Aval[5]
    D18                                                               r  Aval[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.316ns (25.480%)  route 3.850ns (74.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  run (IN)
                         net (fo=0)                   0.000     0.000    run
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  run_IBUF_inst/O
                         net (fo=1, routed)           3.850     5.167    button_sync[0]/run_IBUF
    SLICE_X2Y96          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.509     4.838    button_sync[0]/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 clr_ld_rst
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.826ns  (logic 1.322ns (27.385%)  route 3.504ns (72.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  clr_ld_rst (IN)
                         net (fo=0)                   0.000     0.000    clr_ld_rst
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  clr_ld_rst_IBUF_inst/O
                         net (fo=1, routed)           3.504     4.826    button_sync[1]/clr_ld_rst_IBUF
    SLICE_X4Y83          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.500     4.829    button_sync[1]/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            Sin_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.350ns (28.340%)  route 3.414ns (71.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  S_IBUF[3]_inst/O
                         net (fo=1, routed)           3.414     4.765    Sin_sync[3]/S_IBUF[0]
    SLICE_X5Y92          FDRE                                         r  Sin_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.506     4.835    Sin_sync[3]/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  Sin_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            Sin_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.762ns  (logic 1.328ns (27.884%)  route 3.434ns (72.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  S_IBUF[2]_inst/O
                         net (fo=1, routed)           3.434     4.762    Sin_sync[2]/S_IBUF[0]
    SLICE_X5Y92          FDRE                                         r  Sin_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.506     4.835    Sin_sync[2]/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  Sin_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            Sin_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.327ns (28.897%)  route 3.265ns (71.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  S_IBUF[1]_inst/O
                         net (fo=1, routed)           3.265     4.592    Sin_sync[1]/S_IBUF[0]
    SLICE_X6Y89          FDRE                                         r  Sin_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.505     4.834    Sin_sync[1]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  Sin_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            Sin_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 1.325ns (28.871%)  route 3.265ns (71.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  S_IBUF[0]_inst/O
                         net (fo=1, routed)           3.265     4.591    Sin_sync[0]/S_IBUF[0]
    SLICE_X8Y88          FDRE                                         r  Sin_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.437     4.766    Sin_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Sin_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 S[6]
                            (input port)
  Destination:            Sin_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.326ns (30.284%)  route 3.052ns (69.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  S[6] (IN)
                         net (fo=0)                   0.000     0.000    S[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  S_IBUF[6]_inst/O
                         net (fo=1, routed)           3.052     4.377    Sin_sync[6]/S_IBUF[0]
    SLICE_X5Y83          FDRE                                         r  Sin_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.500     4.829    Sin_sync[6]/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  Sin_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 S[7]
                            (input port)
  Destination:            Sin_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.326ns  (logic 1.336ns (30.886%)  route 2.990ns (69.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  S[7] (IN)
                         net (fo=0)                   0.000     0.000    S[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  S_IBUF[7]_inst/O
                         net (fo=1, routed)           2.990     4.326    Sin_sync[7]/S_IBUF[0]
    SLICE_X6Y90          FDRE                                         r  Sin_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.505     4.834    Sin_sync[7]/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  Sin_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 S[4]
                            (input port)
  Destination:            Sin_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.280ns  (logic 1.325ns (30.952%)  route 2.955ns (69.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  S[4] (IN)
                         net (fo=0)                   0.000     0.000    S[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  S_IBUF[4]_inst/O
                         net (fo=1, routed)           2.955     4.280    Sin_sync[4]/S_IBUF[0]
    SLICE_X8Y88          FDRE                                         r  Sin_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.437     4.766    Sin_sync[4]/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Sin_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 S[5]
                            (input port)
  Destination:            Sin_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 1.349ns (32.116%)  route 2.852ns (67.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  S[5] (IN)
                         net (fo=0)                   0.000     0.000    S[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  S_IBUF[5]_inst/O
                         net (fo=1, routed)           2.852     4.202    Sin_sync[5]/S_IBUF[0]
    SLICE_X8Y84          FDRE                                         r  Sin_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.434     4.763    Sin_sync[5]/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  Sin_sync[5]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[5]
                            (input port)
  Destination:            Sin_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.717ns  (logic 0.426ns (24.813%)  route 1.291ns (75.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  S[5] (IN)
                         net (fo=0)                   0.000     0.000    S[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  S_IBUF[5]_inst/O
                         net (fo=1, routed)           1.291     1.717    Sin_sync[5]/S_IBUF[0]
    SLICE_X8Y84          FDRE                                         r  Sin_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.827     1.941    Sin_sync[5]/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  Sin_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 S[4]
                            (input port)
  Destination:            Sin_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.402ns (23.302%)  route 1.322ns (76.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  S[4] (IN)
                         net (fo=0)                   0.000     0.000    S[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  S_IBUF[4]_inst/O
                         net (fo=1, routed)           1.322     1.724    Sin_sync[4]/S_IBUF[0]
    SLICE_X8Y88          FDRE                                         r  Sin_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.945    Sin_sync[4]/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Sin_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 S[7]
                            (input port)
  Destination:            Sin_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.413ns (23.283%)  route 1.361ns (76.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  S[7] (IN)
                         net (fo=0)                   0.000     0.000    S[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  S_IBUF[7]_inst/O
                         net (fo=1, routed)           1.361     1.774    Sin_sync[7]/S_IBUF[0]
    SLICE_X6Y90          FDRE                                         r  Sin_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.860     1.974    Sin_sync[7]/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  Sin_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 S[6]
                            (input port)
  Destination:            Sin_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.403ns (22.092%)  route 1.420ns (77.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  S[6] (IN)
                         net (fo=0)                   0.000     0.000    S[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  S_IBUF[6]_inst/O
                         net (fo=1, routed)           1.420     1.822    Sin_sync[6]/S_IBUF[0]
    SLICE_X5Y83          FDRE                                         r  Sin_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.855     1.968    Sin_sync[6]/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  Sin_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            Sin_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.402ns (21.439%)  route 1.474ns (78.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  S_IBUF[0]_inst/O
                         net (fo=1, routed)           1.474     1.877    Sin_sync[0]/S_IBUF[0]
    SLICE_X8Y88          FDRE                                         r  Sin_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.945    Sin_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Sin_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            Sin_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.404ns (21.248%)  route 1.497ns (78.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  S_IBUF[1]_inst/O
                         net (fo=1, routed)           1.497     1.901    Sin_sync[1]/S_IBUF[0]
    SLICE_X6Y89          FDRE                                         r  Sin_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.860     1.973    Sin_sync[1]/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  Sin_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            Sin_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.958ns  (logic 0.405ns (20.673%)  route 1.553ns (79.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  S_IBUF[2]_inst/O
                         net (fo=1, routed)           1.553     1.958    Sin_sync[2]/S_IBUF[0]
    SLICE_X5Y92          FDRE                                         r  Sin_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.860     1.974    Sin_sync[2]/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  Sin_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            Sin_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.427ns (21.357%)  route 1.572ns (78.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  S_IBUF[3]_inst/O
                         net (fo=1, routed)           1.572     1.999    Sin_sync[3]/S_IBUF[0]
    SLICE_X5Y92          FDRE                                         r  Sin_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.860     1.974    Sin_sync[3]/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  Sin_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 clr_ld_rst
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.399ns (19.587%)  route 1.636ns (80.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  clr_ld_rst (IN)
                         net (fo=0)                   0.000     0.000    clr_ld_rst
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clr_ld_rst_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.035    button_sync[1]/clr_ld_rst_IBUF
    SLICE_X4Y83          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.855     1.968    button_sync[1]/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.139ns  (logic 0.394ns (18.402%)  route 1.745ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  run (IN)
                         net (fo=0)                   0.000     0.000    run
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  run_IBUF_inst/O
                         net (fo=1, routed)           1.745     2.139    button_sync[0]/run_IBUF
    SLICE_X2Y96          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.863     1.977    button_sync[0]/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  button_sync[0]/ff1_reg/C





