

================================================================
== Vivado HLS Report for 'dut_dense_1'
================================================================
* Date:           Fri Oct 28 23:46:29 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1709313|  1709313|  1709313|  1709313|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_0   |  1709312|  1709312|      6677|          -|          -|   256|    no    |
        | + LOOP_DENSE_1  |     6656|     6656|        13|          -|          -|   512|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     754|   1508|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    259|
|Register         |        -|      -|     293|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      5|    1047|   1871|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |                Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U176  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fcmp_32ns_32ns_1_1_U179            |dut_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U177   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_mux_16to1_sel32_1_1_U180           |dut_mux_16to1_sel32_1_1           |        0|      0|    0|    4|
    |dut_sitofp_32ns_32_6_U178              |dut_sitofp_32ns_32_6              |        0|      0|  340|  554|
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                  |                                  |        0|      5|  754| 1508|
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+--------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+--------+-----+------+-------------+
    |b_fc1_U  |dut_dense_1_b_fc1  |        1|  0|   0|     256|   32|     1|         8192|
    |w_fc1_U  |dut_dense_1_w_fc1  |        8|  0|   0|  131072|    1|     1|       131072|
    +---------+-------------------+---------+---+----+--------+-----+------+-------------+
    |Total    |                   |        9|  0|   0|  131328|   33|     2|       139264|
    +---------+-------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |m_3_fu_434_p2        |     +    |      0|  0|  10|          10|           1|
    |n_1_fu_422_p2        |     +    |      0|  0|   9|           9|           1|
    |next_mul_fu_457_p2   |     +    |      0|  0|  20|          11|          20|
    |tmp_15_fu_477_p2     |     +    |      0|  0|  10|          10|          10|
    |w_index_fu_452_p2    |     +    |      0|  0|  17|          17|          17|
    |tmp_6_fu_614_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_416_p2  |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_428_p2   |   icmp   |      0|  0|   4|          10|          11|
    |notlhs_fu_596_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_602_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_14_fu_471_p2     |   icmp   |      0|  0|   4|          10|           9|
    |tmp_4_fu_608_p2      |    or    |      0|  0|   1|           1|           1|
    |newIndex_fu_483_p3   |  select  |      0|  0|  10|           1|          10|
    |tmp1_fu_557_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_11_fu_563_p2     |    xor   |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 104|         122|          97|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  60|         35|    1|         35|
    |grp_fu_380_p0    |  32|          3|   32|         96|
    |grp_fu_380_p1    |  32|          4|   32|        128|
    |grp_fu_386_p0    |  32|          3|   32|         96|
    |grp_fu_386_p1    |  32|          3|   32|         96|
    |m_reg_358        |  10|          2|   10|         20|
    |n_reg_334        |   9|          2|    9|         18|
    |one_out_reg_346  |  32|          2|   32|         64|
    |phi_mul_reg_369  |  20|          2|   20|         40|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 259|         56|  200|        593|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  34|   0|   34|          0|
    |b_fc1_load_reg_766  |  32|   0|   32|          0|
    |m_3_reg_636         |  10|   0|   10|          0|
    |m_reg_358           |  10|   0|   10|          0|
    |n_1_reg_628         |   9|   0|    9|          0|
    |n_cast4_reg_620     |   9|   0|   17|          8|
    |n_reg_334           |   9|   0|    9|          0|
    |next_mul_reg_641    |  20|   0|   20|          0|
    |one_out_reg_346     |  32|   0|   32|          0|
    |phi_mul_reg_369     |  20|   0|   20|          0|
    |reg_401             |  32|   0|   32|          0|
    |reg_406             |  32|   0|   32|          0|
    |tmp_11_reg_736      |   1|   0|    1|          0|
    |tmp_13_reg_746      |  32|   0|   32|          0|
    |tmp_25_reg_646      |   1|   0|    1|          0|
    |tmp_3_reg_756       |   9|   0|   64|         55|
    |tmp_6_reg_771       |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 293|   0|  356|         63|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_dense.1 | return value |
|input_r_address0   | out |    9|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|input1_address0    | out |    9|  ap_memory |    input1    |     array    |
|input1_ce0         | out |    1|  ap_memory |    input1    |     array    |
|input1_q0          |  in |    1|  ap_memory |    input1    |     array    |
|input2_address0    | out |    9|  ap_memory |    input2    |     array    |
|input2_ce0         | out |    1|  ap_memory |    input2    |     array    |
|input2_q0          |  in |    1|  ap_memory |    input2    |     array    |
|input3_address0    | out |    9|  ap_memory |    input3    |     array    |
|input3_ce0         | out |    1|  ap_memory |    input3    |     array    |
|input3_q0          |  in |    1|  ap_memory |    input3    |     array    |
|input4_address0    | out |    9|  ap_memory |    input4    |     array    |
|input4_ce0         | out |    1|  ap_memory |    input4    |     array    |
|input4_q0          |  in |    1|  ap_memory |    input4    |     array    |
|input5_address0    | out |    9|  ap_memory |    input5    |     array    |
|input5_ce0         | out |    1|  ap_memory |    input5    |     array    |
|input5_q0          |  in |    1|  ap_memory |    input5    |     array    |
|input6_address0    | out |    9|  ap_memory |    input6    |     array    |
|input6_ce0         | out |    1|  ap_memory |    input6    |     array    |
|input6_q0          |  in |    1|  ap_memory |    input6    |     array    |
|input7_address0    | out |    9|  ap_memory |    input7    |     array    |
|input7_ce0         | out |    1|  ap_memory |    input7    |     array    |
|input7_q0          |  in |    1|  ap_memory |    input7    |     array    |
|input8_address0    | out |    9|  ap_memory |    input8    |     array    |
|input8_ce0         | out |    1|  ap_memory |    input8    |     array    |
|input8_q0          |  in |    1|  ap_memory |    input8    |     array    |
|input9_address0    | out |    9|  ap_memory |    input9    |     array    |
|input9_ce0         | out |    1|  ap_memory |    input9    |     array    |
|input9_q0          |  in |    1|  ap_memory |    input9    |     array    |
|input10_address0   | out |    9|  ap_memory |    input10   |     array    |
|input10_ce0        | out |    1|  ap_memory |    input10   |     array    |
|input10_q0         |  in |    1|  ap_memory |    input10   |     array    |
|input11_address0   | out |    9|  ap_memory |    input11   |     array    |
|input11_ce0        | out |    1|  ap_memory |    input11   |     array    |
|input11_q0         |  in |    1|  ap_memory |    input11   |     array    |
|input12_address0   | out |    9|  ap_memory |    input12   |     array    |
|input12_ce0        | out |    1|  ap_memory |    input12   |     array    |
|input12_q0         |  in |    1|  ap_memory |    input12   |     array    |
|input13_address0   | out |    9|  ap_memory |    input13   |     array    |
|input13_ce0        | out |    1|  ap_memory |    input13   |     array    |
|input13_q0         |  in |    1|  ap_memory |    input13   |     array    |
|input14_address0   | out |    9|  ap_memory |    input14   |     array    |
|input14_ce0        | out |    1|  ap_memory |    input14   |     array    |
|input14_q0         |  in |    1|  ap_memory |    input14   |     array    |
|input15_address0   | out |    9|  ap_memory |    input15   |     array    |
|input15_ce0        | out |    1|  ap_memory |    input15   |     array    |
|input15_q0         |  in |    1|  ap_memory |    input15   |     array    |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

