<?xml version="1.0" encoding="iso-8859-2"?>
<source>
   <component>FrameLink Cutter: Reorder</component>

   <authors>
      <author login="xpriby12">Bronislav Pribyl</author>
   </authors>

   <features>
      <item>Constant delay of TX_DATA 2 cycles.</item>
   </features>
   
   <!-- Bugs -->
   <!-- <bugs>
   </bugs> -->
   
   <!-- What have to be done -->
   <todo>
      <item>Test component in HW.</item>
   </todo>


   <description>
			Reorder module is instantiated only if generic MODIFY is set to true.
			It generates TX_DATA signal whose data is reordered in order to remove spaces
			generated by cutting extracted data. Symbolic: TX_DATA = RX_DATA - CUT_DATA.
			TX_DATA is 2 cycles delayed when compared to RX_DATA because of 2 register arrays
			in the data path.
   </description>
   
   <interface>
   		<generic_map>
   		
         <generic name="DATA_WIDTH" type="integer" default="32">
		        Data width of FrameLink frames.
         </generic>
         
		     <generic name="DATA_BYTES" type="integer" default="4">
		        Width of data bus in bytes.
         </generic>
         
         <generic name="SIZE" type="integer" default="1">
		        Size of block of extracted data in bytes. Must be greater than 0.
         </generic>
         
         <generic name="START_WORD" type="integer" default="0">
		        Serial number of word containing first byte of data to extract.
         </generic>
         
         <generic name="END_WORD" type="integer" default="0">
		        Serial number of word containing last byte of data to extract.
         </generic>
         
         <generic name="START_BYTE" type="integer" default="0">
		        Serial number of first byte in word nr. START_WORD which has to be extracted.
         </generic>
         
         <generic name="END_BYTE" type="integer" default="0">
		        Serial number of last byte in word nr. END_WORD which has to be extracted.
         </generic>
         
         <generic name="RX_WAIT_NEED" type="boolean" default="false">
		        Flag telling that 1 dummy clock cycle is needed on RX port to transmit all data through TX port correctly.
		        Generation of TX signals depends on this generic.
         </generic>
         
      </generic_map>
      
      <port_map>
      
      	 <port name="RESET" dir="in" width="1">
            Asynchronous reset.
         </port>
                
         <port name="CLK" dir="in" width="1">
            Clock.
         </port>
         
         
         <port name="DATA_IN" dir="in" width="DATA_WIDTH">
            Input framelink data (RX).
         </port>
         
         
         <port name="RX_READY" dir="in" width="1">
            Cutter is ready to receive new data; otherwise RX wait cycle is required. Generated by FSM Main.
         </port>
         
         <port name="TRANSMIT_PROGRESS" dir="in" width="1">
            Transmission is in progress. Generated by FSM Transmit.
         </port>
         
         <port name="TRANSMIT_PAUSE" dir="in" width="1">
            Transmission is paused (is going to resume). Generated by FSM Transmit.
         </port>
         
         <port name="SEL_REORDER" dir="in" width="1">
            Determines whether to choose original or reordered data on the output. Generated by FSM Main.
         </port>
         
         <port name="SEL_REORDER_END" dir="in" width="1">
            Determines which version of reordered data to choose on the output. Generated by FSM Main.
         </port>
         
         <port name="SEL_AUX0_EN" dir="in" width="t_aux_en">
            Determines which vector of enable signals to use for auxiliary register 0. Generated by FSM Main.
         </port>
         
         <port name="SEL_AUX1_EN" dir="in" width="t_aux_en">
            Determines which vector of enable signals to use for auxiliary register 1. Generated by FSM Main.
         </port>
         
         <port name="RX_EOF" dir="in" width="1">
            RX_EOF in positive logic. Resets all counters.
         </port>
         
         <port name="REG_RX_EOP" dir="in" width="1">
            Registered RX_EOP in positive logic.
         </port>
         
         <port name="REG2_RX_EOP" dir="in" width="1">
            2x registered RX_EOP in positive logic.
         </port>
         
         <port name="REG_RX_SRC_RDY" dir="in" width="1">
            Registered RX_SRC_RDY in positive logic.
         </port>
         
         <port name="TX_DST_RDY" dir="in" width="1">
            TX_DST_RDY in positive logic.
         </port>
         
         <port name="CNT_AUX_EN" dir="in" width="1">
            Enables cnt_aux (auxiliary counter). Generated by FSM Main.
         </port>
         
         <port name="CNT_OUTPUT_EN" dir="in" width="1">
            Enables cnt_output (output counter). Generated by FSM Main.
         </port>
         
         <port name="I_TX_DATA_EN" dir="in" width="1">
            Enables reg_output_data (output register). Generated by FSM Main.
         </port>
         
         
         <port name="DATA_OUT" dir="out" width="DATA_WIDTH">
            Generated, reordered output data (TX).
         </port>
          
       </port_map>
    </interface>
       
<body>
	<h1>Schemes</h1>
   <p>
      <obr src="./fig/reorder.fig" mag="1.0">Reorder</obr>
   </p>
</body>

</source>
