/* Generated by Yosys 0.43+3 (git sha1 b08688f71, clang++ 10.0.0-4ubuntu1 -fPIC -Os) */

(* hdlname = "main" *)
(* top =  1  *)
(* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:3.1-62.10" *)
module main(x, y, o);
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.82-90.86" *)
  wire _000_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:89.14-89.15" *)
  wire _001_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:89.14-89.15" *)
  wire _002_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:89.14-89.15" *)
  wire _003_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:89.14-89.15" *)
  wire _004_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:89.14-89.15" *)
  wire _005_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:89.14-89.15" *)
  wire _006_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.6-6.12" *)
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.13-4.14" *)
  wire _077_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.13-4.14" *)
  wire _078_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.13-4.14" *)
  wire _079_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.13-4.14" *)
  wire _080_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.15-4.16" *)
  wire _081_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.15-4.16" *)
  wire _082_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.15-4.16" *)
  wire _083_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.15-4.16" *)
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:34.12-34.13" *)
  wire [7:0] a;
  (* hdlname = "add a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:88.13-88.14" *)
  wire [7:0] \add.a ;
  (* hdlname = "add b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:88.15-88.16" *)
  wire [7:0] \add.b ;
  (* hdlname = "add black3_2 gij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:145.8-145.11" *)
  wire \add.black3_2.gij ;
  (* hdlname = "add black3_2 gik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:144.7-144.10" *)
  wire \add.black3_2.gik ;
  (* hdlname = "add black3_2 gkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:144.17-144.20" *)
  wire \add.black3_2.gkj ;
  (* hdlname = "add black3_2 pij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:145.13-145.16" *)
  wire \add.black3_2.pij ;
  (* hdlname = "add black3_2 pik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:144.12-144.15" *)
  wire \add.black3_2.pik ;
  (* hdlname = "add black3_2 pkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:144.22-144.25" *)
  wire \add.black3_2.pkj ;
  (* hdlname = "add black5_4 gij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:145.8-145.11" *)
  wire \add.black5_4.gij ;
  (* hdlname = "add black5_4 gik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:144.7-144.10" *)
  wire \add.black5_4.gik ;
  (* hdlname = "add black5_4 gkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:144.17-144.20" *)
  wire \add.black5_4.gkj ;
  (* hdlname = "add black5_4 pij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:145.13-145.16" *)
  wire \add.black5_4.pij ;
  (* hdlname = "add black5_4 pik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:144.12-144.15" *)
  wire \add.black5_4.pik ;
  (* hdlname = "add black5_4 pkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:144.22-144.25" *)
  wire \add.black5_4.pkj ;
  (* hdlname = "add c0" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.46-90.48" *)
  wire \add.c0 ;
  (* hdlname = "add c1" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.144-90.146" *)
  wire \add.c1 ;
  (* hdlname = "add c2" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.54-90.56" *)
  wire \add.c2 ;
  (* hdlname = "add c3" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.162-90.164" *)
  wire \add.c3 ;
  (* hdlname = "add c4" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.126-90.128" *)
  wire \add.c4 ;
  (* hdlname = "add c5" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.90-90.92" *)
  wire \add.c5 ;
  (* hdlname = "add c6" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.123-90.125" *)
  wire \add.c6 ;
  (* hdlname = "add g0_0" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.49-90.53" *)
  wire \add.g0_0 ;
  (* hdlname = "add g1_0" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.67-90.71" *)
  wire \add.g1_0 ;
  (* hdlname = "add g1_1" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.77-90.81" *)
  wire \add.g1_1 ;
  (* hdlname = "add g2_0" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:109.8-109.12" *)
  wire \add.g2_0 ;
  (* hdlname = "add g2_2" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.62-90.66" *)
  wire \add.g2_2 ;
  (* hdlname = "add g3_0" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.16-90.20" *)
  wire \add.g3_0 ;
  (* hdlname = "add g3_2" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.11-90.15" *)
  wire \add.g3_2 ;
  (* hdlname = "add g3_3" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.36-90.40" *)
  wire \add.g3_3 ;
  (* hdlname = "add g4_0" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:111.8-111.12" *)
  wire \add.g4_0 ;
  (* hdlname = "add g4_4" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.72-90.76" *)
  wire \add.g4_4 ;
  (* hdlname = "add g5_0" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.93-90.97" *)
  wire \add.g5_0 ;
  (* hdlname = "add g5_4" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.118-90.122" *)
  wire \add.g5_4 ;
  (* hdlname = "add g5_5" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.21-90.25" *)
  wire \add.g5_5 ;
  (* hdlname = "add g6_0" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:113.8-113.12" *)
  wire \add.g6_0 ;
  (* hdlname = "add g6_6" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.147-90.151" *)
  wire \add.g6_6 ;
  (* hdlname = "add grey1 gij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:139.8-139.11" *)
  wire \add.grey1.gij ;
  (* hdlname = "add grey1 gik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.7-138.10" *)
  wire \add.grey1.gik ;
  (* hdlname = "add grey1 gkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.17-138.20" *)
  wire \add.grey1.gkj ;
  (* hdlname = "add grey1 pik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.12-138.15" *)
  wire \add.grey1.pik ;
  (* hdlname = "add grey2 gij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:139.8-139.11" *)
  wire \add.grey2.gij ;
  (* hdlname = "add grey2 gik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.7-138.10" *)
  wire \add.grey2.gik ;
  (* hdlname = "add grey2 gkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.17-138.20" *)
  wire \add.grey2.gkj ;
  (* hdlname = "add grey2 pik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.12-138.15" *)
  wire \add.grey2.pik ;
  (* hdlname = "add grey3 gij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:139.8-139.11" *)
  wire \add.grey3.gij ;
  (* hdlname = "add grey3 gik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.7-138.10" *)
  wire \add.grey3.gik ;
  (* hdlname = "add grey3 gkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.17-138.20" *)
  wire \add.grey3.gkj ;
  (* hdlname = "add grey3 pik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.12-138.15" *)
  wire \add.grey3.pik ;
  (* hdlname = "add grey4 gij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:139.8-139.11" *)
  wire \add.grey4.gij ;
  (* hdlname = "add grey4 gik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.7-138.10" *)
  wire \add.grey4.gik ;
  (* hdlname = "add grey4 gkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.17-138.20" *)
  wire \add.grey4.gkj ;
  (* hdlname = "add grey4 pik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.12-138.15" *)
  wire \add.grey4.pik ;
  (* hdlname = "add grey5 gij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:139.8-139.11" *)
  wire \add.grey5.gij ;
  (* hdlname = "add grey5 gik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.7-138.10" *)
  wire \add.grey5.gik ;
  (* hdlname = "add grey5 gkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.17-138.20" *)
  wire \add.grey5.gkj ;
  (* hdlname = "add grey5 pik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.12-138.15" *)
  wire \add.grey5.pik ;
  (* hdlname = "add grey6 gij" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:139.8-139.11" *)
  wire \add.grey6.gij ;
  (* hdlname = "add grey6 gik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.7-138.10" *)
  wire \add.grey6.gik ;
  (* hdlname = "add grey6 gkj" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.17-138.20" *)
  wire \add.grey6.gkj ;
  (* hdlname = "add grey6 pik" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:138.12-138.15" *)
  wire \add.grey6.pik ;
  (* hdlname = "add p1_1" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.82-90.86" *)
  wire \add.p1_1 ;
  (* hdlname = "add p2_2" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.26-90.30" *)
  wire \add.p2_2 ;
  (* hdlname = "add p3_2" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.41-90.45" *)
  wire \add.p3_2 ;
  (* hdlname = "add p3_3" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.98-90.102" *)
  wire \add.p3_3 ;
  (* hdlname = "add p4_4" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.103-90.107" *)
  wire \add.p4_4 ;
  (* hdlname = "add p5_4" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.31-90.35" *)
  wire \add.p5_4 ;
  (* hdlname = "add p5_5" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.6-90.10" *)
  wire \add.p5_5 ;
  (* hdlname = "add p6_6" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:90.108-90.112" *)
  wire \add.p6_6 ;
  (* hdlname = "add s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:89.14-89.15" *)
  wire [7:0] \add.s ;
  wire [5:0] b;
  (* hdlname = "fa0 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.7-71.8" *)
  wire \fa0.a ;
  (* hdlname = "fa0 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.9-71.10" *)
  wire \fa0.b ;
  (* hdlname = "fa0 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.11-71.12" *)
  wire \fa0.c ;
  (* hdlname = "fa0 cy" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.8-72.10" *)
  wire \fa0.cy ;
  (* hdlname = "fa0 h1 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa0.h1.a ;
  (* hdlname = "fa0 h1 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa0.h1.b ;
  (* hdlname = "fa0 h1 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa0.h1.c ;
  (* hdlname = "fa0 h1 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa0.h1.s ;
  (* hdlname = "fa0 h2 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa0.h2.a ;
  (* hdlname = "fa0 h2 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa0.h2.b ;
  (* hdlname = "fa0 h2 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa0.h2.c ;
  (* hdlname = "fa0 h2 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa0.h2.s ;
  (* hdlname = "fa0 sm" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.11-72.13" *)
  wire \fa0.sm ;
  (* hdlname = "fa0 x" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.6-73.7" *)
  wire \fa0.x ;
  (* hdlname = "fa0 y" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.8-73.9" *)
  wire \fa0.y ;
  (* hdlname = "fa0 z" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.10-73.11" *)
  wire \fa0.z ;
  (* hdlname = "fa1 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.7-71.8" *)
  wire \fa1.a ;
  (* hdlname = "fa1 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.9-71.10" *)
  wire \fa1.b ;
  (* hdlname = "fa1 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.11-71.12" *)
  wire \fa1.c ;
  (* hdlname = "fa1 cy" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.8-72.10" *)
  wire \fa1.cy ;
  (* hdlname = "fa1 h1 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa1.h1.a ;
  (* hdlname = "fa1 h1 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa1.h1.b ;
  (* hdlname = "fa1 h1 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa1.h1.c ;
  (* hdlname = "fa1 h1 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa1.h1.s ;
  (* hdlname = "fa1 h2 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa1.h2.a ;
  (* hdlname = "fa1 h2 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa1.h2.b ;
  (* hdlname = "fa1 h2 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa1.h2.c ;
  (* hdlname = "fa1 h2 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa1.h2.s ;
  (* hdlname = "fa1 sm" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.11-72.13" *)
  wire \fa1.sm ;
  (* hdlname = "fa1 x" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.6-73.7" *)
  wire \fa1.x ;
  (* hdlname = "fa1 y" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.8-73.9" *)
  wire \fa1.y ;
  (* hdlname = "fa1 z" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.10-73.11" *)
  wire \fa1.z ;
  (* hdlname = "fa2 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.7-71.8" *)
  wire \fa2.a ;
  (* hdlname = "fa2 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.9-71.10" *)
  wire \fa2.b ;
  (* hdlname = "fa2 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.11-71.12" *)
  wire \fa2.c ;
  (* hdlname = "fa2 cy" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.8-72.10" *)
  wire \fa2.cy ;
  (* hdlname = "fa2 h1 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa2.h1.a ;
  (* hdlname = "fa2 h1 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa2.h1.b ;
  (* hdlname = "fa2 h1 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa2.h1.c ;
  (* hdlname = "fa2 h1 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa2.h1.s ;
  (* hdlname = "fa2 h2 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa2.h2.a ;
  (* hdlname = "fa2 h2 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa2.h2.b ;
  (* hdlname = "fa2 h2 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa2.h2.c ;
  (* hdlname = "fa2 h2 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa2.h2.s ;
  (* hdlname = "fa2 sm" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.11-72.13" *)
  wire \fa2.sm ;
  (* hdlname = "fa2 x" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.6-73.7" *)
  wire \fa2.x ;
  (* hdlname = "fa2 y" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.8-73.9" *)
  wire \fa2.y ;
  (* hdlname = "fa2 z" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.10-73.11" *)
  wire \fa2.z ;
  (* hdlname = "fa3 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.7-71.8" *)
  wire \fa3.a ;
  (* hdlname = "fa3 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.9-71.10" *)
  wire \fa3.b ;
  (* hdlname = "fa3 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.11-71.12" *)
  wire \fa3.c ;
  (* hdlname = "fa3 cy" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.8-72.10" *)
  wire \fa3.cy ;
  (* hdlname = "fa3 h1 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa3.h1.a ;
  (* hdlname = "fa3 h1 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa3.h1.b ;
  (* hdlname = "fa3 h1 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa3.h1.c ;
  (* hdlname = "fa3 h1 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa3.h1.s ;
  (* hdlname = "fa3 h2 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa3.h2.a ;
  (* hdlname = "fa3 h2 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa3.h2.b ;
  (* hdlname = "fa3 h2 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa3.h2.c ;
  (* hdlname = "fa3 h2 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa3.h2.s ;
  (* hdlname = "fa3 sm" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.11-72.13" *)
  wire \fa3.sm ;
  (* hdlname = "fa3 x" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.6-73.7" *)
  wire \fa3.x ;
  (* hdlname = "fa3 y" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.8-73.9" *)
  wire \fa3.y ;
  (* hdlname = "fa3 z" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.10-73.11" *)
  wire \fa3.z ;
  (* hdlname = "fa4 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.7-71.8" *)
  wire \fa4.a ;
  (* hdlname = "fa4 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.9-71.10" *)
  wire \fa4.b ;
  (* hdlname = "fa4 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:71.11-71.12" *)
  wire \fa4.c ;
  (* hdlname = "fa4 cy" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.8-72.10" *)
  wire \fa4.cy ;
  (* hdlname = "fa4 h1 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa4.h1.a ;
  (* hdlname = "fa4 h1 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa4.h1.b ;
  (* hdlname = "fa4 h1 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa4.h1.c ;
  (* hdlname = "fa4 h1 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa4.h1.s ;
  (* hdlname = "fa4 h2 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \fa4.h2.a ;
  (* hdlname = "fa4 h2 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \fa4.h2.b ;
  (* hdlname = "fa4 h2 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \fa4.h2.c ;
  (* hdlname = "fa4 h2 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \fa4.h2.s ;
  (* hdlname = "fa4 sm" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:72.11-72.13" *)
  wire \fa4.sm ;
  (* hdlname = "fa4 x" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.6-73.7" *)
  wire \fa4.x ;
  (* hdlname = "fa4 y" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.8-73.9" *)
  wire \fa4.y ;
  (* hdlname = "fa4 z" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:73.10-73.11" *)
  wire \fa4.z ;
  (* hdlname = "ha0 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \ha0.a ;
  (* hdlname = "ha0 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \ha0.b ;
  (* hdlname = "ha0 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \ha0.c ;
  (* hdlname = "ha0 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \ha0.s ;
  (* hdlname = "ha1 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \ha1.a ;
  (* hdlname = "ha1 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \ha1.b ;
  (* hdlname = "ha1 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \ha1.c ;
  (* hdlname = "ha1 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \ha1.s ;
  (* hdlname = "ha2 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \ha2.a ;
  (* hdlname = "ha2 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \ha2.b ;
  (* hdlname = "ha2 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \ha2.c ;
  (* hdlname = "ha2 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \ha2.s ;
  (* hdlname = "ha3 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \ha3.a ;
  (* hdlname = "ha3 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \ha3.b ;
  (* hdlname = "ha3 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \ha3.c ;
  (* hdlname = "ha3 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \ha3.s ;
  (* hdlname = "ha4 a" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.7-65.8" *)
  wire \ha4.a ;
  (* hdlname = "ha4 b" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:65.9-65.10" *)
  wire \ha4.b ;
  (* hdlname = "ha4 c" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.8-66.9" *)
  wire \ha4.c ;
  (* hdlname = "ha4 s" *)
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:66.10-66.11" *)
  wire \ha4.s ;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.6-6.12" *)
  wire ip_0_0;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.13-6.19" *)
  wire ip_0_1;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.20-6.26" *)
  wire ip_0_2;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.27-6.33" *)
  wire ip_0_3;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.34-6.40" *)
  wire ip_1_0;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.41-6.47" *)
  wire ip_1_1;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.48-6.54" *)
  wire ip_1_2;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.55-6.61" *)
  wire ip_1_3;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.62-6.68" *)
  wire ip_2_0;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.69-6.75" *)
  wire ip_2_1;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.76-6.82" *)
  wire ip_2_2;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.83-6.89" *)
  wire ip_2_3;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.90-6.96" *)
  wire ip_3_0;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.97-6.103" *)
  wire ip_3_1;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.104-6.110" *)
  wire ip_3_2;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:6.111-6.117" *)
  wire ip_3_3;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:5.14-5.15" *)
  output [7:0] o;
  wire [7:0] o;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.6-7.8" *)
  wire p0;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.9-7.11" *)
  wire p1;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.36-7.39" *)
  wire p10;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.40-7.43" *)
  wire p11;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.44-7.47" *)
  wire p12;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.48-7.51" *)
  wire p13;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.52-7.55" *)
  wire p14;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.56-7.59" *)
  wire p15;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.60-7.63" *)
  wire p16;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.64-7.67" *)
  wire p17;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.68-7.71" *)
  wire p18;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.72-7.75" *)
  wire p19;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.12-7.14" *)
  wire p2;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.15-7.17" *)
  wire p3;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.18-7.20" *)
  wire p4;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.21-7.23" *)
  wire p5;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.24-7.26" *)
  wire p6;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.27-7.29" *)
  wire p7;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.30-7.32" *)
  wire p8;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:7.33-7.35" *)
  wire p9;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:35.12-35.13" *)
  wire [7:0] s;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.13-4.14" *)
  input [3:0] x;
  wire [3:0] x;
  (* src = "run_verilog_mult_mid/multiplier_4b_7b3039459a70d18cdf7ce41439dd757c.v:4.15-4.16" *)
  input [3:0] y;
  wire [3:0] y;
  AND2_X1 _088_ (
    .A1(_081_),
    .A2(_077_),
    .ZN(_007_)
  );
  NAND2_X1 _089_ (
    .A1(_081_),
    .A2(_078_),
    .ZN(_008_)
  );
  NAND2_X1 _090_ (
    .A1(_077_),
    .A2(_082_),
    .ZN(_009_)
  );
  XOR2_X1 _091_ (
    .A(_008_),
    .B(_009_),
    .Z(_000_)
  );
  NAND2_X1 _092_ (
    .A1(_082_),
    .A2(_078_),
    .ZN(_010_)
  );
  BUF_X1 _093_ (
    .A(_083_),
    .Z(_011_)
  );
  NAND2_X1 _094_ (
    .A1(_077_),
    .A2(_011_),
    .ZN(_012_)
  );
  XNOR2_X1 _095_ (
    .A(_010_),
    .B(_012_),
    .ZN(_013_)
  );
  INV_X1 _096_ (
    .A(_081_),
    .ZN(_014_)
  );
  INV_X1 _097_ (
    .A(_079_),
    .ZN(_015_)
  );
  NOR2_X1 _098_ (
    .A1(_014_),
    .A2(_015_),
    .ZN(_016_)
  );
  XOR2_X1 _099_ (
    .A(_013_),
    .B(_016_),
    .Z(_017_)
  );
  NOR2_X1 _100_ (
    .A1(_008_),
    .A2(_009_),
    .ZN(_018_)
  );
  XNOR2_X1 _101_ (
    .A(_017_),
    .B(_018_),
    .ZN(_001_)
  );
  NAND2_X1 _102_ (
    .A1(_081_),
    .A2(_080_),
    .ZN(_019_)
  );
  NAND2_X1 _103_ (
    .A1(_082_),
    .A2(_079_),
    .ZN(_020_)
  );
  XOR2_X1 _104_ (
    .A(_019_),
    .B(_020_),
    .Z(_021_)
  );
  NAND2_X1 _105_ (
    .A1(_011_),
    .A2(_078_),
    .ZN(_022_)
  );
  NAND2_X1 _106_ (
    .A1(_077_),
    .A2(_084_),
    .ZN(_023_)
  );
  XOR2_X1 _107_ (
    .A(_022_),
    .B(_023_),
    .Z(_024_)
  );
  XNOR2_X1 _108_ (
    .A(_021_),
    .B(_024_),
    .ZN(_025_)
  );
  NOR2_X1 _109_ (
    .A1(_010_),
    .A2(_012_),
    .ZN(_026_)
  );
  INV_X1 _110_ (
    .A(_013_),
    .ZN(_027_)
  );
  AOI21_X1 _111_ (
    .A(_026_),
    .B1(_027_),
    .B2(_016_),
    .ZN(_028_)
  );
  XNOR2_X1 _112_ (
    .A(_025_),
    .B(_028_),
    .ZN(_029_)
  );
  INV_X1 _113_ (
    .A(_018_),
    .ZN(_030_)
  );
  NOR2_X1 _114_ (
    .A1(_017_),
    .A2(_030_),
    .ZN(_031_)
  );
  XNOR2_X1 _115_ (
    .A(_029_),
    .B(_031_),
    .ZN(_002_)
  );
  NOR2_X1 _116_ (
    .A1(_025_),
    .A2(_028_),
    .ZN(_032_)
  );
  AOI21_X1 _117_ (
    .A(_032_),
    .B1(_021_),
    .B2(_024_),
    .ZN(_033_)
  );
  NAND2_X1 _118_ (
    .A1(_011_),
    .A2(_079_),
    .ZN(_034_)
  );
  NAND2_X1 _119_ (
    .A1(_084_),
    .A2(_078_),
    .ZN(_035_)
  );
  XOR2_X1 _120_ (
    .A(_034_),
    .B(_035_),
    .Z(_036_)
  );
  NOR2_X1 _121_ (
    .A1(_019_),
    .A2(_020_),
    .ZN(_037_)
  );
  XNOR2_X1 _122_ (
    .A(_036_),
    .B(_037_),
    .ZN(_038_)
  );
  OR2_X1 _123_ (
    .A1(_022_),
    .A2(_023_),
    .ZN(_039_)
  );
  INV_X1 _124_ (
    .A(_082_),
    .ZN(_040_)
  );
  INV_X1 _125_ (
    .A(_080_),
    .ZN(_041_)
  );
  NOR2_X1 _126_ (
    .A1(_040_),
    .A2(_041_),
    .ZN(_042_)
  );
  XNOR2_X1 _127_ (
    .A(_039_),
    .B(_042_),
    .ZN(_043_)
  );
  XNOR2_X1 _128_ (
    .A(_038_),
    .B(_043_),
    .ZN(_044_)
  );
  XNOR2_X1 _129_ (
    .A(_033_),
    .B(_044_),
    .ZN(_045_)
  );
  NOR3_X1 _130_ (
    .A1(_029_),
    .A2(_017_),
    .A3(_030_),
    .ZN(_046_)
  );
  XOR2_X1 _131_ (
    .A(_045_),
    .B(_046_),
    .Z(_003_)
  );
  INV_X1 _132_ (
    .A(_033_),
    .ZN(_047_)
  );
  AND2_X1 _133_ (
    .A1(_047_),
    .A2(_044_),
    .ZN(_048_)
  );
  AOI21_X1 _134_ (
    .A(_048_),
    .B1(_045_),
    .B2(_046_),
    .ZN(_049_)
  );
  NAND2_X1 _135_ (
    .A1(_011_),
    .A2(_080_),
    .ZN(_050_)
  );
  NAND2_X1 _136_ (
    .A1(_084_),
    .A2(_079_),
    .ZN(_051_)
  );
  XOR2_X1 _137_ (
    .A(_050_),
    .B(_051_),
    .Z(_052_)
  );
  NOR2_X1 _138_ (
    .A1(_034_),
    .A2(_035_),
    .ZN(_053_)
  );
  XNOR2_X1 _139_ (
    .A(_052_),
    .B(_053_),
    .ZN(_054_)
  );
  NOR3_X1 _140_ (
    .A1(_039_),
    .A2(_040_),
    .A3(_041_),
    .ZN(_055_)
  );
  XOR2_X1 _141_ (
    .A(_054_),
    .B(_055_),
    .Z(_056_)
  );
  INV_X1 _142_ (
    .A(_038_),
    .ZN(_057_)
  );
  NAND2_X1 _143_ (
    .A1(_057_),
    .A2(_043_),
    .ZN(_058_)
  );
  NAND2_X1 _144_ (
    .A1(_036_),
    .A2(_037_),
    .ZN(_059_)
  );
  NAND2_X1 _145_ (
    .A1(_058_),
    .A2(_059_),
    .ZN(_060_)
  );
  XNOR2_X1 _146_ (
    .A(_056_),
    .B(_060_),
    .ZN(_061_)
  );
  XNOR2_X1 _147_ (
    .A(_049_),
    .B(_061_),
    .ZN(_004_)
  );
  NAND3_X1 _148_ (
    .A1(_045_),
    .A2(_061_),
    .A3(_046_),
    .ZN(_062_)
  );
  NAND2_X1 _149_ (
    .A1(_061_),
    .A2(_048_),
    .ZN(_063_)
  );
  INV_X1 _150_ (
    .A(_060_),
    .ZN(_064_)
  );
  OAI211_X1 _151_ (
    .A(_062_),
    .B(_063_),
    .C1(_064_),
    .C2(_056_),
    .ZN(_065_)
  );
  INV_X1 _152_ (
    .A(_054_),
    .ZN(_066_)
  );
  NAND2_X1 _153_ (
    .A1(_066_),
    .A2(_055_),
    .ZN(_067_)
  );
  NAND2_X1 _154_ (
    .A1(_052_),
    .A2(_053_),
    .ZN(_068_)
  );
  NAND2_X1 _155_ (
    .A1(_067_),
    .A2(_068_),
    .ZN(_069_)
  );
  INV_X1 _156_ (
    .A(_011_),
    .ZN(_070_)
  );
  OAI211_X1 _157_ (
    .A(_084_),
    .B(_080_),
    .C1(_070_),
    .C2(_015_),
    .ZN(_071_)
  );
  XNOR2_X1 _158_ (
    .A(_069_),
    .B(_071_),
    .ZN(_072_)
  );
  XOR2_X1 _159_ (
    .A(_065_),
    .B(_072_),
    .Z(_005_)
  );
  NAND2_X1 _160_ (
    .A1(_065_),
    .A2(_072_),
    .ZN(_073_)
  );
  AND4_X1 _161_ (
    .A1(_011_),
    .A2(_084_),
    .A3(_079_),
    .A4(_080_),
    .ZN(_074_)
  );
  INV_X1 _162_ (
    .A(_071_),
    .ZN(_075_)
  );
  AOI21_X1 _163_ (
    .A(_074_),
    .B1(_069_),
    .B2(_075_),
    .ZN(_076_)
  );
  XOR2_X1 _164_ (
    .A(_073_),
    .B(_076_),
    .Z(_006_)
  );
  assign a = { \fa4.cy , \add.grey6.pik , \fa3.h2.s , \fa2.h2.s , \add.black3_2.pik , \add.black3_2.pkj , ip_0_1, ip_0_0 };
  assign \add.a  = { \fa4.cy , \add.grey6.pik , \fa3.h2.s , \fa2.h2.s , \add.black3_2.pik , \add.black3_2.pkj , ip_0_1, ip_0_0 };
  assign \add.b  = { 2'h0, \fa2.cy , \fa1.cy , 2'h0, ip_1_0, 1'h0 };
  assign \add.black3_2.gij  = 1'h0;
  assign \add.black3_2.gik  = 1'h0;
  assign \add.black3_2.gkj  = 1'h0;
  assign \add.c0  = 1'h0;
  assign \add.g0_0  = 1'h0;
  assign \add.g1_0  = \add.c1 ;
  assign \add.g1_1  = \add.c1 ;
  assign \add.g2_0  = \add.c2 ;
  assign \add.g2_2  = 1'h0;
  assign \add.g3_0  = \add.c3 ;
  assign \add.g3_2  = 1'h0;
  assign \add.g3_3  = 1'h0;
  assign \add.g4_0  = \add.c4 ;
  assign \add.g4_4  = \add.black5_4.gkj ;
  assign \add.g5_0  = \add.c5 ;
  assign \add.g5_4  = \add.black5_4.gij ;
  assign \add.g5_5  = \add.black5_4.gik ;
  assign \add.g6_0  = \add.c6 ;
  assign \add.g6_6  = 1'h0;
  assign \add.grey1.gij  = \add.c1 ;
  assign \add.grey1.gik  = \add.c1 ;
  assign \add.grey1.gkj  = 1'h0;
  assign \add.grey1.pik  = \add.p1_1 ;
  assign \add.grey2.gij  = \add.c2 ;
  assign \add.grey2.gik  = 1'h0;
  assign \add.grey2.gkj  = \add.c1 ;
  assign \add.grey2.pik  = \add.black3_2.pkj ;
  assign \add.grey3.gij  = \add.c3 ;
  assign \add.grey3.gik  = 1'h0;
  assign \add.grey3.gkj  = \add.c1 ;
  assign \add.grey3.pik  = \add.black3_2.pij ;
  assign \add.grey4.gij  = \add.c4 ;
  assign \add.grey4.gik  = \add.black5_4.gkj ;
  assign \add.grey4.gkj  = \add.c3 ;
  assign \add.grey4.pik  = \add.black5_4.pkj ;
  assign \add.grey5.gij  = \add.c5 ;
  assign \add.grey5.gik  = \add.black5_4.gij ;
  assign \add.grey5.gkj  = \add.c3 ;
  assign \add.grey5.pik  = \add.black5_4.pij ;
  assign \add.grey6.gij  = \add.c6 ;
  assign \add.grey6.gik  = 1'h0;
  assign \add.grey6.gkj  = \add.c5 ;
  assign \add.p2_2  = \add.black3_2.pkj ;
  assign \add.p3_2  = \add.black3_2.pij ;
  assign \add.p3_3  = \add.black3_2.pik ;
  assign \add.p4_4  = \add.black5_4.pkj ;
  assign \add.p5_4  = \add.black5_4.pij ;
  assign \add.p5_5  = \add.black5_4.pik ;
  assign \add.p6_6  = \add.grey6.pik ;
  assign \add.s [1:0] = { \add.p1_1 , ip_0_0 };
  assign b = { \fa2.cy , \fa1.cy , 2'h0, ip_1_0, 1'h0 };
  assign \fa0.a  = \fa0.h1.a ;
  assign \fa0.b  = \fa0.h1.b ;
  assign \fa0.c  = \fa0.h2.b ;
  assign \fa0.h2.a  = \fa0.h1.s ;
  assign \fa0.h2.s  = \add.black3_2.pkj ;
  assign \fa0.sm  = \add.black3_2.pkj ;
  assign \fa0.x  = \fa0.h1.c ;
  assign \fa0.y  = \fa0.h2.c ;
  assign \fa0.z  = \fa0.h1.s ;
  assign \fa1.a  = \fa1.h1.a ;
  assign \fa1.b  = \fa1.h1.b ;
  assign \fa1.c  = \fa0.cy ;
  assign \fa1.h2.a  = \fa1.h1.s ;
  assign \fa1.h2.b  = \fa0.cy ;
  assign \fa1.h2.s  = \add.black3_2.pik ;
  assign \fa1.sm  = \add.black3_2.pik ;
  assign \fa1.x  = \fa1.h1.c ;
  assign \fa1.y  = \fa1.h2.c ;
  assign \fa1.z  = \fa1.h1.s ;
  assign \fa2.a  = \fa2.h1.a ;
  assign \fa2.b  = \fa2.h1.b ;
  assign \fa2.c  = \fa2.h2.b ;
  assign \fa2.h2.a  = \fa2.h1.s ;
  assign \fa2.sm  = \fa2.h2.s ;
  assign \fa2.x  = \fa2.h1.c ;
  assign \fa2.y  = \fa2.h2.c ;
  assign \fa2.z  = \fa2.h1.s ;
  assign \fa3.a  = \fa3.h1.a ;
  assign \fa3.b  = \fa3.h1.b ;
  assign \fa3.c  = \fa3.h2.b ;
  assign \fa3.h2.a  = \fa3.h1.s ;
  assign \fa3.sm  = \fa3.h2.s ;
  assign \fa3.x  = \fa3.h1.c ;
  assign \fa3.y  = \fa3.h2.c ;
  assign \fa3.z  = \fa3.h1.s ;
  assign \fa4.a  = \fa4.h1.a ;
  assign \fa4.b  = \fa4.h1.b ;
  assign \fa4.c  = \fa3.cy ;
  assign \fa4.h2.a  = \fa4.h1.s ;
  assign \fa4.h2.b  = \fa3.cy ;
  assign \fa4.h2.s  = \add.grey6.pik ;
  assign \fa4.sm  = \add.grey6.pik ;
  assign \fa4.x  = \fa4.h1.c ;
  assign \fa4.y  = \fa4.h2.c ;
  assign \fa4.z  = \fa4.h1.s ;
  assign \ha0.s  = \fa1.h1.a ;
  assign \ha1.c  = \fa2.h1.a ;
  assign \ha1.s  = \fa1.h1.b ;
  assign \ha2.c  = \fa3.h1.b ;
  assign \ha2.s  = \fa2.h1.b ;
  assign \ha3.b  = \ha0.c ;
  assign \ha3.c  = \fa3.h2.b ;
  assign \ha3.s  = \fa2.h2.b ;
  assign \ha4.c  = \fa4.h1.b ;
  assign \ha4.s  = \fa3.h1.a ;
  assign ip_0_2 = \fa0.h1.a ;
  assign ip_0_3 = \ha0.a ;
  assign ip_1_1 = \fa0.h1.b ;
  assign ip_1_2 = \ha0.b ;
  assign ip_1_3 = \ha2.a ;
  assign ip_2_0 = \fa0.h2.b ;
  assign ip_2_1 = \ha1.a ;
  assign ip_2_2 = \ha2.b ;
  assign ip_2_3 = \ha4.a ;
  assign ip_3_0 = \ha1.b ;
  assign ip_3_1 = \ha3.a ;
  assign ip_3_2 = \ha4.b ;
  assign ip_3_3 = \fa4.h1.a ;
  assign o = { \add.s [7:2], \add.p1_1 , ip_0_0 };
  assign p0 = \fa0.cy ;
  assign p1 = \add.black3_2.pkj ;
  assign p10 = \fa3.h2.b ;
  assign p11 = \fa2.h2.b ;
  assign p12 = \fa2.cy ;
  assign p13 = \fa2.h2.s ;
  assign p14 = \fa4.h1.b ;
  assign p15 = \fa3.h1.a ;
  assign p16 = \fa3.cy ;
  assign p17 = \fa3.h2.s ;
  assign p18 = \fa4.cy ;
  assign p19 = \add.grey6.pik ;
  assign p2 = \ha0.c ;
  assign p3 = \fa1.h1.a ;
  assign p4 = \fa2.h1.a ;
  assign p5 = \fa1.h1.b ;
  assign p6 = \fa1.cy ;
  assign p7 = \add.black3_2.pik ;
  assign p8 = \fa3.h1.b ;
  assign p9 = \fa2.h1.b ;
  assign s = { \add.s [7:2], \add.p1_1 , ip_0_0 };
  assign _081_ = y[0];
  assign _077_ = x[0];
  assign ip_0_0 = _007_;
  assign _082_ = y[1];
  assign _083_ = y[2];
  assign _084_ = y[3];
  assign _078_ = x[1];
  assign _079_ = x[2];
  assign _080_ = x[3];
  assign \add.p1_1  = _000_;
  assign \add.s [2] = _001_;
  assign \add.s [3] = _002_;
  assign \add.s [4] = _003_;
  assign \add.s [5] = _004_;
  assign \add.s [6] = _005_;
  assign \add.s [7] = _006_;
endmodule
