Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  7 11:35:57 2020
| Host         : DESKTOP-78CGVRR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           10 |
|      4 |            2 |
|      7 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            9 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|        Clock Signal        |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  uart_rx_0/E[0]            |                                      | uart_rx_0/rx_start0                  |                1 |              1 |
|  uart_tx_0/tx_done_reg_n_0 |                                      | uart_rx_0/E[0]                       |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_data_out_reg[0]_i_1_n_0 |                                      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_data_out_reg[5]_i_1_n_0 |                                      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_data_out_reg[2]_i_1_n_0 |                                      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_data_out_reg[7]_i_1_n_0 |                                      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_data_out_reg[6]_i_1_n_0 |                                      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_data_out_reg[4]_i_1_n_0 |                                      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_data_out_reg[1]_i_1_n_0 |                                      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_data_out_reg[3]_i_1_n_0 |                                      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/cnt_data[3]_i_2_n_0        | uart_rx_0/cnt_data[3]_i_1_n_0        |                1 |              4 |
|  clk_100MHz_IBUF_BUFG      | uart_tx_0/cnt_data[3]_i_2__0_n_0     | uart_tx_0/cnt_data                   |                2 |              4 |
|  clk_100MHz_IBUF_BUFG      |                                      |                                      |                2 |              7 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/E[0]                       |                                      |                1 |              8 |
|  clk_100MHz_IBUF_BUFG      | uart_rx_0/rx_start                   | uart_rx_0/cnt_9600bps[13]_i_1_n_0    |                5 |             14 |
|  clk_100MHz_IBUF_BUFG      |                                      | uart_tx_0/cnt_9600bps[13]_i_1__0_n_0 |                7 |             16 |
+----------------------------+--------------------------------------+--------------------------------------+------------------+----------------+


