############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name kp_502_7 "kp_502_7"
set_directive_pipeline -off "kp_502_7/Loop"
set_directive_pipeline -off "kp_502_7/While"
