// Seed: 1701626974
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output wire id_4,
    input wand id_5,
    output wire id_6
);
  assign id_4 = id_3;
  module_2(
      id_3, id_5, id_6, id_0, id_6
  );
endmodule
module module_1 (
    input  uwire id_0
    , id_3,
    output tri1  id_1
);
  wire id_4;
  not (id_1, id_5);
  integer id_5;
  module_0(
      id_0, id_0, id_1, id_0, id_1, id_0, id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2,
    input wand id_3,
    output uwire id_4
);
  wire id_6;
endmodule
