// Seed: 2313277311
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7
    , id_23,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    input wor id_14,
    input wand id_15,
    output supply1 id_16,
    input supply0 id_17,
    input wire id_18,
    input wand id_19,
    output tri id_20,
    output tri0 id_21
);
  assign id_2 = (1'b0);
  wire id_24;
endmodule
module module_1 #(
    parameter id_14 = 32'd86
) (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri id_4
    , id_26,
    output tri0 id_5,
    output supply0 id_6,
    output wor id_7,
    input wire id_8,
    output wand id_9,
    output logic id_10,
    input uwire id_11,
    input wire id_12,
    output supply0 id_13,
    input tri1 _id_14,
    input supply1 id_15,
    output tri id_16,
    input wand id_17,
    input uwire id_18,
    input tri1 id_19,
    input wire id_20,
    input supply1 id_21,
    input tri id_22,
    input supply0 id_23,
    output tri0 id_24
);
  wire [-1 : id_14] id_27;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_5,
      id_9,
      id_8,
      id_19,
      id_7,
      id_8,
      id_18,
      id_0,
      id_19,
      id_5,
      id_8,
      id_17,
      id_11,
      id_20,
      id_5,
      id_11,
      id_1,
      id_3,
      id_16,
      id_16
  );
  logic id_28;
  ;
  always @(posedge -1) begin : LABEL_0
    id_10 <= id_27;
  end
endmodule
