<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.06.22.17:38:28"
 outputDirectory="D:/Documents/Projects/Learning/SFP_test/ip/system_design/tx_2/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780E5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVALON_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVALON_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_50_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_50_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_50_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DDR_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DDR_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DDR_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_TSE_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_TSE_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_TSE_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avalon_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock_ddr" />
   <property name="associatedReset" value="reset_ddr" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="64" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="amm_addr" direction="output" role="address" width="25" />
   <port name="amm_readdata" direction="input" role="readdata" width="256" />
   <port name="amm_writedata" direction="output" role="writedata" width="256" />
   <port name="amm_read" direction="output" role="read" width="1" />
   <port name="amm_write" direction="output" role="write" width="1" />
   <port name="amm_byteenable" direction="output" role="byteenable" width="32" />
   <port name="amm_burstcount" direction="output" role="burstcount" width="7" />
   <port
       name="amm_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="amm_ready" direction="input" role="waitrequest" width="1" />
  </interface>
  <interface name="clock_50" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_50" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_board" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="rst_n" direction="input" role="reset" width="1" />
  </interface>
  <interface name="clock_ddr" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="avalon_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clock_tse" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_original" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="rst" direction="input" role="reset" width="1" />
  </interface>
  <interface name="avalon_streaming_source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clock_tse" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="ff_tx_data" direction="output" role="data" width="8" />
   <port name="ff_tx_eop" direction="output" role="endofpacket" width="1" />
   <port name="ff_tx_err" direction="output" role="error" width="1" />
   <port name="ff_tx_rdy" direction="input" role="ready" width="1" />
   <port name="ff_tx_sop" direction="output" role="startofpacket" width="1" />
   <port name="ff_tx_wren" direction="output" role="valid" width="1" />
  </interface>
  <interface name="reset_ddr" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="avalon_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="start_ram_addr"
       direction="input"
       role="start_ram_addr"
       width="25" />
   <port name="cmd_send" direction="input" role="cmd_send" width="1" />
  </interface>
 </perimeter>
 <entity kind="tx_2" version="1.0" name="tx_2">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_CLOCK_TSE_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AVALON_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLOCK_DDR_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_DDR_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="AUTO_CLOCK_TSE_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_TSE_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_50_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780E5G" />
  <parameter name="AUTO_CLOCK_DDR_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_50_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AVALON_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLOCK_50_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:\Documents\Projects\Learning\SFP_test\ip\system_design\tx_2\synth\tx_2.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\Documents\Projects\Learning\SFP_test\ip\system_design\tx_2\synth\tx_2.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Documents/Projects/Learning/SFP_test/ip/system_design/tx_2.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file path="D:/Documents/Projects/Learning/SFP_test/send_packet_ddr_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="tx_2">"Generating: tx_2"</message>
   <message level="Info" culprit="tx_2">"Generating: send_packet_ddr"</message>
  </messages>
 </entity>
 <entity kind="send_packet_ddr" version="1.0" name="send_packet_ddr">
  <generatedFiles>
   <file
       path="D:\Documents\Projects\Learning\SFP_test\ip\system_design\tx_2\send_packet_ddr_10\synth\send_packet_ddr.sv"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\Documents\Projects\Learning\SFP_test\ip\system_design\tx_2\send_packet_ddr_10\synth\avalon_mm_ddr.sv"
       attributes="" />
   <file
       path="D:\Documents\Projects\Learning\SFP_test\ip\system_design\tx_2\send_packet_ddr_10\synth\external_ram_256.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\Documents\Projects\Learning\SFP_test\ip\system_design\tx_2\send_packet_ddr_10\synth\send_packet_ddr.sv"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\Documents\Projects\Learning\SFP_test\ip\system_design\tx_2\send_packet_ddr_10\synth\avalon_mm_ddr.sv"
       attributes="" />
   <file
       path="D:\Documents\Projects\Learning\SFP_test\ip\system_design\tx_2\send_packet_ddr_10\synth\external_ram_256.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/Documents/Projects/Learning/SFP_test/send_packet_ddr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tx_2" as="tx_2" />
  <messages>
   <message level="Info" culprit="tx_2">"Generating: send_packet_ddr"</message>
  </messages>
 </entity>
</deploy>
