# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ip/tdoa_rst_i_axis_clk_100M_0/sim/tdoa_rst_i_axis_clk_100M_0.vhd" \

# Do not sort compile order
nosort
