# Verilog implementation of a RICS-V pipelined-CPU

## Datapath

![](./img/datapath.png)

## Supported Instructions

