/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  reg [7:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [17:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  reg [2:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_55z;
  wire [4:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire celloutsig_0_74z;
  wire [2:0] celloutsig_0_7z;
  reg [8:0] celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [17:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_39z | celloutsig_0_9z[10]);
  assign celloutsig_0_67z = ~(celloutsig_0_63z | celloutsig_0_13z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z | celloutsig_1_8z);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[10] | _01_);
  assign celloutsig_0_11z = ~(celloutsig_0_1z | in_data[51]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[5] | in_data[39]);
  assign celloutsig_1_15z = ~celloutsig_1_13z;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] | celloutsig_1_0z[2]) & in_data[121]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_0z[0]);
  assign celloutsig_0_13z = 1'h0 | ~(_02_);
  assign celloutsig_0_34z = celloutsig_0_22z[2] ^ celloutsig_0_4z;
  assign celloutsig_0_74z = celloutsig_0_43z ^ celloutsig_0_21z;
  assign celloutsig_1_13z = celloutsig_1_1z ^ celloutsig_1_2z;
  assign celloutsig_0_16z = in_data[14] ^ celloutsig_0_8z[1];
  assign celloutsig_0_18z = celloutsig_0_0z ^ celloutsig_0_9z[3];
  assign celloutsig_0_25z = celloutsig_0_24z ^ celloutsig_0_10z;
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ in_data[113]);
  reg [2:0] _24_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _24_ <= 3'h0;
    else _24_ <= { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _02_, _01_, _03_[0] } = _24_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 8'h00;
    else _04_ <= { in_data[110:105], celloutsig_1_9z, celloutsig_1_1z };
  reg [2:0] _26_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _26_ <= 3'h0;
    else _26_ <= celloutsig_0_8z[13:11];
  assign { _00_, _05_[1:0] } = _26_;
  assign celloutsig_0_55z = { _00_, celloutsig_0_22z } & celloutsig_0_29z[6:1];
  assign celloutsig_0_7z = in_data[34:32] & celloutsig_0_2z[7:5];
  assign celloutsig_1_6z = celloutsig_1_0z[3:1] & { in_data[115:114], celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_7z[8], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z } >= { celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_82z = { celloutsig_0_67z, celloutsig_0_74z, celloutsig_0_64z, _02_, _01_, _03_[0] } && celloutsig_0_49z[7:2];
  assign celloutsig_1_4z = { in_data[118:113], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } && { in_data[179:177], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = { _04_[4], celloutsig_1_3z, celloutsig_1_15z } && { celloutsig_1_10z[1:0], celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[52:4] || in_data[92:44];
  assign celloutsig_0_5z = celloutsig_0_2z || celloutsig_0_2z;
  assign celloutsig_0_24z = celloutsig_0_12z[2] || { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 2'h2, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_7z[4:2] % { 1'h1, celloutsig_1_0z[3], celloutsig_1_8z };
  assign celloutsig_0_21z = { celloutsig_0_2z[6:5], celloutsig_0_18z } != celloutsig_0_17z[4:2];
  assign celloutsig_0_26z = { in_data[82], celloutsig_0_5z, celloutsig_0_8z[17:6], celloutsig_0_8z[11], celloutsig_0_8z[4:0] } != { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_0_22z = - { celloutsig_0_2z[4:1], celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[146:142] | in_data[145:141];
  assign celloutsig_0_39z = | { celloutsig_0_38z[6:4], celloutsig_0_34z, celloutsig_0_29z };
  assign celloutsig_0_4z = | { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_63z = | { celloutsig_0_39z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_57z, celloutsig_0_42z, celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_25z };
  assign celloutsig_0_64z = | { celloutsig_0_20z[4:2], _02_, _01_, _03_[0] };
  assign celloutsig_1_11z = | { in_data[191], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z[7:2], celloutsig_1_5z[0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_44z = ~^ celloutsig_0_31z[13:3];
  assign celloutsig_1_19z = ~^ { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_18z };
  assign celloutsig_1_8z = ^ { celloutsig_1_7z[8:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_15z = ^ { celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_19z = ^ { celloutsig_0_16z, _02_, _01_, _03_[0], celloutsig_0_7z };
  assign celloutsig_0_35z = { celloutsig_0_14z[3], _02_, _01_, _03_[0], celloutsig_0_34z, 5'h00, celloutsig_0_12z[2:0], celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_19z } << { celloutsig_0_22z, celloutsig_0_7z, 5'h00, celloutsig_0_12z[2:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_38z = { celloutsig_0_8z[9:6], celloutsig_0_8z[11], celloutsig_0_8z[4:3] } << celloutsig_0_35z[6:0];
  assign celloutsig_0_57z = celloutsig_0_29z[7:3] << celloutsig_0_55z[4:0];
  assign celloutsig_0_9z = { in_data[85:73], celloutsig_0_5z } << { in_data[95], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_40z = { celloutsig_0_20z[9:4], celloutsig_0_34z, celloutsig_0_5z } - { celloutsig_0_8z[11:6], celloutsig_0_8z[11], celloutsig_0_8z[4] };
  assign celloutsig_0_49z = { celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_46z, celloutsig_0_0z, celloutsig_0_46z } - celloutsig_0_35z[8:0];
  assign celloutsig_0_14z = { 3'h0, celloutsig_0_1z } - { celloutsig_0_3z, _02_, _01_, _03_[0] };
  assign celloutsig_0_17z = { celloutsig_0_2z[6:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_14z } - { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_9z[6:2], celloutsig_0_15z, celloutsig_0_2z } - { in_data[95:94], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_2z = { in_data[57:51], celloutsig_0_1z } - in_data[42:35];
  assign celloutsig_0_28z = in_data[33:25] - { in_data[82:80], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_26z };
  assign celloutsig_0_29z = { celloutsig_0_2z[5:3], 5'h00, celloutsig_0_12z[2:0] } - { celloutsig_0_9z[8:0], celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_31z = { 5'h00, celloutsig_0_12z[2:1], celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_1z } - { celloutsig_0_17z[5:2], celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_23z = celloutsig_0_20z[8:6] ^ { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_43z = ~((celloutsig_0_40z[7] & celloutsig_0_18z) | celloutsig_0_10z);
  always_latch
    if (clkin_data[64]) celloutsig_0_46z = 3'h0;
    else if (clkin_data[128]) celloutsig_0_46z = celloutsig_0_23z;
  always_latch
    if (!clkin_data[64]) celloutsig_0_81z = 9'h000;
    else if (clkin_data[128]) celloutsig_0_81z = { celloutsig_0_28z[8:3], celloutsig_0_26z, celloutsig_0_44z, celloutsig_0_64z };
  assign { celloutsig_0_8z[8], celloutsig_0_8z[4], celloutsig_0_8z[7], celloutsig_0_8z[3:2], celloutsig_0_8z[6], celloutsig_0_8z[1], celloutsig_0_8z[11:10], celloutsig_0_8z[17:12], celloutsig_0_8z[0], celloutsig_0_8z[9] } = { celloutsig_0_7z[2], celloutsig_0_7z[2:1], celloutsig_0_7z[1:0], celloutsig_0_7z[0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z[7:2], celloutsig_0_0z, celloutsig_0_0z } ~^ { _01_, _03_[0], _03_[0], celloutsig_0_0z, celloutsig_0_7z[2], _02_, celloutsig_0_7z[1], _01_, _03_[0], celloutsig_0_7z[2:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, _02_, celloutsig_0_7z[0], _02_ };
  assign celloutsig_0_12z[2:0] = { celloutsig_0_2z[1:0], celloutsig_0_1z } ^ { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z };
  assign { celloutsig_1_5z[0], celloutsig_1_5z[6:2], celloutsig_1_5z[7] } = { celloutsig_1_3z, celloutsig_1_0z, in_data[175] } ^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z[3] };
  assign _03_[2:1] = { _02_, _01_ };
  assign _05_[2] = _00_;
  assign celloutsig_0_12z[7:3] = 5'h00;
  assign celloutsig_0_8z[5] = celloutsig_0_8z[11];
  assign celloutsig_1_5z[1] = 1'h0;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
