#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 17 18:29:58 2020
# Process ID: 8152
# Current directory: C:/Users/Adam/Downloads/INF1500/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10204 C:\Users\Adam\Downloads\INF1500\lab1\lab1.xpr
# Log file: C:/Users/Adam/Downloads/INF1500/lab1/vivado.log
# Journal file: C:/Users/Adam/Downloads/INF1500/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adam/Downloads/INF1500/lab1/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/fullAdder1B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/ATAD_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.480 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd]
INFO: [BD 41-1662] The design 'fullAdder4B.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/sim/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hdl/fullAdder4B_wrapper.vhd
Exporting to file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B.hwh
Generated Block Design Tcl file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B_bd.tcl
Generated Hardware Definition File C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd] -directory C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [BD 41-1662] The design 'fullAdder4B.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/sim/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hdl/fullAdder4B_wrapper.vhd
Exporting to file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B.hwh
Generated Block Design Tcl file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B_bd.tcl
Generated Hardware Definition File C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fullAdder4B_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fullAdder4B_wrapper_vlog.prj"
"xvhdl --incr --relax -prj fullAdder4B_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/bd/fullAdder4B/sim/fullAdder4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder4B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hdl/fullAdder4B_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder4B_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
"xelab -wto 985dfabb2c2944b5b9c517dacf2ac457 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullAdder4B_wrapper_behav xil_defaultlib.fullAdder4B_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 985dfabb2c2944b5b9c517dacf2ac457 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullAdder4B_wrapper_behav xil_defaultlib.fullAdder4B_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ATAD_SPLIT_4 [atad_split_4_default]
Compiling architecture fulladder4b_atad_split_4_0_0_arch of entity xil_defaultlib.fullAdder4B_ATAD_SPLIT_4_0_0 [fulladder4b_atad_split_4_0_0_def...]
Compiling architecture fulladder4b_atad_split_4_1_0_arch of entity xil_defaultlib.fullAdder4B_ATAD_SPLIT_4_1_0 [fulladder4b_atad_split_4_1_0_def...]
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.fullAdder1B_xup_and2_0_0
Compiling module xil_defaultlib.fullAdder1B_xup_and2_1_0
Compiling module xil_defaultlib.fullAdder1B_xup_and2_2_0
Compiling module xil_defaultlib.xup_or3
Compiling module xil_defaultlib.fullAdder1B_xup_or3_0_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.fullAdder1B_xup_xor2_0_0
Compiling module xil_defaultlib.fullAdder1B_xup_xor2_1_0
Compiling architecture structure of entity xil_defaultlib.fullAdder1B [fulladder1b_default]
Compiling architecture fulladder4b_fulladder1b_0_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_0_0 [fulladder4b_fulladder1b_0_0_defa...]
Compiling architecture fulladder4b_fulladder1b_1_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_1_0 [fulladder4b_fulladder1b_1_0_defa...]
Compiling architecture fulladder4b_fulladder1b_2_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_2_0 [fulladder4b_fulladder1b_2_0_defa...]
Compiling architecture fulladder4b_fulladder1b_3_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_3_0 [fulladder4b_fulladder1b_3_0_defa...]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.fullAdder4B_xlconcat_0_0
Compiling module xil_defaultlib.xup_nor4
Compiling module xil_defaultlib.fullAdder4B_xup_nor4_0_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_0_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_1_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_2_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_3_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_4_0
Compiling architecture structure of entity xil_defaultlib.fullAdder4B [fulladder4b_default]
Compiling architecture structure of entity xil_defaultlib.fulladder4b_wrapper
Built simulation snapshot fullAdder4B_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fullAdder4B_wrapper_behav -key {Behavioral:sim_1:Functional:fullAdder4B_wrapper} -tclbatch {fullAdder4B_wrapper.tcl} -protoinst "protoinst_files/fullAdder4B.protoinst" -protoinst "protoinst_files/fullAdder1B.protoinst" -view {C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fullAdder4B.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fullAdder1B.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg
WARNING: Simulation object /fullAdder1B_wrapper/a was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/b was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/cin was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/cout was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/s was not found in the design.
source fullAdder4B_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fullAdder4B_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1196.480 ; gain = 0.000
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
open_bd_design {C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd}
Adding component instance block -- xilinx.com:user:fullAdder1B:1.0 - fullAdder1B_0
Adding component instance block -- xilinx.com:user:fullAdder1B:1.0 - fullAdder1B_1
Adding component instance block -- xilinx.com:user:fullAdder1B:1.0 - fullAdder1B_2
Adding component instance block -- xilinx.com:user:fullAdder1B:1.0 - fullAdder1B_3
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_1
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_2
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_3
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_4
Adding component instance block -- xilinx.com:xup:xup_nor4:1.0 - xup_nor4_0
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_4:1.0 - ATAD_SPLIT_4_0
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_4:1.0 - ATAD_SPLIT_4_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <fullAdder4B> from BD file <C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd>
close_bd_design [get_bd_designs fullAdder4B]
Wrote  : <C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/ui/bd_1cf43a0d.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.480 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [BD 41-1662] The design 'fullAdder4B.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/sim/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hdl/fullAdder4B_wrapper.vhd
Exporting to file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B.hwh
Generated Block Design Tcl file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B_bd.tcl
Generated Hardware Definition File C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fullAdder4B_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fullAdder4B_wrapper_vlog.prj"
"xvhdl --incr --relax -prj fullAdder4B_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hdl/fullAdder4B_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder4B_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
"xelab -wto 985dfabb2c2944b5b9c517dacf2ac457 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullAdder4B_wrapper_behav xil_defaultlib.fullAdder4B_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 985dfabb2c2944b5b9c517dacf2ac457 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullAdder4B_wrapper_behav xil_defaultlib.fullAdder4B_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ATAD_SPLIT_4 [atad_split_4_default]
Compiling architecture fulladder4b_atad_split_4_0_0_arch of entity xil_defaultlib.fullAdder4B_ATAD_SPLIT_4_0_0 [fulladder4b_atad_split_4_0_0_def...]
Compiling architecture fulladder4b_atad_split_4_1_0_arch of entity xil_defaultlib.fullAdder4B_ATAD_SPLIT_4_1_0 [fulladder4b_atad_split_4_1_0_def...]
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.fullAdder1B_xup_and2_0_0
Compiling module xil_defaultlib.fullAdder1B_xup_and2_1_0
Compiling module xil_defaultlib.fullAdder1B_xup_and2_2_0
Compiling module xil_defaultlib.xup_or3
Compiling module xil_defaultlib.fullAdder1B_xup_or3_0_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.fullAdder1B_xup_xor2_0_0
Compiling module xil_defaultlib.fullAdder1B_xup_xor2_1_0
Compiling architecture structure of entity xil_defaultlib.fullAdder1B [fulladder1b_default]
Compiling architecture fulladder4b_fulladder1b_0_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_0_0 [fulladder4b_fulladder1b_0_0_defa...]
Compiling architecture fulladder4b_fulladder1b_1_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_1_0 [fulladder4b_fulladder1b_1_0_defa...]
Compiling architecture fulladder4b_fulladder1b_2_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_2_0 [fulladder4b_fulladder1b_2_0_defa...]
Compiling architecture fulladder4b_fulladder1b_3_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_3_0 [fulladder4b_fulladder1b_3_0_defa...]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.fullAdder4B_xlconcat_0_0
Compiling module xil_defaultlib.xup_nor4
Compiling module xil_defaultlib.fullAdder4B_xup_nor4_0_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_0_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_1_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_2_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_3_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_4_0
Compiling architecture structure of entity xil_defaultlib.fullAdder4B [fulladder4b_default]
Compiling architecture structure of entity xil_defaultlib.fulladder4b_wrapper
Built simulation snapshot fullAdder4B_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fullAdder4B_wrapper_behav -key {Behavioral:sim_1:Functional:fullAdder4B_wrapper} -tclbatch {fullAdder4B_wrapper.tcl} -protoinst "protoinst_files/fullAdder4B.protoinst" -protoinst "protoinst_files/fullAdder1B.protoinst" -view {C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fullAdder4B.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fullAdder1B.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg
WARNING: Simulation object /fullAdder1B_wrapper/a was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/b was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/cin was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/cout was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/s was not found in the design.
source fullAdder4B_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fullAdder4B_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1196.480 ; gain = 0.000
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/s} -radix bin {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/s} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd]
INFO: [BD 41-1662] The design 'fullAdder4B.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/sim/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hdl/fullAdder4B_wrapper.vhd
Exporting to file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B.hwh
Generated Block Design Tcl file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B_bd.tcl
Generated Hardware Definition File C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd] -directory C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/Adam/Downloads/INF1500/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [BD 41-1662] The design 'fullAdder4B.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/sim/fullAdder4B.vhd
VHDL Output written to : C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hdl/fullAdder4B_wrapper.vhd
Exporting to file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B.hwh
Generated Block Design Tcl file C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hw_handoff/fullAdder4B_bd.tcl
Generated Hardware Definition File C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/synth/fullAdder4B.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/fullAdder4B.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fullAdder4B_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fullAdder4B_wrapper_vlog.prj"
"xvhdl --incr --relax -prj fullAdder4B_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab1/lab1.ip_user_files/bd/fullAdder4B/sim/fullAdder4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder4B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab1/lab1.srcs/sources_1/bd/fullAdder4B/hdl/fullAdder4B_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder4B_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
"xelab -wto 985dfabb2c2944b5b9c517dacf2ac457 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullAdder4B_wrapper_behav xil_defaultlib.fullAdder4B_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 985dfabb2c2944b5b9c517dacf2ac457 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullAdder4B_wrapper_behav xil_defaultlib.fullAdder4B_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ATAD_SPLIT_4 [atad_split_4_default]
Compiling architecture fulladder4b_atad_split_4_0_0_arch of entity xil_defaultlib.fullAdder4B_ATAD_SPLIT_4_0_0 [fulladder4b_atad_split_4_0_0_def...]
Compiling architecture fulladder4b_atad_split_4_1_0_arch of entity xil_defaultlib.fullAdder4B_ATAD_SPLIT_4_1_0 [fulladder4b_atad_split_4_1_0_def...]
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.fullAdder1B_xup_and2_0_0
Compiling module xil_defaultlib.fullAdder1B_xup_and2_1_0
Compiling module xil_defaultlib.fullAdder1B_xup_and2_2_0
Compiling module xil_defaultlib.xup_or3
Compiling module xil_defaultlib.fullAdder1B_xup_or3_0_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.fullAdder1B_xup_xor2_0_0
Compiling module xil_defaultlib.fullAdder1B_xup_xor2_1_0
Compiling architecture structure of entity xil_defaultlib.fullAdder1B [fulladder1b_default]
Compiling architecture fulladder4b_fulladder1b_0_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_0_0 [fulladder4b_fulladder1b_0_0_defa...]
Compiling architecture fulladder4b_fulladder1b_1_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_1_0 [fulladder4b_fulladder1b_1_0_defa...]
Compiling architecture fulladder4b_fulladder1b_2_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_2_0 [fulladder4b_fulladder1b_2_0_defa...]
Compiling architecture fulladder4b_fulladder1b_3_0_arch of entity xil_defaultlib.fullAdder4B_fullAdder1B_3_0 [fulladder4b_fulladder1b_3_0_defa...]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.fullAdder4B_xlconcat_0_0
Compiling module xil_defaultlib.xup_nor4
Compiling module xil_defaultlib.fullAdder4B_xup_nor4_0_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_0_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_1_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_2_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_3_0
Compiling module xil_defaultlib.fullAdder4B_xup_xor2_4_0
Compiling architecture structure of entity xil_defaultlib.fullAdder4B [fulladder4b_default]
Compiling architecture structure of entity xil_defaultlib.fulladder4b_wrapper
Built simulation snapshot fullAdder4B_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fullAdder4B_wrapper_behav -key {Behavioral:sim_1:Functional:fullAdder4B_wrapper} -tclbatch {fullAdder4B_wrapper.tcl} -protoinst "protoinst_files/fullAdder4B.protoinst" -protoinst "protoinst_files/fullAdder1B.protoinst" -view {C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fullAdder4B.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fullAdder1B.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Adam/Downloads/INF1500/lab1/fullAdder1B_wrapper_behav.wcfg
WARNING: Simulation object /fullAdder1B_wrapper/a was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/b was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/cin was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/cout was not found in the design.
WARNING: Simulation object /fullAdder1B_wrapper/s was not found in the design.
source fullAdder4B_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fullAdder4B_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1196.480 ; gain = 0.000
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[0]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {1 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/b[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/op} -radix hex {0 0ns}
run 100 ns
add_force {/fullAdder4B_wrapper/a[3]} -radix hex {1 0ns}
add_force {/fullAdder4B_wrapper/a[2]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/a[1]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[3]} -radix hex {0 0ns}
add_force {/fullAdder4B_wrapper/b[0]} -radix hex {1 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 17 20:00:10 2020...
