<stg><name>addmod</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:0 %s_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:1 %s_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:2 %s_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:3 %s_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %mod_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mod_r

]]></Node>
<StgValue><ssdm name="mod_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %p_read715 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read715"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %p_read614 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read614"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %p_read513 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read513"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %p_read412 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read412"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %p_read311 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read311"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %p_read210 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read210"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %p_read19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %p_read_19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:14 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
:15 %ref_tmp_1_i_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:16 %y_word_num_bits_assign = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_word_num_bits_assign"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
:17 %n_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="n_word_num_bits"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln29 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:6 %s_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:7 %s_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_0_load, i64 0, i64 %s_word_num_bits_1_0_load, i64 %s_word_num_bits_1_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %s_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_0_load, i64 %s_word_num_bits_2_0_load, i64 0, i64 %s_word_num_bits_2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %s_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:10 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:11 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:12 %store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:13 %store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:14 %store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:15 %store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:16 %br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:0 %s_value_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_value_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:1 %s_value_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_value_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:2 %s_value_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_value_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:3 %s_value_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_value_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:4 %store_ln173 = store i64 %s_word_num_bits_3_1, i64 %s_value_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:5 %store_ln173 = store i64 %s_word_num_bits_2_1, i64 %s_value_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:6 %store_ln173 = store i64 %s_word_num_bits_1_1, i64 %s_value_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:7 %store_ln173 = store i64 %s_word_num_bits_0_1, i64 %s_value_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:8 %br_ln173 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:0 %i_137 = phi i3 %i, void %.split411, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="i_137"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:1 %k = phi i1 %s_carry, void %.split411, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:2 %i = add i3 %i_137, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:3 %icmp_ln173 = icmp_eq  i3 %i_137, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:4 %empty_454 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:5 %br_ln173 = br i1 %icmp_ln173, void %.split4, void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="3">
<![CDATA[
.split4:0 %trunc_ln50 = trunc i3 %i_137

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split4:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_19, i64 %p_read19, i64 %p_read210, i64 %p_read311, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split4:2 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read412, i64 %p_read513, i64 %p_read614, i64 %p_read715, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:3 %add_ln175 = add i64 %tmp_s, i64 %tmp

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:4 %k1 = icmp_ult  i64 %add_ln175, i64 %tmp

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="1">
<![CDATA[
.split4:5 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:6 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split4:7 %switch_ln177 = switch i2 %trunc_ln50, void %branch7, i2 0, void %.split4..split411_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln177"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln177 = store i64 %add_ln177, i64 %s_value_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln177 = br void %.split411

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln177 = store i64 %add_ln177, i64 %s_value_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln177 = br void %.split411

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split4..split411_crit_edge:0 %store_ln177 = store i64 %add_ln177, i64 %s_value_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.split4..split411_crit_edge:1 %br_ln177 = br void %.split411

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln177 = store i64 %add_ln177, i64 %s_value_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln177 = br void %.split411

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split411:0 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split411:1 %s_carry = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="s_carry"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.split411:2 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit.preheader:0 %br_ln29 = br void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit:0 %idx14 = phi i3 %add_ln29_27, void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit, i3 0, void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit.preheader

]]></Node>
<StgValue><ssdm name="idx14"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit:1 %add_ln29_27 = add i3 %idx14, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29_27"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="3">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit:2 %zext_ln29 = zext i3 %idx14

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit:3 %n_word_num_bits_addr = getelementptr i64 %n_word_num_bits, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="n_word_num_bits_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit:4 %store_ln29 = store i64 0, i3 %n_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit:5 %icmp_ln29_29 = icmp_eq  i3 %idx14, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29_29"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit:6 %empty_455 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit:7 %br_ln29 = br i1 %icmp_ln29_29, void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln38 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0 %i_138 = phi i3 %i_159, void %.split2, i3 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_138"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1 %i_159 = add i3 %i_138, i3 1

]]></Node>
<StgValue><ssdm name="i_159"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="3">
<![CDATA[
.preheader1:2 %zext_ln38 = zext i3 %i_138

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3 %icmp_ln38 = icmp_eq  i3 %i_138, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %empty_456 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln38 = br i1 %icmp_ln38, void %.split2, void %_ZN4intx4uintILj512EEC2ILj256EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split2:0 %s_value_word_num_bits_0_0_load = load i64 %s_value_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="s_value_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split2:1 %s_value_word_num_bits_1_0_load = load i64 %s_value_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="s_value_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split2:2 %s_value_word_num_bits_2_0_load = load i64 %s_value_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="s_value_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split2:3 %s_value_word_num_bits_3_0_load = load i64 %s_value_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="s_value_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="3">
<![CDATA[
.split2:4 %trunc_ln50_62 = trunc i3 %i_138

]]></Node>
<StgValue><ssdm name="trunc_ln50_62"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split2:5 %tmp_62 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_value_word_num_bits_0_0_load, i64 %s_value_word_num_bits_1_0_load, i64 %s_value_word_num_bits_2_0_load, i64 %s_value_word_num_bits_3_0_load, i2 %trunc_ln50_62

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:6 %n_word_num_bits_addr_2 = getelementptr i64 %n_word_num_bits, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="n_word_num_bits_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split2:7 %store_ln39 = store i64 %tmp_62, i3 %n_word_num_bits_addr_2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.split2:8 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="1">
<![CDATA[
_ZN4intx4uintILj512EEC2ILj256EvEERKNS0_IXT_EEE.exit:0 %zext_ln900 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln900"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj512EEC2ILj256EvEERKNS0_IXT_EEE.exit:1 %n_word_num_bits_addr_1 = getelementptr i64 %n_word_num_bits, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="n_word_num_bits_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj512EEC2ILj256EvEERKNS0_IXT_EEE.exit:2 %store_ln900 = store i64 %zext_ln900, i3 %n_word_num_bits_addr_1

]]></Node>
<StgValue><ssdm name="store_ln900"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2ILj256EvEERKNS0_IXT_EEE.exit:3 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx16 = phi i3 0, void %_ZN4intx4uintILj512EEC2ILj256EvEERKNS0_IXT_EEE.exit, i3 %add_ln29_28, void

]]></Node>
<StgValue><ssdm name="idx16"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln29_28 = add i3 %idx16, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29_28"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln29_2 = zext i3 %idx16

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %y_word_num_bits_assign_addr_2 = getelementptr i64 %y_word_num_bits_assign, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="y_word_num_bits_assign_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:4 %store_ln29 = store i64 0, i3 %y_word_num_bits_assign_addr_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln29_30 = icmp_eq  i3 %idx16, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29_30"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_457 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln29 = br i1 %icmp_ln29_30, void, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="19">
<![CDATA[
.preheader.preheader:0 %trunc_ln50_63 = trunc i19 %mod_read

]]></Node>
<StgValue><ssdm name="trunc_ln50_63"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1 %br_ln38 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_139 = phi i3 %i_160, void %.split, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_139"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %i_160 = add i3 %i_139, i3 1

]]></Node>
<StgValue><ssdm name="i_160"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="3">
<![CDATA[
.preheader:2 %zext_ln38_1 = zext i3 %i_139

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %icmp_ln38_1 = icmp_eq  i3 %i_139, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln38_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_458 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln38 = br i1 %icmp_ln38_1, void %.split, void %_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50_64 = trunc i3 %i_139

]]></Node>
<StgValue><ssdm name="trunc_ln50_64"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:1 %shl_ln50 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_64, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln50"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="5">
<![CDATA[
.split:2 %zext_ln50 = zext i5 %shl_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:3 %add_ln50 = add i19 %zext_ln50, i19 %mod_read

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:4 %lshr_ln39_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln39_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="14">
<![CDATA[
.split:5 %zext_ln39 = zext i14 %lshr_ln39_2

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="14">
<![CDATA[
.split:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:8 %add_ln39 = add i5 %shl_ln50, i5 %trunc_ln50_63

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="11">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:0 %call_ln718 = call void @udivrem<512u>, i64 %ref_tmp_1_i_i, i64 %n_word_num_bits, i64 %y_word_num_bits_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ln718"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="137" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="14">
<![CDATA[
.split:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split:9 %shl_ln39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln39, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln39"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="8">
<![CDATA[
.split:10 %zext_ln39_2 = zext i8 %shl_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:11 %lshr_ln39 = lshr i256 %state_load, i256 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="lshr_ln39"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="256">
<![CDATA[
.split:12 %trunc_ln39 = trunc i256 %lshr_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %y_word_num_bits_assign_addr = getelementptr i64 %y_word_num_bits_assign, i64 0, i64 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="y_word_num_bits_assign_addr"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split:14 %store_ln39 = store i64 %trunc_ln39, i3 %y_word_num_bits_assign_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.split:15 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="11">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:0 %call_ln718 = call void @udivrem<512u>, i64 %ref_tmp_1_i_i, i64 %n_word_num_bits, i64 %y_word_num_bits_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ln718"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:1 %ref_tmp_1_i_i_addr = getelementptr i64 %ref_tmp_1_i_i, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_addr"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:2 %ref_tmp_1_i_i_load = load i3 %ref_tmp_1_i_i_addr

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:2 %ref_tmp_1_i_i_load = load i3 %ref_tmp_1_i_i_addr

]]></Node>
<StgValue><ssdm name="ref_tmp_1_i_i_load"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64">
<![CDATA[
_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:3 %ret_ln718 = ret i64 %ref_tmp_1_i_i_load

]]></Node>
<StgValue><ssdm name="ret_ln718"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="168" name="state" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="170" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="171" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="172" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="173" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="174" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="175" name="p_read6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read6"/></StgValue>
</port>
<port id="176" name="p_read7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read7"/></StgValue>
</port>
<port id="177" name="mod_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mod_r"/></StgValue>
</port>
<port id="178" name="intx_internal_reciprocal_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="intx_internal_reciprocal_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="180" from="StgValue_179" to="s_word_num_bits_0_0" fromId="179" toId="12">
</dataflow>
<dataflow id="181" from="StgValue_179" to="s_word_num_bits_1_0" fromId="179" toId="13">
</dataflow>
<dataflow id="182" from="StgValue_179" to="s_word_num_bits_2_0" fromId="179" toId="14">
</dataflow>
<dataflow id="183" from="StgValue_179" to="s_word_num_bits_3_0" fromId="179" toId="15">
</dataflow>
<dataflow id="185" from="_ssdm_op_Read.ap_auto.i19" to="mod_read" fromId="184" toId="16">
</dataflow>
<dataflow id="186" from="mod_r" to="mod_read" fromId="177" toId="16">
</dataflow>
<dataflow id="188" from="_ssdm_op_Read.ap_auto.i64" to="p_read715" fromId="187" toId="17">
</dataflow>
<dataflow id="189" from="p_read7" to="p_read715" fromId="176" toId="17">
</dataflow>
<dataflow id="190" from="_ssdm_op_Read.ap_auto.i64" to="p_read614" fromId="187" toId="18">
</dataflow>
<dataflow id="191" from="p_read6" to="p_read614" fromId="175" toId="18">
</dataflow>
<dataflow id="192" from="_ssdm_op_Read.ap_auto.i64" to="p_read513" fromId="187" toId="19">
</dataflow>
<dataflow id="193" from="p_read5" to="p_read513" fromId="174" toId="19">
</dataflow>
<dataflow id="194" from="_ssdm_op_Read.ap_auto.i64" to="p_read412" fromId="187" toId="20">
</dataflow>
<dataflow id="195" from="p_read4" to="p_read412" fromId="173" toId="20">
</dataflow>
<dataflow id="196" from="_ssdm_op_Read.ap_auto.i64" to="p_read311" fromId="187" toId="21">
</dataflow>
<dataflow id="197" from="p_read3" to="p_read311" fromId="172" toId="21">
</dataflow>
<dataflow id="198" from="_ssdm_op_Read.ap_auto.i64" to="p_read210" fromId="187" toId="22">
</dataflow>
<dataflow id="199" from="p_read2" to="p_read210" fromId="171" toId="22">
</dataflow>
<dataflow id="200" from="_ssdm_op_Read.ap_auto.i64" to="p_read19" fromId="187" toId="23">
</dataflow>
<dataflow id="201" from="p_read1" to="p_read19" fromId="170" toId="23">
</dataflow>
<dataflow id="202" from="_ssdm_op_Read.ap_auto.i64" to="p_read_19" fromId="187" toId="24">
</dataflow>
<dataflow id="203" from="p_read" to="p_read_19" fromId="169" toId="24">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="204" toId="25">
</dataflow>
<dataflow id="206" from="state" to="specinterface_ln0" fromId="168" toId="25">
</dataflow>
<dataflow id="208" from="empty_17" to="specinterface_ln0" fromId="207" toId="25">
</dataflow>
<dataflow id="210" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="211" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="213" from="empty_18" to="specinterface_ln0" fromId="212" toId="25">
</dataflow>
<dataflow id="215" from="StgValue_214" to="specinterface_ln0" fromId="214" toId="25">
</dataflow>
<dataflow id="216" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="217" from="empty_18" to="specinterface_ln0" fromId="212" toId="25">
</dataflow>
<dataflow id="218" from="empty_18" to="specinterface_ln0" fromId="212" toId="25">
</dataflow>
<dataflow id="219" from="empty_18" to="specinterface_ln0" fromId="212" toId="25">
</dataflow>
<dataflow id="220" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="221" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="222" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="223" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="224" from="empty_18" to="specinterface_ln0" fromId="212" toId="25">
</dataflow>
<dataflow id="225" from="empty_18" to="specinterface_ln0" fromId="212" toId="25">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="226" toId="26">
</dataflow>
<dataflow id="228" from="state" to="specbramwithbyteenable_ln0" fromId="168" toId="26">
</dataflow>
<dataflow id="230" from="StgValue_229" to="ref_tmp_1_i_i" fromId="229" toId="27">
</dataflow>
<dataflow id="231" from="StgValue_229" to="y_word_num_bits_assign" fromId="229" toId="28">
</dataflow>
<dataflow id="232" from="StgValue_229" to="n_word_num_bits" fromId="229" toId="29">
</dataflow>
<dataflow id="234" from="StgValue_233" to="phi_ln29" fromId="233" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="br_ln29" to="phi_ln29" fromId="30" toId="31">
</dataflow>
<dataflow id="236" from="add_ln29" to="phi_ln29" fromId="32" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="br_ln29" to="phi_ln29" fromId="47" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="238" from="phi_ln29" to="add_ln29" fromId="31" toId="32">
</dataflow>
<dataflow id="240" from="StgValue_239" to="add_ln29" fromId="239" toId="32">
</dataflow>
<dataflow id="241" from="s_word_num_bits_0_0" to="s_word_num_bits_0_0_load" fromId="12" toId="33">
</dataflow>
<dataflow id="242" from="s_word_num_bits_1_0" to="s_word_num_bits_1_0_load" fromId="13" toId="34">
</dataflow>
<dataflow id="243" from="s_word_num_bits_2_0" to="s_word_num_bits_2_0_load" fromId="14" toId="35">
</dataflow>
<dataflow id="244" from="s_word_num_bits_3_0" to="s_word_num_bits_3_0_load" fromId="15" toId="36">
</dataflow>
<dataflow id="246" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_0_1" fromId="245" toId="37">
</dataflow>
<dataflow id="248" from="StgValue_247" to="s_word_num_bits_0_1" fromId="247" toId="37">
</dataflow>
<dataflow id="249" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="33" toId="37">
</dataflow>
<dataflow id="250" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="33" toId="37">
</dataflow>
<dataflow id="251" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="33" toId="37">
</dataflow>
<dataflow id="252" from="phi_ln29" to="s_word_num_bits_0_1" fromId="31" toId="37">
</dataflow>
<dataflow id="253" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_1_1" fromId="245" toId="38">
</dataflow>
<dataflow id="254" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="34" toId="38">
</dataflow>
<dataflow id="255" from="StgValue_247" to="s_word_num_bits_1_1" fromId="247" toId="38">
</dataflow>
<dataflow id="256" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="34" toId="38">
</dataflow>
<dataflow id="257" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="34" toId="38">
</dataflow>
<dataflow id="258" from="phi_ln29" to="s_word_num_bits_1_1" fromId="31" toId="38">
</dataflow>
<dataflow id="259" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_2_1" fromId="245" toId="39">
</dataflow>
<dataflow id="260" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="35" toId="39">
</dataflow>
<dataflow id="261" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="35" toId="39">
</dataflow>
<dataflow id="262" from="StgValue_247" to="s_word_num_bits_2_1" fromId="247" toId="39">
</dataflow>
<dataflow id="263" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="35" toId="39">
</dataflow>
<dataflow id="264" from="phi_ln29" to="s_word_num_bits_2_1" fromId="31" toId="39">
</dataflow>
<dataflow id="265" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_3_1" fromId="245" toId="40">
</dataflow>
<dataflow id="266" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="36" toId="40">
</dataflow>
<dataflow id="267" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="36" toId="40">
</dataflow>
<dataflow id="268" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="36" toId="40">
</dataflow>
<dataflow id="269" from="StgValue_247" to="s_word_num_bits_3_1" fromId="247" toId="40">
</dataflow>
<dataflow id="270" from="phi_ln29" to="s_word_num_bits_3_1" fromId="31" toId="40">
</dataflow>
<dataflow id="271" from="phi_ln29" to="icmp_ln29" fromId="31" toId="41">
</dataflow>
<dataflow id="273" from="StgValue_272" to="icmp_ln29" fromId="272" toId="41">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="274" toId="42">
</dataflow>
<dataflow id="277" from="StgValue_276" to="empty" fromId="276" toId="42">
</dataflow>
<dataflow id="278" from="StgValue_276" to="empty" fromId="276" toId="42">
</dataflow>
<dataflow id="279" from="StgValue_276" to="empty" fromId="276" toId="42">
</dataflow>
<dataflow id="280" from="s_word_num_bits_3_1" to="store_ln29" fromId="40" toId="43">
</dataflow>
<dataflow id="281" from="s_word_num_bits_3_0" to="store_ln29" fromId="15" toId="43">
</dataflow>
<dataflow id="282" from="s_word_num_bits_2_1" to="store_ln29" fromId="39" toId="44">
</dataflow>
<dataflow id="283" from="s_word_num_bits_2_0" to="store_ln29" fromId="14" toId="44">
</dataflow>
<dataflow id="284" from="s_word_num_bits_1_1" to="store_ln29" fromId="38" toId="45">
</dataflow>
<dataflow id="285" from="s_word_num_bits_1_0" to="store_ln29" fromId="13" toId="45">
</dataflow>
<dataflow id="286" from="s_word_num_bits_0_1" to="store_ln29" fromId="37" toId="46">
</dataflow>
<dataflow id="287" from="s_word_num_bits_0_0" to="store_ln29" fromId="12" toId="46">
</dataflow>
<dataflow id="288" from="icmp_ln29" to="br_ln29" fromId="41" toId="47">
</dataflow>
<dataflow id="289" from="StgValue_179" to="s_value_word_num_bits_0_0" fromId="179" toId="48">
</dataflow>
<dataflow id="290" from="StgValue_179" to="s_value_word_num_bits_1_0" fromId="179" toId="49">
</dataflow>
<dataflow id="291" from="StgValue_179" to="s_value_word_num_bits_2_0" fromId="179" toId="50">
</dataflow>
<dataflow id="292" from="StgValue_179" to="s_value_word_num_bits_3_0" fromId="179" toId="51">
</dataflow>
<dataflow id="293" from="s_word_num_bits_3_1" to="store_ln173" fromId="40" toId="52">
</dataflow>
<dataflow id="294" from="s_value_word_num_bits_3_0" to="store_ln173" fromId="51" toId="52">
</dataflow>
<dataflow id="295" from="s_word_num_bits_2_1" to="store_ln173" fromId="39" toId="53">
</dataflow>
<dataflow id="296" from="s_value_word_num_bits_2_0" to="store_ln173" fromId="50" toId="53">
</dataflow>
<dataflow id="297" from="s_word_num_bits_1_1" to="store_ln173" fromId="38" toId="54">
</dataflow>
<dataflow id="298" from="s_value_word_num_bits_1_0" to="store_ln173" fromId="49" toId="54">
</dataflow>
<dataflow id="299" from="s_word_num_bits_0_1" to="store_ln173" fromId="37" toId="55">
</dataflow>
<dataflow id="300" from="s_value_word_num_bits_0_0" to="store_ln173" fromId="48" toId="55">
</dataflow>
<dataflow id="301" from="i" to="i_137" fromId="59" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="302" from="br_ln0" to="i_137" fromId="81" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="304" from="StgValue_303" to="i_137" fromId="303" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="305" from="br_ln173" to="i_137" fromId="56" toId="57">
</dataflow>
<dataflow id="306" from="s_carry" to="k" fromId="80" toId="58">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="307" from="br_ln0" to="k" fromId="81" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="309" from="StgValue_308" to="k" fromId="308" toId="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="310" from="br_ln173" to="k" fromId="56" toId="58">
</dataflow>
<dataflow id="311" from="i_137" to="i" fromId="57" toId="59">
</dataflow>
<dataflow id="313" from="StgValue_312" to="i" fromId="312" toId="59">
</dataflow>
<dataflow id="314" from="i_137" to="icmp_ln173" fromId="57" toId="60">
</dataflow>
<dataflow id="316" from="StgValue_315" to="icmp_ln173" fromId="315" toId="60">
</dataflow>
<dataflow id="317" from="_ssdm_op_SpecLoopTripCount" to="empty_454" fromId="274" toId="61">
</dataflow>
<dataflow id="318" from="StgValue_276" to="empty_454" fromId="276" toId="61">
</dataflow>
<dataflow id="319" from="StgValue_276" to="empty_454" fromId="276" toId="61">
</dataflow>
<dataflow id="320" from="StgValue_276" to="empty_454" fromId="276" toId="61">
</dataflow>
<dataflow id="321" from="icmp_ln173" to="br_ln173" fromId="60" toId="62">
</dataflow>
<dataflow id="322" from="i_137" to="trunc_ln50" fromId="57" toId="63">
</dataflow>
<dataflow id="323" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp" fromId="245" toId="64">
</dataflow>
<dataflow id="324" from="p_read_19" to="tmp" fromId="24" toId="64">
</dataflow>
<dataflow id="325" from="p_read19" to="tmp" fromId="23" toId="64">
</dataflow>
<dataflow id="326" from="p_read210" to="tmp" fromId="22" toId="64">
</dataflow>
<dataflow id="327" from="p_read311" to="tmp" fromId="21" toId="64">
</dataflow>
<dataflow id="328" from="trunc_ln50" to="tmp" fromId="63" toId="64">
</dataflow>
<dataflow id="329" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_s" fromId="245" toId="65">
</dataflow>
<dataflow id="330" from="p_read412" to="tmp_s" fromId="20" toId="65">
</dataflow>
<dataflow id="331" from="p_read513" to="tmp_s" fromId="19" toId="65">
</dataflow>
<dataflow id="332" from="p_read614" to="tmp_s" fromId="18" toId="65">
</dataflow>
<dataflow id="333" from="p_read715" to="tmp_s" fromId="17" toId="65">
</dataflow>
<dataflow id="334" from="trunc_ln50" to="tmp_s" fromId="63" toId="65">
</dataflow>
<dataflow id="335" from="tmp_s" to="add_ln175" fromId="65" toId="66">
</dataflow>
<dataflow id="336" from="tmp" to="add_ln175" fromId="64" toId="66">
</dataflow>
<dataflow id="337" from="add_ln175" to="k1" fromId="66" toId="67">
</dataflow>
<dataflow id="338" from="tmp" to="k1" fromId="64" toId="67">
</dataflow>
<dataflow id="339" from="k" to="zext_ln177" fromId="58" toId="68">
</dataflow>
<dataflow id="340" from="add_ln175" to="add_ln177" fromId="66" toId="69">
</dataflow>
<dataflow id="341" from="zext_ln177" to="add_ln177" fromId="68" toId="69">
</dataflow>
<dataflow id="342" from="trunc_ln50" to="switch_ln177" fromId="63" toId="70">
</dataflow>
<dataflow id="343" from="StgValue_233" to="switch_ln177" fromId="233" toId="70">
</dataflow>
<dataflow id="344" from="StgValue_239" to="switch_ln177" fromId="239" toId="70">
</dataflow>
<dataflow id="346" from="StgValue_345" to="switch_ln177" fromId="345" toId="70">
</dataflow>
<dataflow id="347" from="add_ln177" to="store_ln177" fromId="69" toId="71">
</dataflow>
<dataflow id="348" from="s_value_word_num_bits_2_0" to="store_ln177" fromId="50" toId="71">
</dataflow>
<dataflow id="349" from="add_ln177" to="store_ln177" fromId="69" toId="73">
</dataflow>
<dataflow id="350" from="s_value_word_num_bits_1_0" to="store_ln177" fromId="49" toId="73">
</dataflow>
<dataflow id="351" from="add_ln177" to="store_ln177" fromId="69" toId="75">
</dataflow>
<dataflow id="352" from="s_value_word_num_bits_0_0" to="store_ln177" fromId="48" toId="75">
</dataflow>
<dataflow id="353" from="add_ln177" to="store_ln177" fromId="69" toId="77">
</dataflow>
<dataflow id="354" from="s_value_word_num_bits_3_0" to="store_ln177" fromId="51" toId="77">
</dataflow>
<dataflow id="355" from="add_ln177" to="icmp_ln178" fromId="69" toId="79">
</dataflow>
<dataflow id="356" from="zext_ln177" to="icmp_ln178" fromId="68" toId="79">
</dataflow>
<dataflow id="357" from="icmp_ln178" to="s_carry" fromId="79" toId="80">
</dataflow>
<dataflow id="358" from="k1" to="s_carry" fromId="67" toId="80">
</dataflow>
<dataflow id="359" from="add_ln29_27" to="idx14" fromId="84" toId="83">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="360" from="br_ln29" to="idx14" fromId="90" toId="83">
<BackEdge/>
</dataflow>
<dataflow id="361" from="StgValue_303" to="idx14" fromId="303" toId="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="362" from="br_ln29" to="idx14" fromId="82" toId="83">
</dataflow>
<dataflow id="363" from="idx14" to="add_ln29_27" fromId="83" toId="84">
</dataflow>
<dataflow id="364" from="StgValue_312" to="add_ln29_27" fromId="312" toId="84">
</dataflow>
<dataflow id="365" from="idx14" to="zext_ln29" fromId="83" toId="85">
</dataflow>
<dataflow id="366" from="n_word_num_bits" to="n_word_num_bits_addr" fromId="29" toId="86">
</dataflow>
<dataflow id="367" from="StgValue_247" to="n_word_num_bits_addr" fromId="247" toId="86">
</dataflow>
<dataflow id="368" from="zext_ln29" to="n_word_num_bits_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="369" from="StgValue_247" to="store_ln29" fromId="247" toId="87">
</dataflow>
<dataflow id="370" from="n_word_num_bits_addr" to="store_ln29" fromId="86" toId="87">
</dataflow>
<dataflow id="371" from="idx14" to="icmp_ln29_29" fromId="83" toId="88">
</dataflow>
<dataflow id="373" from="StgValue_372" to="icmp_ln29_29" fromId="372" toId="88">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecLoopTripCount" to="empty_455" fromId="274" toId="89">
</dataflow>
<dataflow id="376" from="StgValue_375" to="empty_455" fromId="375" toId="89">
</dataflow>
<dataflow id="377" from="StgValue_375" to="empty_455" fromId="375" toId="89">
</dataflow>
<dataflow id="378" from="StgValue_375" to="empty_455" fromId="375" toId="89">
</dataflow>
<dataflow id="379" from="icmp_ln29_29" to="br_ln29" fromId="88" toId="90">
</dataflow>
<dataflow id="380" from="i_159" to="i_138" fromId="93" toId="92">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="381" from="br_ln0" to="i_138" fromId="106" toId="92">
<BackEdge/>
</dataflow>
<dataflow id="382" from="StgValue_303" to="i_138" fromId="303" toId="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="383" from="br_ln38" to="i_138" fromId="91" toId="92">
</dataflow>
<dataflow id="384" from="i_138" to="i_159" fromId="92" toId="93">
</dataflow>
<dataflow id="385" from="StgValue_312" to="i_159" fromId="312" toId="93">
</dataflow>
<dataflow id="386" from="i_138" to="zext_ln38" fromId="92" toId="94">
</dataflow>
<dataflow id="387" from="i_138" to="icmp_ln38" fromId="92" toId="95">
</dataflow>
<dataflow id="388" from="StgValue_315" to="icmp_ln38" fromId="315" toId="95">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecLoopTripCount" to="empty_456" fromId="274" toId="96">
</dataflow>
<dataflow id="390" from="StgValue_276" to="empty_456" fromId="276" toId="96">
</dataflow>
<dataflow id="391" from="StgValue_276" to="empty_456" fromId="276" toId="96">
</dataflow>
<dataflow id="392" from="StgValue_276" to="empty_456" fromId="276" toId="96">
</dataflow>
<dataflow id="393" from="icmp_ln38" to="br_ln38" fromId="95" toId="97">
</dataflow>
<dataflow id="394" from="s_value_word_num_bits_0_0" to="s_value_word_num_bits_0_0_load" fromId="48" toId="98">
</dataflow>
<dataflow id="395" from="s_value_word_num_bits_1_0" to="s_value_word_num_bits_1_0_load" fromId="49" toId="99">
</dataflow>
<dataflow id="396" from="s_value_word_num_bits_2_0" to="s_value_word_num_bits_2_0_load" fromId="50" toId="100">
</dataflow>
<dataflow id="397" from="s_value_word_num_bits_3_0" to="s_value_word_num_bits_3_0_load" fromId="51" toId="101">
</dataflow>
<dataflow id="398" from="i_138" to="trunc_ln50_62" fromId="92" toId="102">
</dataflow>
<dataflow id="399" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_62" fromId="245" toId="103">
</dataflow>
<dataflow id="400" from="s_value_word_num_bits_0_0_load" to="tmp_62" fromId="98" toId="103">
</dataflow>
<dataflow id="401" from="s_value_word_num_bits_1_0_load" to="tmp_62" fromId="99" toId="103">
</dataflow>
<dataflow id="402" from="s_value_word_num_bits_2_0_load" to="tmp_62" fromId="100" toId="103">
</dataflow>
<dataflow id="403" from="s_value_word_num_bits_3_0_load" to="tmp_62" fromId="101" toId="103">
</dataflow>
<dataflow id="404" from="trunc_ln50_62" to="tmp_62" fromId="102" toId="103">
</dataflow>
<dataflow id="405" from="n_word_num_bits" to="n_word_num_bits_addr_2" fromId="29" toId="104">
</dataflow>
<dataflow id="406" from="StgValue_247" to="n_word_num_bits_addr_2" fromId="247" toId="104">
</dataflow>
<dataflow id="407" from="zext_ln38" to="n_word_num_bits_addr_2" fromId="94" toId="104">
</dataflow>
<dataflow id="408" from="tmp_62" to="store_ln39" fromId="103" toId="105">
</dataflow>
<dataflow id="409" from="n_word_num_bits_addr_2" to="store_ln39" fromId="104" toId="105">
</dataflow>
<dataflow id="410" from="k" to="zext_ln900" fromId="58" toId="107">
</dataflow>
<dataflow id="411" from="n_word_num_bits" to="n_word_num_bits_addr_1" fromId="29" toId="108">
</dataflow>
<dataflow id="412" from="StgValue_247" to="n_word_num_bits_addr_1" fromId="247" toId="108">
</dataflow>
<dataflow id="413" from="StgValue_276" to="n_word_num_bits_addr_1" fromId="276" toId="108">
</dataflow>
<dataflow id="414" from="zext_ln900" to="store_ln900" fromId="107" toId="109">
</dataflow>
<dataflow id="415" from="n_word_num_bits_addr_1" to="store_ln900" fromId="108" toId="109">
</dataflow>
<dataflow id="416" from="StgValue_303" to="idx16" fromId="303" toId="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="417" from="br_ln29" to="idx16" fromId="110" toId="111">
</dataflow>
<dataflow id="418" from="add_ln29_28" to="idx16" fromId="112" toId="111">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="419" from="br_ln29" to="idx16" fromId="118" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="420" from="idx16" to="add_ln29_28" fromId="111" toId="112">
</dataflow>
<dataflow id="421" from="StgValue_312" to="add_ln29_28" fromId="312" toId="112">
</dataflow>
<dataflow id="422" from="idx16" to="zext_ln29_2" fromId="111" toId="113">
</dataflow>
<dataflow id="423" from="y_word_num_bits_assign" to="y_word_num_bits_assign_addr_2" fromId="28" toId="114">
</dataflow>
<dataflow id="424" from="StgValue_247" to="y_word_num_bits_assign_addr_2" fromId="247" toId="114">
</dataflow>
<dataflow id="425" from="zext_ln29_2" to="y_word_num_bits_assign_addr_2" fromId="113" toId="114">
</dataflow>
<dataflow id="426" from="StgValue_247" to="store_ln29" fromId="247" toId="115">
</dataflow>
<dataflow id="427" from="y_word_num_bits_assign_addr_2" to="store_ln29" fromId="114" toId="115">
</dataflow>
<dataflow id="428" from="idx16" to="icmp_ln29_30" fromId="111" toId="116">
</dataflow>
<dataflow id="429" from="StgValue_372" to="icmp_ln29_30" fromId="372" toId="116">
</dataflow>
<dataflow id="430" from="_ssdm_op_SpecLoopTripCount" to="empty_457" fromId="274" toId="117">
</dataflow>
<dataflow id="431" from="StgValue_375" to="empty_457" fromId="375" toId="117">
</dataflow>
<dataflow id="432" from="StgValue_375" to="empty_457" fromId="375" toId="117">
</dataflow>
<dataflow id="433" from="StgValue_375" to="empty_457" fromId="375" toId="117">
</dataflow>
<dataflow id="434" from="icmp_ln29_30" to="br_ln29" fromId="116" toId="118">
</dataflow>
<dataflow id="435" from="mod_read" to="trunc_ln50_63" fromId="16" toId="119">
</dataflow>
<dataflow id="436" from="i_160" to="i_139" fromId="122" toId="121">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="437" from="br_ln0" to="i_139" fromId="144" toId="121">
<BackEdge/>
</dataflow>
<dataflow id="438" from="StgValue_303" to="i_139" fromId="303" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_30" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="439" from="br_ln38" to="i_139" fromId="120" toId="121">
</dataflow>
<dataflow id="440" from="i_139" to="i_160" fromId="121" toId="122">
</dataflow>
<dataflow id="441" from="StgValue_312" to="i_160" fromId="312" toId="122">
</dataflow>
<dataflow id="442" from="i_139" to="zext_ln38_1" fromId="121" toId="123">
</dataflow>
<dataflow id="443" from="i_139" to="icmp_ln38_1" fromId="121" toId="124">
</dataflow>
<dataflow id="444" from="StgValue_315" to="icmp_ln38_1" fromId="315" toId="124">
</dataflow>
<dataflow id="445" from="_ssdm_op_SpecLoopTripCount" to="empty_458" fromId="274" toId="125">
</dataflow>
<dataflow id="446" from="StgValue_276" to="empty_458" fromId="276" toId="125">
</dataflow>
<dataflow id="447" from="StgValue_276" to="empty_458" fromId="276" toId="125">
</dataflow>
<dataflow id="448" from="StgValue_276" to="empty_458" fromId="276" toId="125">
</dataflow>
<dataflow id="449" from="icmp_ln38_1" to="br_ln38" fromId="124" toId="126">
</dataflow>
<dataflow id="450" from="i_139" to="trunc_ln50_64" fromId="121" toId="127">
</dataflow>
<dataflow id="452" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln50" fromId="451" toId="128">
</dataflow>
<dataflow id="453" from="trunc_ln50_64" to="shl_ln50" fromId="127" toId="128">
</dataflow>
<dataflow id="454" from="StgValue_303" to="shl_ln50" fromId="303" toId="128">
</dataflow>
<dataflow id="455" from="shl_ln50" to="zext_ln50" fromId="128" toId="129">
</dataflow>
<dataflow id="456" from="zext_ln50" to="add_ln50" fromId="129" toId="130">
</dataflow>
<dataflow id="457" from="mod_read" to="add_ln50" fromId="16" toId="130">
</dataflow>
<dataflow id="459" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln39_2" fromId="458" toId="131">
</dataflow>
<dataflow id="460" from="add_ln50" to="lshr_ln39_2" fromId="130" toId="131">
</dataflow>
<dataflow id="462" from="StgValue_461" to="lshr_ln39_2" fromId="461" toId="131">
</dataflow>
<dataflow id="464" from="StgValue_463" to="lshr_ln39_2" fromId="463" toId="131">
</dataflow>
<dataflow id="465" from="lshr_ln39_2" to="zext_ln39" fromId="131" toId="132">
</dataflow>
<dataflow id="466" from="state" to="state_addr" fromId="168" toId="133">
</dataflow>
<dataflow id="467" from="StgValue_247" to="state_addr" fromId="247" toId="133">
</dataflow>
<dataflow id="468" from="zext_ln39" to="state_addr" fromId="132" toId="133">
</dataflow>
<dataflow id="469" from="state_addr" to="state_load" fromId="133" toId="134">
</dataflow>
<dataflow id="470" from="shl_ln50" to="add_ln39" fromId="128" toId="135">
</dataflow>
<dataflow id="471" from="trunc_ln50_63" to="add_ln39" fromId="119" toId="135">
</dataflow>
<dataflow id="473" from="udivrem<512u>" to="call_ln718" fromId="472" toId="136">
</dataflow>
<dataflow id="474" from="ref_tmp_1_i_i" to="call_ln718" fromId="27" toId="136">
</dataflow>
<dataflow id="475" from="n_word_num_bits" to="call_ln718" fromId="29" toId="136">
</dataflow>
<dataflow id="476" from="y_word_num_bits_assign" to="call_ln718" fromId="28" toId="136">
</dataflow>
<dataflow id="477" from="intx_internal_reciprocal_table" to="call_ln718" fromId="178" toId="136">
</dataflow>
<dataflow id="478" from="state_addr" to="state_load" fromId="133" toId="137">
</dataflow>
<dataflow id="480" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="shl_ln39" fromId="479" toId="138">
</dataflow>
<dataflow id="481" from="add_ln39" to="shl_ln39" fromId="135" toId="138">
</dataflow>
<dataflow id="482" from="StgValue_303" to="shl_ln39" fromId="303" toId="138">
</dataflow>
<dataflow id="483" from="shl_ln39" to="zext_ln39_2" fromId="138" toId="139">
</dataflow>
<dataflow id="484" from="state_load" to="lshr_ln39" fromId="137" toId="140">
</dataflow>
<dataflow id="485" from="zext_ln39_2" to="lshr_ln39" fromId="139" toId="140">
</dataflow>
<dataflow id="486" from="lshr_ln39" to="trunc_ln39" fromId="140" toId="141">
</dataflow>
<dataflow id="487" from="y_word_num_bits_assign" to="y_word_num_bits_assign_addr" fromId="28" toId="142">
</dataflow>
<dataflow id="488" from="StgValue_247" to="y_word_num_bits_assign_addr" fromId="247" toId="142">
</dataflow>
<dataflow id="489" from="zext_ln38_1" to="y_word_num_bits_assign_addr" fromId="123" toId="142">
</dataflow>
<dataflow id="490" from="trunc_ln39" to="store_ln39" fromId="141" toId="143">
</dataflow>
<dataflow id="491" from="y_word_num_bits_assign_addr" to="store_ln39" fromId="142" toId="143">
</dataflow>
<dataflow id="492" from="udivrem<512u>" to="call_ln718" fromId="472" toId="145">
</dataflow>
<dataflow id="493" from="ref_tmp_1_i_i" to="call_ln718" fromId="27" toId="145">
</dataflow>
<dataflow id="494" from="n_word_num_bits" to="call_ln718" fromId="29" toId="145">
</dataflow>
<dataflow id="495" from="y_word_num_bits_assign" to="call_ln718" fromId="28" toId="145">
</dataflow>
<dataflow id="496" from="intx_internal_reciprocal_table" to="call_ln718" fromId="178" toId="145">
</dataflow>
<dataflow id="497" from="ref_tmp_1_i_i" to="ref_tmp_1_i_i_addr" fromId="27" toId="146">
</dataflow>
<dataflow id="498" from="StgValue_247" to="ref_tmp_1_i_i_addr" fromId="247" toId="146">
</dataflow>
<dataflow id="499" from="StgValue_247" to="ref_tmp_1_i_i_addr" fromId="247" toId="146">
</dataflow>
<dataflow id="500" from="ref_tmp_1_i_i_addr" to="ref_tmp_1_i_i_load" fromId="146" toId="147">
</dataflow>
<dataflow id="501" from="ref_tmp_1_i_i_addr" to="ref_tmp_1_i_i_load" fromId="146" toId="148">
</dataflow>
<dataflow id="502" from="ref_tmp_1_i_i_load" to="ret_ln718" fromId="148" toId="149">
</dataflow>
<dataflow id="503" from="icmp_ln29" to="StgValue_2" fromId="41" toId="2">
</dataflow>
<dataflow id="504" from="icmp_ln173" to="StgValue_3" fromId="60" toId="3">
</dataflow>
<dataflow id="505" from="trunc_ln50" to="StgValue_3" fromId="63" toId="3">
</dataflow>
<dataflow id="506" from="icmp_ln29_29" to="StgValue_4" fromId="88" toId="4">
</dataflow>
<dataflow id="507" from="icmp_ln38" to="StgValue_5" fromId="95" toId="5">
</dataflow>
<dataflow id="508" from="icmp_ln29_30" to="StgValue_6" fromId="116" toId="6">
</dataflow>
<dataflow id="509" from="icmp_ln38_1" to="StgValue_7" fromId="124" toId="7">
</dataflow>
</dataflows>


</stg>
