

================================================================
== Vitis HLS Report for 'shake_absorb_1'
================================================================
* Date:           Thu Dec 29 14:54:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143  |shake_absorb_1_Pipeline_VITIS_LOOP_369_4  |       70|       86|   0.700 us|  0.860 us|   70|   86|       no|
        |grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154  |shake_absorb_1_Pipeline_VITIS_LOOP_376_5  |        2|       82|  20.000 ns|  0.820 us|    2|   82|       no|
        |grp_KeccakF1600_StatePermute_fu_164                  |KeccakF1600_StatePermute                  |       50|       50|   0.500 us|  0.500 us|   50|   50|       no|
        |grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172  |shake_absorb_1_Pipeline_VITIS_LOOP_383_6  |       10|       10|   0.100 us|  0.100 us|   10|   10|       no|
        |grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177  |shake_absorb_1_Pipeline_VITIS_LOOP_385_7  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187   |shake_absorb_1_Pipeline_VITIS_LOOP_12_1   |       10|       10|   0.100 us|  0.100 us|   10|   10|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1            |        8|        8|          1|          -|          -|     8|        no|
        |- VITIS_LOOP_368_3  |        ?|        ?|  124 ~ 140|          -|          -|     ?|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      356|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     -|     2055|    18070|    -|
|Memory               |        0|     -|        8|        1|    0|
|Multiplexer          |        -|     -|        -|      437|    -|
|Register             |        -|     -|      245|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|     2308|    18864|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+------+-------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_164                  |KeccakF1600_StatePermute                  |        2|   0|  1633|  16899|    0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187   |shake_absorb_1_Pipeline_VITIS_LOOP_12_1   |        0|   0|    75|    314|    0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143  |shake_absorb_1_Pipeline_VITIS_LOOP_369_4  |        0|   0|   137|    349|    0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154  |shake_absorb_1_Pipeline_VITIS_LOOP_376_5  |        0|   0|   137|    331|    0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172  |shake_absorb_1_Pipeline_VITIS_LOOP_383_6  |        0|   0|     6|     48|    0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177  |shake_absorb_1_Pipeline_VITIS_LOOP_385_7  |        0|   0|    67|    129|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+-------+-----+
    |Total                                                |                                          |        2|   0|  2055|  18070|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |t_U    |shake_absorb_1_t_RAM_AUTO_1R1W  |        0|  8|   1|    0|     8|    8|     1|           64|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                |        0|  8|   1|    0|     8|    8|     1|           64|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln13_2_fu_313_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln371_fu_274_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln388_fu_361_p2       |         +|   0|  0|  17|          10|          10|
    |empty_115_fu_216_p2       |         +|   0|  0|  12|           4|           1|
    |sub_ln340_fu_339_p2       |         -|   0|  0|  16|           9|           9|
    |sub_ln368_fu_279_p2       |         -|   0|  0|  71|          64|          64|
    |exitcond9415_fu_210_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln346_fu_227_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln368_fu_269_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln382_fu_327_p2      |      icmp|   0|  0|  29|          64|          64|
    |select_ln368_1_fu_232_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln368_fu_240_p3    |    select|   0|  0|   5|           1|           5|
    |xor_ln387_fu_351_p2       |       xor|   0|  0|  64|          64|          64|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 356|         365|         373|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  65|         14|    1|         14|
    |ap_phi_mux_this_pos_3_phi_fu_137_p4  |   9|          2|   10|         20|
    |ap_return                            |   9|          2|   10|         20|
    |empty_fu_76                          |   9|          2|    4|          8|
    |idx98_fu_88                          |   9|          2|   64|        128|
    |mlen_assign_fu_92                    |   9|          2|   64|        128|
    |seedbuf_address0                     |  20|          4|    7|         28|
    |seedbuf_address1                     |  14|          3|    7|         21|
    |seedbuf_ce0                          |  20|          4|    1|          4|
    |seedbuf_ce1                          |  14|          3|    1|          3|
    |t_address0                           |  26|          5|    3|         15|
    |t_ce0                                |  26|          5|    1|          5|
    |t_d0                                 |  20|          4|    8|         32|
    |t_we0                                |  20|          4|    1|          4|
    |this_pos_3_reg_134                   |   9|          2|   10|         20|
    |this_s_address0                      |  31|          6|    5|         30|
    |this_s_address1                      |  20|          4|    5|         20|
    |this_s_ce0                           |  26|          5|    1|          5|
    |this_s_ce1                           |  20|          4|    1|          4|
    |this_s_d0                            |  26|          5|   64|        320|
    |this_s_we0                           |  26|          5|    1|          5|
    |this_s_we1                           |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 437|         89|  270|        836|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln13_2_reg_449                                                |   7|   0|    7|          0|
    |ap_CS_fsm                                                         |  13|   0|   13|          0|
    |ap_return_preg                                                    |  10|   0|   10|          0|
    |div_reg_443                                                       |   5|   0|    5|          0|
    |empty_fu_76                                                       |   4|   0|    4|          0|
    |grp_KeccakF1600_StatePermute_fu_164_ap_start_reg                  |   1|   0|    1|          0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187_ap_start_reg   |   1|   0|    1|          0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln382_reg_460                                                |   1|   0|    1|          0|
    |idx98_fu_88                                                       |  64|   0|   64|          0|
    |m_cast_reg_390                                                    |   6|   0|    7|          1|
    |mlen_assign_fu_92                                                 |  64|   0|   64|          0|
    |select_ln368_1_reg_412                                            |   1|   0|   64|         63|
    |select_ln368_reg_419                                              |   1|   0|    5|          4|
    |sub_ln340_reg_470                                                 |   9|   0|    9|          0|
    |this_pos_3_reg_134                                                |  10|   0|   10|          0|
    |this_s_addr_reg_476                                               |   5|   0|    5|          0|
    |trunc_ln340_1_reg_432                                             |   9|   0|    9|          0|
    |trunc_ln340_2_reg_437                                             |   8|   0|    8|          0|
    |trunc_ln340_reg_424                                               |   7|   0|    7|          0|
    |trunc_ln379_reg_455                                               |   7|   0|    7|          0|
    |zext_ln13_18_reg_464                                              |   8|   0|   10|          2|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 245|   0|  315|         70|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  shake_absorb.1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  shake_absorb.1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  shake_absorb.1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  shake_absorb.1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  shake_absorb.1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  shake_absorb.1|  return value|
|ap_return         |  out|   10|  ap_ctrl_hs|  shake_absorb.1|  return value|
|this_s_address0   |  out|    5|   ap_memory|          this_s|         array|
|this_s_ce0        |  out|    1|   ap_memory|          this_s|         array|
|this_s_we0        |  out|    1|   ap_memory|          this_s|         array|
|this_s_d0         |  out|   64|   ap_memory|          this_s|         array|
|this_s_q0         |   in|   64|   ap_memory|          this_s|         array|
|this_s_address1   |  out|    5|   ap_memory|          this_s|         array|
|this_s_ce1        |  out|    1|   ap_memory|          this_s|         array|
|this_s_we1        |  out|    1|   ap_memory|          this_s|         array|
|this_s_d1         |  out|   64|   ap_memory|          this_s|         array|
|this_s_q1         |   in|   64|   ap_memory|          this_s|         array|
|mode              |   in|    9|     ap_none|            mode|        scalar|
|seedbuf_address0  |  out|    7|   ap_memory|         seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|         seedbuf|         array|
|seedbuf_q0        |   in|    8|   ap_memory|         seedbuf|         array|
|seedbuf_address1  |  out|    7|   ap_memory|         seedbuf|         array|
|seedbuf_ce1       |  out|    1|   ap_memory|         seedbuf|         array|
|seedbuf_q1        |   in|    8|   ap_memory|         seedbuf|         array|
|m                 |   in|    6|     ap_none|               m|        scalar|
+------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 13 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 14 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %m"   --->   Operation 15 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mode_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mode"   --->   Operation 16 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_loc = alloca i64 1"   --->   Operation 17 'alloca' 'r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_cast = zext i6 %m_read"   --->   Operation 18 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%t = alloca i64 1" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 20 'alloca' 't' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln343 = store i4 0, i4 %empty" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 21 'store' 'store_ln343' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln343 = br void %memset.loop" [HLS_Final_vitis_src/spu.cpp:343]   --->   Operation 22 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 23 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %p_load"   --->   Operation 24 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.72ns)   --->   "%exitcond9415 = icmp_eq  i4 %p_load, i4 8"   --->   Operation 25 'icmp' 'exitcond9415' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%empty_115 = add i4 %p_load, i4 1"   --->   Operation 27 'add' 'empty_115' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond9415, void %memset.loop.split, void %split"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 %p_cast"   --->   Operation 29 'getelementptr' 't_addr' <Predicate = (!exitcond9415)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%store_ln0 = store i8 0, i3 %t_addr"   --->   Operation 30 'store' 'store_ln0' <Predicate = (!exitcond9415)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %empty_115, i4 %empty"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond9415)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond9415)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%idx98 = alloca i32 1"   --->   Operation 33 'alloca' 'idx98' <Predicate = (exitcond9415)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mlen_assign = alloca i32 1"   --->   Operation 34 'alloca' 'mlen_assign' <Predicate = (exitcond9415)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.73ns)   --->   "%icmp_ln346 = icmp_eq  i9 %mode_read, i9 128" [HLS_Final_vitis_src/spu.cpp:346]   --->   Operation 35 'icmp' 'icmp_ln346' <Predicate = (exitcond9415)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%select_ln368_1 = select i1 %icmp_ln346, i64 168, i64 136" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 36 'select' 'select_ln368_1' <Predicate = (exitcond9415)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.34ns)   --->   "%select_ln368 = select i1 %icmp_ln346, i5 21, i5 17" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 37 'select' 'select_ln368' <Predicate = (exitcond9415)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln368 = store i64 32, i64 %mlen_assign" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 38 'store' 'store_ln368' <Predicate = (exitcond9415)> <Delay = 0.46>
ST_2 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln368 = store i64 0, i64 %idx98" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 39 'store' 'store_ln368' <Predicate = (exitcond9415)> <Delay = 0.46>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln368 = br void %while.cond41" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 40 'br' 'br_ln368' <Predicate = (exitcond9415)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%idx98_load = load i64 %idx98" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 41 'load' 'idx98_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%mlen_assign_load = load i64 %mlen_assign" [HLS_Final_vitis_src/spu.cpp:379]   --->   Operation 42 'load' 'mlen_assign_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i64 %idx98_load" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 43 'trunc' 'trunc_ln340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.14ns)   --->   "%icmp_ln368 = icmp_ult  i64 %mlen_assign_load, i64 %select_ln368_1" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 44 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %VITIS_LOOP_369_4, void %VITIS_LOOP_376_5" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 45 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.47ns)   --->   "%call_ln368 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_369_4, i5 %select_ln368, i6 %m_read, i7 %trunc_ln340, i8 %seedbuf, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 46 'call' 'call_ln368' <Predicate = (!icmp_ln368)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (1.36ns)   --->   "%add_ln371 = add i64 %select_ln368_1, i64 %idx98_load" [HLS_Final_vitis_src/spu.cpp:371]   --->   Operation 47 'add' 'add_ln371' <Predicate = (!icmp_ln368)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.36ns)   --->   "%sub_ln368 = sub i64 %mlen_assign_load, i64 %select_ln368_1" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 48 'sub' 'sub_ln368' <Predicate = (!icmp_ln368)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln368 = store i64 %sub_ln368, i64 %mlen_assign" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 49 'store' 'store_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln368 = store i64 %add_ln371, i64 %idx98" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 50 'store' 'store_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.46>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln340_1 = trunc i64 %mlen_assign_load" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 51 'trunc' 'trunc_ln340_1' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln340_2 = trunc i64 %mlen_assign_load" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 52 'trunc' 'trunc_ln340_2' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%div = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %mlen_assign_load, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:379]   --->   Operation 53 'partselect' 'div' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln13_2 = add i7 %trunc_ln340, i7 %m_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 54 'add' 'add_ln13_2' <Predicate = (icmp_ln368)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (2.44ns)   --->   "%call_ln379 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_376_5, i5 %div, i7 %add_ln13_2, i8 %seedbuf, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:379]   --->   Operation 55 'call' 'call_ln379' <Predicate = (icmp_ln368)> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i8 %trunc_ln340_2" [HLS_Final_vitis_src/spu.cpp:378]   --->   Operation 56 'zext' 'zext_ln378' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i64 %mlen_assign_load" [HLS_Final_vitis_src/spu.cpp:379]   --->   Operation 57 'trunc' 'trunc_ln379' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.14ns)   --->   "%icmp_ln382 = icmp_eq  i64 %mlen_assign_load, i64 %zext_ln378" [HLS_Final_vitis_src/spu.cpp:382]   --->   Operation 58 'icmp' 'icmp_ln382' <Predicate = (icmp_ln368)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln368 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_369_4, i5 %select_ln368, i6 %m_read, i7 %trunc_ln340, i8 %seedbuf, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 59 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:373]   --->   Operation 60 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 61 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:373]   --->   Operation 62 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln368 = br void %while.cond41" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 63 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.90>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln13_18 = zext i8 %trunc_ln340_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 64 'zext' 'zext_ln13_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln379 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_376_5, i5 %div, i7 %add_ln13_2, i8 %seedbuf, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:379]   --->   Operation 65 'call' 'call_ln379' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i8 %trunc_ln340_2" [HLS_Final_vitis_src/spu.cpp:379]   --->   Operation 66 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.90ns)   --->   "%sub_ln340 = sub i9 %trunc_ln340_1, i9 %zext_ln379" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 67 'sub' 'sub_ln340' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.46ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %for.inc100.preheader, void %if.end126" [HLS_Final_vitis_src/spu.cpp:382]   --->   Operation 68 'br' 'br_ln382' <Predicate = true> <Delay = 0.46>
ST_7 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_383_6, i8 %t"   --->   Operation 69 'call' 'call_ln0' <Predicate = (!icmp_ln382)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_383_6, i8 %t"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 1.61>
ST_9 : Operation 71 [2/2] (1.61ns)   --->   "%call_ln340 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_385_7, i9 %sub_ln340, i7 %trunc_ln379, i7 %add_ln13_2, i8 %seedbuf, i8 %t" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 71 'call' 'call_ln340' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln340 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_385_7, i9 %sub_ln340, i7 %trunc_ln379, i7 %add_ln13_2, i8 %seedbuf, i8 %t" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 72 'call' 'call_ln340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_12_1, i8 %t, i64 %r_loc"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 1.29>
ST_12 : Operation 74 [1/2] (1.18ns)   --->   "%call_ln0 = call void @shake_absorb.1_Pipeline_VITIS_LOOP_12_1, i8 %t, i64 %r_loc"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i5 %div" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 75 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln387" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 76 'getelementptr' 'this_s_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 77 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 13 <SV = 9> <Delay = 2.92>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%r_loc_load = load i64 %r_loc"   --->   Operation 78 'load' 'r_loc_load' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_13 : Operation 79 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 79 'load' 'this_s_load' <Predicate = (!icmp_ln382)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 80 [1/1] (0.32ns)   --->   "%xor_ln387 = xor i64 %this_s_load, i64 %r_loc_load" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 80 'xor' 'xor_ln387' <Predicate = (!icmp_ln382)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln387 = store i64 %xor_ln387, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:387]   --->   Operation 81 'store' 'store_ln387' <Predicate = (!icmp_ln382)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln388 = sext i9 %sub_ln340" [HLS_Final_vitis_src/spu.cpp:388]   --->   Operation 82 'sext' 'sext_ln388' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.90ns)   --->   "%add_ln388 = add i10 %zext_ln13_18, i10 %sext_ln388" [HLS_Final_vitis_src/spu.cpp:388]   --->   Operation 83 'add' 'add_ln388' <Predicate = (!icmp_ln382)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.46ns)   --->   "%br_ln389 = br void %if.end126" [HLS_Final_vitis_src/spu.cpp:389]   --->   Operation 84 'br' 'br_ln389' <Predicate = (!icmp_ln382)> <Delay = 0.46>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%this_pos_3 = phi i10 %add_ln388, void %for.inc100.preheader, i10 %zext_ln13_18, void %VITIS_LOOP_376_5" [HLS_Final_vitis_src/spu.cpp:388]   --->   Operation 85 'phi' 'this_pos_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln390 = ret i10 %this_pos_3" [HLS_Final_vitis_src/spu.cpp:390]   --->   Operation 86 'ret' 'ret_ln390' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seedbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 01100000000000]
m_read                (read             ) [ 00111110000000]
mode_read             (read             ) [ 00100000000000]
r_loc                 (alloca           ) [ 00111111111111]
m_cast                (zext             ) [ 00111110000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
t                     (alloca           ) [ 00111111111110]
store_ln343           (store            ) [ 00000000000000]
br_ln343              (br               ) [ 00000000000000]
p_load                (load             ) [ 00000000000000]
p_cast                (zext             ) [ 00000000000000]
exitcond9415          (icmp             ) [ 00100000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
empty_115             (add              ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
t_addr                (getelementptr    ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
idx98                 (alloca           ) [ 00111110000000]
mlen_assign           (alloca           ) [ 00111110000000]
icmp_ln346            (icmp             ) [ 00000000000000]
select_ln368_1        (select           ) [ 00011110000000]
select_ln368          (select           ) [ 00011110000000]
store_ln368           (store            ) [ 00000000000000]
store_ln368           (store            ) [ 00000000000000]
br_ln368              (br               ) [ 00000000000000]
idx98_load            (load             ) [ 00000000000000]
mlen_assign_load      (load             ) [ 00000000000000]
trunc_ln340           (trunc            ) [ 00001000000000]
icmp_ln368            (icmp             ) [ 00011110000000]
br_ln368              (br               ) [ 00000000000000]
add_ln371             (add              ) [ 00000000000000]
sub_ln368             (sub              ) [ 00000000000000]
store_ln368           (store            ) [ 00000000000000]
store_ln368           (store            ) [ 00000000000000]
trunc_ln340_1         (trunc            ) [ 00000001000000]
trunc_ln340_2         (trunc            ) [ 00000001000000]
div                   (partselect       ) [ 00000001111110]
add_ln13_2            (add              ) [ 00000001111000]
zext_ln378            (zext             ) [ 00000000000000]
trunc_ln379           (trunc            ) [ 00000001111000]
icmp_ln382            (icmp             ) [ 00000001111111]
call_ln368            (call             ) [ 00000000000000]
specloopname_ln342    (specloopname     ) [ 00000000000000]
call_ln373            (call             ) [ 00000000000000]
br_ln368              (br               ) [ 00000000000000]
zext_ln13_18          (zext             ) [ 00000001111111]
call_ln379            (call             ) [ 00000000000000]
zext_ln379            (zext             ) [ 00000000000000]
sub_ln340             (sub              ) [ 00000000111111]
br_ln382              (br               ) [ 00000001111111]
call_ln0              (call             ) [ 00000000000000]
call_ln340            (call             ) [ 00000000000000]
call_ln0              (call             ) [ 00000000000000]
zext_ln387            (zext             ) [ 00000000000000]
this_s_addr           (getelementptr    ) [ 00000000000001]
r_loc_load            (load             ) [ 00000000000000]
this_s_load           (load             ) [ 00000000000000]
xor_ln387             (xor              ) [ 00000000000000]
store_ln387           (store            ) [ 00000000000000]
sext_ln388            (sext             ) [ 00000000000000]
add_ln388             (add              ) [ 00000000000000]
br_ln389              (br               ) [ 00000000000000]
this_pos_3            (phi              ) [ 00000000000001]
ret_ln390             (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="seedbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedbuf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.1_Pipeline_VITIS_LOOP_369_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.1_Pipeline_VITIS_LOOP_376_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.1_Pipeline_VITIS_LOOP_383_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.1_Pipeline_VITIS_LOOP_385_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.1_Pipeline_VITIS_LOOP_12_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="empty_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="r_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="t_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="idx98_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx98/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mlen_assign_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlen_assign/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="m_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mode_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="t_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="this_s_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/12 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/12 store_ln387/13 "/>
</bind>
</comp>

<comp id="134" class="1005" name="this_pos_3_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="136" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_pos_3 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="this_pos_3_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="8" slack="6"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_pos_3/13 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="1"/>
<pin id="146" dir="0" index="2" bw="6" slack="2"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="0" index="4" bw="8" slack="0"/>
<pin id="149" dir="0" index="5" bw="64" slack="0"/>
<pin id="150" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln368/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="8" slack="0"/>
<pin id="159" dir="0" index="4" bw="64" slack="0"/>
<pin id="160" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln379/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_KeccakF1600_StatePermute_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln373/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="2"/>
<pin id="180" dir="0" index="2" bw="7" slack="3"/>
<pin id="181" dir="0" index="3" bw="7" slack="3"/>
<pin id="182" dir="0" index="4" bw="8" slack="0"/>
<pin id="183" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="184" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln340/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="64" slack="7"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="m_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln343_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln343/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="1"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond9415_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9415/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_115_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_115/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="1"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln346_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="1"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln346/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln368_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="0" index="2" bw="64" slack="0"/>
<pin id="236" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln368_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln368_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln368_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="idx98_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx98_load/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mlen_assign_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlen_assign_load/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln340_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln340/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln368_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln371_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln368_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="9" slack="1"/>
<pin id="282" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln368/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln368_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln368_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln340_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln340_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln340_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln340_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="div_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="0" index="3" bw="4" slack="0"/>
<pin id="307" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln13_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="2"/>
<pin id="316" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln378_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln379_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln382_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln13_18_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_18/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln379_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln340_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="1"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln340/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln387_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="6"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="r_loc_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="9"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_loc_load/13 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln387_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln387/13 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln388_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="6"/>
<pin id="360" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln388/13 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln388_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="6"/>
<pin id="363" dir="0" index="1" bw="9" slack="0"/>
<pin id="364" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388/13 "/>
</bind>
</comp>

<comp id="367" class="1005" name="empty_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="374" class="1005" name="m_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="2"/>
<pin id="376" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="mode_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="1"/>
<pin id="381" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="r_loc_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="7"/>
<pin id="386" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="r_loc "/>
</bind>
</comp>

<comp id="390" class="1005" name="m_cast_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="2"/>
<pin id="392" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="m_cast "/>
</bind>
</comp>

<comp id="398" class="1005" name="idx98_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx98 "/>
</bind>
</comp>

<comp id="405" class="1005" name="mlen_assign_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="mlen_assign "/>
</bind>
</comp>

<comp id="412" class="1005" name="select_ln368_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln368_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="select_ln368_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln368 "/>
</bind>
</comp>

<comp id="424" class="1005" name="trunc_ln340_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="1"/>
<pin id="426" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln340 "/>
</bind>
</comp>

<comp id="432" class="1005" name="trunc_ln340_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="1"/>
<pin id="434" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln340_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="trunc_ln340_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln340_2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="div_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="449" class="1005" name="add_ln13_2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="1"/>
<pin id="451" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln379_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="3"/>
<pin id="457" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="460" class="1005" name="icmp_ln382_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln382 "/>
</bind>
</comp>

<comp id="464" class="1005" name="zext_ln13_18_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="6"/>
<pin id="466" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln13_18 "/>
</bind>
</comp>

<comp id="470" class="1005" name="sub_ln340_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="2"/>
<pin id="472" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln340 "/>
</bind>
</comp>

<comp id="476" class="1005" name="this_s_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="1"/>
<pin id="478" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="143" pin=5"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="70" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="177" pin=4"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="96" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="202" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="227" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="273"><net_src comp="261" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="258" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="261" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="274" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="261" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="261" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="261" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="312"><net_src comp="302" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="317"><net_src comp="264" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="313" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="322"><net_src comp="298" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="261" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="261" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="319" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="355"><net_src comp="128" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="366"><net_src comp="361" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="370"><net_src comp="76" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="377"><net_src comp="96" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="382"><net_src comp="102" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="387"><net_src comp="80" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="393"><net_src comp="193" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="401"><net_src comp="88" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="408"><net_src comp="92" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="415"><net_src comp="232" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="422"><net_src comp="240" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="427"><net_src comp="264" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="435"><net_src comp="294" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="440"><net_src comp="298" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="446"><net_src comp="302" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="452"><net_src comp="313" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="458"><net_src comp="323" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="463"><net_src comp="327" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="333" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="473"><net_src comp="339" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="479"><net_src comp="121" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_s | {3 4 5 6 7 13 }
	Port: seedbuf | {}
	Port: KeccakF_RoundConstants | {}
 - Input state : 
	Port: shake_absorb.1 : this_s | {3 4 5 6 7 12 13 }
	Port: shake_absorb.1 : mode | {1 }
	Port: shake_absorb.1 : seedbuf | {3 4 7 9 10 }
	Port: shake_absorb.1 : m | {1 }
	Port: shake_absorb.1 : KeccakF_RoundConstants | {5 6 }
  - Chain level:
	State 1
		store_ln343 : 1
	State 2
		p_cast : 1
		exitcond9415 : 1
		empty_115 : 1
		br_ln0 : 2
		t_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		select_ln368_1 : 1
		select_ln368 : 1
		store_ln368 : 1
		store_ln368 : 1
	State 3
		trunc_ln340 : 1
		icmp_ln368 : 1
		br_ln368 : 2
		call_ln368 : 2
		add_ln371 : 1
		sub_ln368 : 1
		store_ln368 : 2
		store_ln368 : 2
		trunc_ln340_1 : 1
		trunc_ln340_2 : 1
		div : 1
		add_ln13_2 : 2
		call_ln379 : 3
		zext_ln378 : 2
		trunc_ln379 : 1
		icmp_ln382 : 3
	State 4
	State 5
	State 6
	State 7
		sub_ln340 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		this_s_addr : 1
		this_s_load : 2
	State 13
		xor_ln387 : 1
		store_ln387 : 1
		add_ln388 : 1
		this_pos_3 : 2
		ret_ln390 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          | grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 | 1.88571 |   186   |   310   |
|          | grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 | 1.88571 |   186   |   292   |
|   call   |         grp_KeccakF1600_StatePermute_fu_164         | 4.06339 |   1740  |  16615  |
|          | grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 |    0    |    4    |    21   |
|          | grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 |   0.46  |    71   |   100   |
|          |  grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 |   0.46  |    75   |   111   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   empty_115_fu_216                  |    0    |    0    |    12   |
|    add   |                   add_ln371_fu_274                  |    0    |    0    |    71   |
|          |                  add_ln13_2_fu_313                  |    0    |    0    |    14   |
|          |                   add_ln388_fu_361                  |    0    |    0    |    16   |
|----------|-----------------------------------------------------|---------|---------|---------|
|    sub   |                   sub_ln368_fu_279                  |    0    |    0    |    71   |
|          |                   sub_ln340_fu_339                  |    0    |    0    |    16   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                 exitcond9415_fu_210                 |    0    |    0    |    9    |
|   icmp   |                  icmp_ln346_fu_227                  |    0    |    0    |    11   |
|          |                  icmp_ln368_fu_269                  |    0    |    0    |    29   |
|          |                  icmp_ln382_fu_327                  |    0    |    0    |    29   |
|----------|-----------------------------------------------------|---------|---------|---------|
|  select  |                select_ln368_1_fu_232                |    0    |    0    |    64   |
|          |                 select_ln368_fu_240                 |    0    |    0    |    5    |
|----------|-----------------------------------------------------|---------|---------|---------|
|    xor   |                   xor_ln387_fu_351                  |    0    |    0    |    64   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   read   |                  m_read_read_fu_96                  |    0    |    0    |    0    |
|          |                mode_read_read_fu_102                |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                    m_cast_fu_193                    |    0    |    0    |    0    |
|          |                    p_cast_fu_205                    |    0    |    0    |    0    |
|   zext   |                  zext_ln378_fu_319                  |    0    |    0    |    0    |
|          |                 zext_ln13_18_fu_333                 |    0    |    0    |    0    |
|          |                  zext_ln379_fu_336                  |    0    |    0    |    0    |
|          |                  zext_ln387_fu_344                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  trunc_ln340_fu_264                 |    0    |    0    |    0    |
|   trunc  |                 trunc_ln340_1_fu_294                |    0    |    0    |    0    |
|          |                 trunc_ln340_2_fu_298                |    0    |    0    |    0    |
|          |                  trunc_ln379_fu_323                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|partselect|                      div_fu_302                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   sext   |                  sext_ln388_fu_358                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     | 8.75482 |   2262  |  17860  |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  t |    0   |    8   |    1   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |    8   |    1   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln13_2_reg_449  |    7   |
|      div_reg_443     |    5   |
|     empty_reg_367    |    4   |
|  icmp_ln382_reg_460  |    1   |
|     idx98_reg_398    |   64   |
|    m_cast_reg_390    |    7   |
|    m_read_reg_374    |    6   |
|  mlen_assign_reg_405 |   64   |
|   mode_read_reg_379  |    9   |
|     r_loc_reg_384    |   64   |
|select_ln368_1_reg_412|   64   |
| select_ln368_reg_419 |    5   |
|   sub_ln340_reg_470  |    9   |
|  this_pos_3_reg_134  |   10   |
|  this_s_addr_reg_476 |    5   |
| trunc_ln340_1_reg_432|    9   |
| trunc_ln340_2_reg_437|    8   |
|  trunc_ln340_reg_424 |    7   |
|  trunc_ln379_reg_455 |    7   |
| zext_ln13_18_reg_464 |   10   |
+----------------------+--------+
|         Total        |   365  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_access_fu_128                  |  p0  |   2  |   5  |   10   ||    9    |
| grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 |  p3  |   2  |   7  |   14   ||    9    |
| grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 |  p1  |   2  |   5  |   10   ||    9    |
| grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 |  p2  |   2  |   7  |   14   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   48   ||   1.84  ||    36   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |  2262  |  17860 |    -   |
|   Memory  |    0   |    -   |    8   |    1   |    0   |
|Multiplexer|    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |   365  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   10   |  2635  |  17897 |    0   |
+-----------+--------+--------+--------+--------+--------+
