Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 30 12:07:56 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1913 |          517 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             465 |          129 |
| Yes          | No                    | No                     |             830 |          226 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                           Enable Signal                                                           |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                   | bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/dividend_tmp[5]_i_1__1_n_0 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/E[0]    |                                                                                                                                                      |                2 |              6 |         3.00 |
|  ap_clk      |                                                                                                                                   | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                          |                1 |              7 |         7.00 |
|  ap_clk      |                                                                                                                                   | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]  |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state110                                                                                           |                                                                                                                                                      |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                   | bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT           |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_9s_9ns_9_13_seq_1_U7/fn1_sdiv_9s_9ns_9_13_seq_1_div_U/fn1_sdiv_9s_9ns_9_13_seq_1_div_u_0/E[0]           |                                                                                                                                                      |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state137                                                                                           |                                                                                                                                                      |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_559_ap_start                                                                                          |                                                                                                                                                      |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_9ns_10_68_seq_1_U6/fn1_urem_64s_9ns_10_68_seq_1_div_U/fn1_urem_64s_9ns_10_68_seq_1_div_u_0/E[0]     |                                                                                                                                                      |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_16s_10ns_10_20_seq_1_U10/fn1_urem_16s_10ns_10_20_seq_1_div_U/fn1_urem_16s_10ns_10_20_seq_1_div_u_0/E[0] |                                                                                                                                                      |                4 |             10 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state111                                                                                           |                                                                                                                                                      |                9 |             16 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state68                                                                                            |                                                                                                                                                      |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/E[0]  |                                                                                                                                                      |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/E[0] |                                                                                                                                                      |                4 |             16 |         4.00 |
|  ap_clk      |                                                                                                                                   | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]    |                7 |             22 |         3.14 |
|  ap_clk      |                                                                                                                                   | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                          |                7 |             22 |         3.14 |
|  ap_clk      |                                                                                                                                   | bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]     |                9 |             25 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_16s_10ns_10_20_seq_1_U10/fn1_urem_16s_10ns_10_20_seq_1_div_U/start0                                     |                                                                                                                                                      |                7 |             26 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state69                                                                                            |                                                                                                                                                      |               10 |             27 |         2.70 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state82                                                                                            |                                                                                                                                                      |                8 |             30 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state88                                                                                            |                                                                                                                                                      |                9 |             31 |         3.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state93                                                                                            |                                                                                                                                                      |                5 |             31 |         6.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_172[30]_i_1_n_0                                                                                          |                                                                                                                                                      |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state109                                                                                           |                                                                                                                                                      |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state159                                                                                           |                                                                                                                                                      |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/start0                                       |                                                                                                                                                      |                7 |             34 |         4.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_9ns_10_68_seq_1_U6/fn1_urem_64s_9ns_10_68_seq_1_div_U/E[0]                                          |                                                                                                                                                      |               15 |             45 |         3.00 |
|  ap_clk      |                                                                                                                                   | bd_0_i/hls_inst/inst/sdiv_9s_9ns_9_13_seq_1_U7/fn1_sdiv_9s_9ns_9_13_seq_1_div_U/fn1_sdiv_9s_9ns_9_13_seq_1_div_u_0/r_stage_reg[0]_rep__0_1           |                7 |             46 |         6.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state170                                                                                           |                                                                                                                                                      |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/start0                                      |                                                                                                                                                      |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state87                                                                                            |                                                                                                                                                      |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state176                                                                                           |                                                                                                                                                      |               25 |             96 |         3.84 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/start0                                     |                                                                                                                                                      |               27 |             96 |         3.56 |
|  ap_clk      |                                                                                                                                   | ap_rst                                                                                                                                               |               92 |            321 |         3.49 |
|  ap_clk      |                                                                                                                                   |                                                                                                                                                      |              517 |           1957 |         3.79 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


