Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 28 15:22:57 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (20)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (20)
-------------------------------------
 There are 20 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.848    -2844.065                    966                 8888        0.053        0.000                      0                 8868        1.845        0.000                       0                  3102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.848    -2843.661                    959                 4026        0.108        0.000                      0                 4006        3.500        0.000                       0                  1514  
clk_fpga_0                                             0.264        0.000                      0                 4186        0.053        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.987     -218.714                    288                 2196        0.089        0.000                      0                 2196  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.247        0.000                      0                    8        0.475        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          959  Failing Endpoints,  Worst Slack       -5.848ns,  Total Violation    -2843.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.848ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.712ns  (logic 6.925ns (50.502%)  route 6.787ns (49.498%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.669     4.830    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/Q
                         net (fo=3, routed)           0.588     5.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__0_n_99
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.061 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3/O
                         net (fo=1, routed)           0.749     6.809    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.316 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.430    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.544    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.658    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/O[1]
                         net (fo=2, routed)           0.778     8.885    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__2[-4]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     9.188 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3/O
                         net (fo=1, routed)           0.000     9.188    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.721 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.009     9.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.847 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.847    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.066 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/O[0]
                         net (fo=2, routed)           0.667    10.733    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_7
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.295    11.028 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4/O
                         net (fo=1, routed)           0.000    11.028    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10/O[0]
                         net (fo=3, routed)           0.900    12.700    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10_n_7
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.299    12.999 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.999    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.532 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.532    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.855 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__11/O[1]
                         net (fo=3, routed)           0.726    14.582    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[76]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.306    14.888 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.888    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.421 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.421    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.744 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=2, routed)           0.737    16.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.306    16.787 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          1.285    18.072    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I3_O)        0.124    18.196 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12/O
                         net (fo=4, routed)           0.346    18.543    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-15]
    SLICE_X17Y15         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.494    12.406    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y15         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12_psdsp/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X17Y15         FDRE (Setup_fdre_C_D)       -0.040    12.695    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12_psdsp
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 -5.848    

Slack (VIOLATED) :        -5.826ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_15_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.693ns  (logic 6.681ns (48.792%)  route 7.012ns (51.208%))
  Logic Levels:           20  (CARRY4=14 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.669     4.830    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/Q
                         net (fo=3, routed)           0.588     5.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__0_n_99
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.061 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3/O
                         net (fo=1, routed)           0.749     6.809    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.316 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.430    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.764 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/O[1]
                         net (fo=2, routed)           0.814     8.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__2[-16]
    SLICE_X8Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.278 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.278    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.395 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.395    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.512 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.512    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.731 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.667    10.398    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.295    10.693 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    10.693    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.243 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.009    11.252    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.779    12.365    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.303    12.668 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__8_i_3/O
                         net (fo=1, routed)           0.000    12.668    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__8_i_3_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.201 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.009    13.210    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.650 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[1]
                         net (fo=3, routed)           0.783    14.432    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[72]
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.738 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.738    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.271 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.009    15.280    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.499 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[0]
                         net (fo=2, routed)           1.048    16.547    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_7
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.295    16.842 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.064    17.906    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.030 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_15/O
                         net (fo=4, routed)           0.493    18.523    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-18]
    SLICE_X15Y14         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_15_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.496    12.408    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X15Y14         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_15_psdsp_1/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X15Y14         FDRE (Setup_fdre_C_D)       -0.040    12.697    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_15_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -18.523    
  -------------------------------------------------------------------
                         slack                                 -5.826    

Slack (VIOLATED) :        -5.806ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_17_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.672ns  (logic 6.925ns (50.651%)  route 6.747ns (49.349%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.669     4.830    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/Q
                         net (fo=3, routed)           0.588     5.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__0_n_99
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.061 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3/O
                         net (fo=1, routed)           0.749     6.809    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.316 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.430    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.544    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.658    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/O[1]
                         net (fo=2, routed)           0.778     8.885    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__2[-4]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     9.188 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3/O
                         net (fo=1, routed)           0.000     9.188    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.721 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.009     9.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.847 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.847    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.066 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/O[0]
                         net (fo=2, routed)           0.667    10.733    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_7
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.295    11.028 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4/O
                         net (fo=1, routed)           0.000    11.028    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10/O[0]
                         net (fo=3, routed)           0.900    12.700    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10_n_7
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.299    12.999 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.999    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.532 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.532    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.855 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__11/O[1]
                         net (fo=3, routed)           0.726    14.582    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[76]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.306    14.888 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.888    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.421 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.421    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.744 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=2, routed)           0.737    16.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.306    16.787 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          1.095    17.882    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I3_O)        0.124    18.006 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_17/O
                         net (fo=4, routed)           0.496    18.502    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-20]
    SLICE_X14Y15         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_17_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.495    12.407    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X14Y15         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_17_psdsp_3/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X14Y15         FDRE (Setup_fdre_C_D)       -0.040    12.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_17_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -18.502    
  -------------------------------------------------------------------
                         slack                                 -5.806    

Slack (VIOLATED) :        -5.783ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.662ns  (logic 6.925ns (50.687%)  route 6.737ns (49.313%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.669     4.830    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/Q
                         net (fo=3, routed)           0.588     5.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__0_n_99
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.061 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3/O
                         net (fo=1, routed)           0.749     6.809    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.316 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.430    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.544    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.658    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/O[1]
                         net (fo=2, routed)           0.778     8.885    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__2[-4]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     9.188 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3/O
                         net (fo=1, routed)           0.000     9.188    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.721 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.009     9.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.847 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.847    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.066 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/O[0]
                         net (fo=2, routed)           0.667    10.733    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_7
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.295    11.028 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4/O
                         net (fo=1, routed)           0.000    11.028    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10/O[0]
                         net (fo=3, routed)           0.900    12.700    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10_n_7
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.299    12.999 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.999    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.532 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.532    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.855 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__11/O[1]
                         net (fo=3, routed)           0.726    14.582    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[76]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.306    14.888 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.888    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.421 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.421    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.744 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=2, routed)           0.737    16.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.306    16.787 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          1.045    17.832    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.956 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_i_6/O
                         net (fo=5, routed)           0.536    18.493    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[3]
    SLICE_X16Y23         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.485    12.397    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X16Y23         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_i_6_psdsp/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X16Y23         FDRE (Setup_fdre_C_D)       -0.016    12.710    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_i_6_psdsp
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -18.493    
  -------------------------------------------------------------------
                         slack                                 -5.783    

Slack (VIOLATED) :        -5.769ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 6.925ns (50.787%)  route 6.710ns (49.213%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.669     4.830    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/Q
                         net (fo=3, routed)           0.588     5.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__0_n_99
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.061 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3/O
                         net (fo=1, routed)           0.749     6.809    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.316 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.430    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.544    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.658    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/O[1]
                         net (fo=2, routed)           0.778     8.885    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__2[-4]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     9.188 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3/O
                         net (fo=1, routed)           0.000     9.188    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.721 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.009     9.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.847 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.847    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.066 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/O[0]
                         net (fo=2, routed)           0.667    10.733    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_7
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.295    11.028 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4/O
                         net (fo=1, routed)           0.000    11.028    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10/O[0]
                         net (fo=3, routed)           0.900    12.700    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10_n_7
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.299    12.999 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.999    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.532 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.532    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.855 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__11/O[1]
                         net (fo=3, routed)           0.726    14.582    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[76]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.306    14.888 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.888    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.421 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.421    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.744 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=2, routed)           0.737    16.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.306    16.787 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          1.200    17.987    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.111 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16/O
                         net (fo=4, routed)           0.355    18.466    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-19]
    SLICE_X15Y13         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.496    12.408    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X15Y13         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_3/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)       -0.040    12.697    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 -5.769    

Slack (VIOLATED) :        -5.768ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 6.925ns (50.786%)  route 6.711ns (49.214%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.669     4.830    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/Q
                         net (fo=3, routed)           0.588     5.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__0_n_99
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.061 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3/O
                         net (fo=1, routed)           0.749     6.809    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.316 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.430    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.544    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.658    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/O[1]
                         net (fo=2, routed)           0.778     8.885    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__2[-4]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     9.188 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3/O
                         net (fo=1, routed)           0.000     9.188    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.721 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.009     9.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.847 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.847    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.066 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/O[0]
                         net (fo=2, routed)           0.667    10.733    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_7
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.295    11.028 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4/O
                         net (fo=1, routed)           0.000    11.028    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10/O[0]
                         net (fo=3, routed)           0.900    12.700    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10_n_7
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.299    12.999 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.999    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.532 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.532    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.855 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__11/O[1]
                         net (fo=3, routed)           0.726    14.582    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[76]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.306    14.888 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.888    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.421 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.421    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.744 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=2, routed)           0.737    16.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.306    16.787 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          1.200    17.987    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.111 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16/O
                         net (fo=4, routed)           0.355    18.466    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-19]
    SLICE_X15Y12         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.497    12.409    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X15Y12         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_1/C
                         clock pessimism              0.364    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)       -0.040    12.698    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 -5.768    

Slack (VIOLATED) :        -5.755ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.643ns  (logic 6.925ns (50.758%)  route 6.718ns (49.242%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.669     4.830    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/Q
                         net (fo=3, routed)           0.588     5.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__0_n_99
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.061 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3/O
                         net (fo=1, routed)           0.749     6.809    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.316 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.430    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.544    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.658    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/O[1]
                         net (fo=2, routed)           0.778     8.885    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__2[-4]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     9.188 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3/O
                         net (fo=1, routed)           0.000     9.188    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.721 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.009     9.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.847 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.847    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.066 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/O[0]
                         net (fo=2, routed)           0.667    10.733    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_7
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.295    11.028 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4/O
                         net (fo=1, routed)           0.000    11.028    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10/O[0]
                         net (fo=3, routed)           0.900    12.700    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10_n_7
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.299    12.999 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.999    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.532 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.532    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.855 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__11/O[1]
                         net (fo=3, routed)           0.726    14.582    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[76]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.306    14.888 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.888    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.421 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.421    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.744 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=2, routed)           0.737    16.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.306    16.787 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          1.200    17.987    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.111 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16/O
                         net (fo=4, routed)           0.363    18.473    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-19]
    SLICE_X16Y15         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.494    12.406    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X16Y15         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_2/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X16Y15         FDRE (Setup_fdre_C_D)       -0.016    12.719    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_16_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -5.755    

Slack (VIOLATED) :        -5.752ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.568ns  (logic 6.925ns (51.041%)  route 6.643ns (48.959%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.669     4.830    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.348 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_psdsp_1/Q
                         net (fo=3, routed)           0.588     5.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__0_n_99
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.061 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3/O
                         net (fo=1, routed)           0.749     6.809    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.316 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.430    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__6_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.544    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__7_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.658    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__0/i___1_carry__10/O[1]
                         net (fo=2, routed)           0.778     8.885    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg__2[-4]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     9.188 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3/O
                         net (fo=1, routed)           0.000     9.188    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__14_i_3_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.721 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.009     9.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.847 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.847    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.066 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/O[0]
                         net (fo=2, routed)           0.667    10.733    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_7
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.295    11.028 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4/O
                         net (fo=1, routed)           0.000    11.028    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___206_carry__9_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10/O[0]
                         net (fo=3, routed)           0.900    12.700    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___206_carry__10_n_7
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.299    12.999 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.999    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___361_carry__10_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.532 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.532    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.855 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___361_carry__11/O[1]
                         net (fo=3, routed)           0.726    14.582    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[76]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.306    14.888 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.888    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___519_carry__11_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.421 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.421    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.744 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=2, routed)           0.737    16.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.306    16.787 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          1.285    18.072    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I3_O)        0.124    18.196 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12/O
                         net (fo=4, routed)           0.202    18.398    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-15]
    SLICE_X15Y16         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.494    12.406    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X15Y16         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12_psdsp_2/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)       -0.089    12.646    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_12_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                         -18.398    
  -------------------------------------------------------------------
                         slack                                 -5.752    

Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.665ns  (logic 6.883ns (50.371%)  route 6.782ns (49.629%))
  Logic Levels:           20  (CARRY4=13 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.666     4.827    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X6Y62          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.478     5.305 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3_psdsp/Q
                         net (fo=3, routed)           0.716     6.021    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__0_n_91
    SLICE_X6Y62          LUT3 (Prop_lut3_I2_O)        0.301     6.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3/O
                         net (fo=1, routed)           0.808     7.130    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.637 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.971 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__8/O[1]
                         net (fo=1, routed)           0.574     8.545    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-12]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.303     8.848 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__12_i_3/O
                         net (fo=1, routed)           0.000     8.848    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__12_i_3_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.398 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.398    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.512    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.734 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.740    10.474    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X12Y63         LUT2 (Prop_lut2_I0_O)        0.299    10.773 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    10.773    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.306 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.306    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.423    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.660    12.405    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.306    12.711 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    12.711    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.261 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.261    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.483 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.745    14.229    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[71]
    SLICE_X19Y64         LUT2 (Prop_lut2_I0_O)        0.299    14.528 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.528    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.078 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.078    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.192 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.526 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___519_carry__12/O[1]
                         net (fo=2, routed)           0.740    16.265    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_6_in
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.303    16.568 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          1.021    17.590    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I3_O)        0.124    17.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_12/O
                         net (fo=5, routed)           0.778    18.492    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-3]
    SLICE_X6Y64          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.491    12.403    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X6Y64          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp_3/C
                         clock pessimism              0.398    12.801    
                         clock uncertainty           -0.035    12.766    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)       -0.016    12.750    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -18.492    
  -------------------------------------------------------------------
                         slack                                 -5.742    

Slack (VIOLATED) :        -5.740ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_7_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 6.751ns (49.513%)  route 6.884ns (50.487%))
  Logic Levels:           19  (CARRY4=12 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.666     4.827    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X6Y62          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.478     5.305 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3_psdsp/Q
                         net (fo=3, routed)           0.716     6.021    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__0_n_91
    SLICE_X6Y62          LUT3 (Prop_lut3_I2_O)        0.301     6.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3/O
                         net (fo=1, routed)           0.808     7.130    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_i_3_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.637 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.971 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__8/O[1]
                         net (fo=1, routed)           0.574     8.545    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-12]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.303     8.848 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__12_i_3/O
                         net (fo=1, routed)           0.000     8.848    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__12_i_3_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.398 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.398    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.512 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.512    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.734 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14/O[0]
                         net (fo=2, routed)           0.740    10.474    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_7
    SLICE_X12Y63         LUT2 (Prop_lut2_I0_O)        0.299    10.773 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___206_carry__7_i_3/O
                         net (fo=1, routed)           0.000    10.773    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___206_carry__7_i_3_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.306 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.306    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.423    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9/O[1]
                         net (fo=2, routed)           0.660    12.405    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___206_carry__9_n_6
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.306    12.711 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___361_carry__9_i_4/O
                         net (fo=1, routed)           0.000    12.711    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___361_carry__9_i_4_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.261 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.261    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.483 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.745    14.229    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[71]
    SLICE_X19Y64         LUT2 (Prop_lut2_I0_O)        0.299    14.528 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___519_carry__10_i_3/O
                         net (fo=1, routed)           0.000    14.528    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___519_carry__10_i_3_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.078 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.078    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.391 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.645    16.036    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X18Y65         LUT6 (Prop_lut6_I5_O)        0.306    16.342 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.340    17.682    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_7/O
                         net (fo=4, routed)           0.656    18.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-27]
    SLICE_X8Y60          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_7_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.495    12.407    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X8Y60          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_7_psdsp_2/C
                         clock pessimism              0.363    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)       -0.013    12.722    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_7_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -18.462    
  -------------------------------------------------------------------
                         slack                                 -5.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.529%)  route 0.285ns (60.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.590     1.645    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X36Y43         FDSE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDSE (Prop_fdse_C_Q)         0.141     1.786 f  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[7]/Q
                         net (fo=1, routed)           0.285     2.071    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[7]
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.116 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.116    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/p_1_out[7]
    SLICE_X41Y55         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.860     2.006    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X41Y55         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.092     2.008    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.810%)  route 0.333ns (64.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.590     1.645    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X36Y44         FDSE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDSE (Prop_fdse_C_Q)         0.141     1.786 f  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[0]/Q
                         net (fo=1, routed)           0.333     2.120    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[0]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.165 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.165    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/p_1_out[0]
    SLICE_X42Y56         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.860     2.006    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y56         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.121     2.037    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.806%)  route 0.294ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.567     1.622    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y48         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.294     2.080    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg_n_0_[1]
    SLICE_X10Y54         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.833     1.979    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y54         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.090     1.889    
    SLICE_X10Y54         FDCE (Hold_fdce_C_D)         0.059     1.948    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.443%)  route 0.322ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.590     1.645    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X37Y44         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[9]/Q
                         net (fo=1, routed)           0.322     2.108    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[9]
    SLICE_X42Y54         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.860     2.006    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y54         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.060     1.976    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.353%)  route 0.438ns (75.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.563     1.618    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y58          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_9_psdsp/Q
                         net (fo=1, routed)           0.438     2.197    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_9_psdsp_n
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.925     2.070    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y19          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__0/CLK
                         clock pessimism             -0.090     1.980    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.082     2.062    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.759%)  route 0.349ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.558     1.613    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    SLICE_X25Y54         FDSE                                         r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDSE (Prop_fdse_C_Q)         0.141     1.754 r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[0]/Q
                         net (fo=1, routed)           0.349     2.104    system_i/SignalGenerator/outputCalibration_A/inst/input_i[0]
    SLICE_X25Y38         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.826     1.972    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X25Y38         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/C
                         clock pessimism             -0.090     1.882    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)         0.070     1.952    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/gain_0/inst/output_sf_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.597%)  route 0.457ns (76.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.560     1.615    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y57         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y57         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/output_o_reg[9]/Q
                         net (fo=18, routed)          0.457     2.213    system_i/biquadFilter_CHA/gain_0/inst/input_i[9]
    DSP48_X1Y23          DSP48E1                                      r  system_i/biquadFilter_CHA/gain_0/inst/output_sf_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.919     2.064    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/biquadFilter_CHA/gain_0/inst/output_sf_reg/CLK
                         clock pessimism             -0.095     1.969    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                      0.082     2.051    system_i/biquadFilter_CHA/gain_0/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.856%)  route 0.130ns (41.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.560     1.615    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y37         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.756 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.130     1.886    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X20Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.931 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/__0/i_/O
                         net (fo=1, routed)           0.000     1.931    system_i/biquadFilter_CHA/biquadFilter_0/inst/__0/i__n_0
    SLICE_X20Y37         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.826     1.972    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X20Y37         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/C
                         clock pessimism             -0.324     1.648    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.120     1.768    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.040%)  route 0.129ns (40.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.553     1.608    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X19Y28         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.749 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.129     1.878    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X20Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.923 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/__0/i_/O
                         net (fo=1, routed)           0.000     1.923    system_i/biquadFilter_CHB/biquadFilter_0/inst/__0/i__n_0
    SLICE_X20Y28         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.818     1.964    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X20Y28         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/C
                         clock pessimism             -0.324     1.640    
    SLICE_X20Y28         FDRE (Hold_fdre_C_D)         0.120     1.760    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.317%)  route 0.372ns (66.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.590     1.645    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X36Y44         FDSE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDSE (Prop_fdse_C_Q)         0.141     1.786 f  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[3]/Q
                         net (fo=1, routed)           0.372     2.158    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[3]
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.203 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.203    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/p_1_out[3]
    SLICE_X42Y55         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.860     2.006    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y55         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.120     2.036    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y23    system_i/biquadFilter_CHA/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y26    system_i/biquadFilter_CHB/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y17    system_i/biquadFilter_CHA/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y1     system_i/biquadFilter_CHB/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y15    system_i/biquadFilter_CHA/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y9     system_i/biquadFilter_CHB/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y19    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y5     system_i/biquadFilter_CHB/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y18    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y48   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X20Y28   system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y26   system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y26   system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X16Y13   system_i/biquadFilter_CHB/biquadFilter_0/inst/x2_sf_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X16Y14   system_i/biquadFilter_CHB/biquadFilter_0/inst/x2_sf_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y63   system_i/biquadFilter_CHB/gain_0/inst/output_sf_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X20Y28   system_i/decimator_DualChannel_0/inst/enable_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y70    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_11_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y70    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_11_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[10]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y16    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[13]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y16    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[14]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[1]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[6]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[7]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[8]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y16   system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[10]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y15   system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[11]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 1.450ns (19.572%)  route 5.958ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.958    10.481    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X20Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.492    10.684    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[3].FDRE_inst/C
                         clock pessimism              0.230    10.915    
                         clock uncertainty           -0.125    10.790    
    SLICE_X20Y16         FDRE (Setup_fdre_C_D)       -0.045    10.745    system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 1.450ns (19.999%)  route 5.800ns (80.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.800    10.323    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X25Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.487    10.679    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X25Y17         FDRE (Setup_fdre_C_D)       -0.092    10.592    system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 1.450ns (20.161%)  route 5.742ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.742    10.265    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X31Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.499    10.691    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.821    
                         clock uncertainty           -0.125    10.696    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)       -0.109    10.587    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.450ns (20.118%)  route 5.757ns (79.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.757    10.280    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X31Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.493    10.685    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X31Y15         FDRE (Setup_fdre_C_D)       -0.058    10.632    system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[26].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 1.450ns (19.935%)  route 5.824ns (80.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=32, routed)          5.824    10.346    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[26]
    SLICE_X21Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[26].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.488    10.680    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[26].FDRE_inst/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X21Y20         FDRE (Setup_fdre_C_D)       -0.061    10.725    system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[26].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 1.450ns (20.144%)  route 5.748ns (79.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.748    10.271    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X30Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.493    10.685    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)       -0.028    10.662    system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 1.450ns (20.543%)  route 5.608ns (79.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.608    10.131    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.492    10.684    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)       -0.043    10.646    system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.450ns (20.602%)  route 5.588ns (79.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.588    10.111    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X31Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X31Y17         FDRE (Setup_fdre_C_D)       -0.058    10.630    system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 1.450ns (20.543%)  route 5.608ns (79.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.608    10.131    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X30Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.492    10.684    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)       -0.028    10.661    system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[26].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.450ns (20.754%)  route 5.537ns (79.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=32, routed)          5.537    10.059    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[26]
    SLICE_X25Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[26].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.484    10.676    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[26].FDRE_inst/C
                         clock pessimism              0.130    10.806    
                         clock uncertainty           -0.125    10.681    
    SLICE_X25Y20         FDRE (Setup_fdre_C_D)       -0.061    10.620    system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[26].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.090%)  route 0.184ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.184     1.234    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.194     1.245    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.746%)  route 0.239ns (56.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.239     1.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X3Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.352 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.352    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_n_0
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.185    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.067    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y37          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.177     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.832     1.202    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.187    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.059     1.124    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.076     1.001    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.062     1.127    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.078     1.003    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.058     1.123    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.071     0.996    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.177    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X4Y54          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y54          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.282     0.940    
    SLICE_X4Y54          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.049    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y36   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y41   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y41   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y41   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y39   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          288  Failing Endpoints,  Worst Slack       -0.987ns,  Total Violation     -218.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[0])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_153
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[10])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_143
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[11])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_142
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[12])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_141
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[13])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_140
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[14])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_139
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[15])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_138
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[16])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_137
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[17])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_136
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 6.142ns (68.416%)  route 2.835ns (31.584%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.107     4.537    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     4.661    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.193 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.307    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.421 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.190 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.726     7.916    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[18])
                                                      4.033    11.949 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.951    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_135
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.578    12.490    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.965    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -0.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.732%)  route 0.761ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y12         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.761     1.825    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.455     1.736    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.279ns (31.486%)  route 0.607ns (68.514%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.294     1.358    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.403 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.403    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.473 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.313     1.786    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[1]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.674    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.272ns (30.084%)  route 0.632ns (69.916%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y28         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[8].FDRE_inst/Q
                         net (fo=2, routed)           0.310     1.368    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[8]
    SLICE_X29Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.413 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.413    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[8]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.476 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/O[3]
                         net (fo=2, routed)           0.322     1.798    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[8]
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.520     1.664    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.256ns (28.087%)  route 0.655ns (71.913%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.325     1.356    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[5]
    SLICE_X29Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.401 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.401    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[5]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.471 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/O[0]
                         net (fo=2, routed)           0.331     1.802    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[5]
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.517     1.667    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.279ns (30.523%)  route 0.635ns (69.477%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y28         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.310     1.368    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[9]
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.413 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.413    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[9]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.483 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.325     1.808    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[9]
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.667    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[10].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.274ns (29.757%)  route 0.647ns (70.243%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.557     0.898    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[10].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[10].FDRE_inst/Q
                         net (fo=2, routed)           0.284     1.346    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[10]
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.391 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.391    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[10]
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.456 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/O[1]
                         net (fo=2, routed)           0.363     1.818    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[10]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -0.517     1.674    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.251ns (27.167%)  route 0.673ns (72.833%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[18].FDRE_inst/Q
                         net (fo=2, routed)           0.311     1.348    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[18]
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.393 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_i_3/O
                         net (fo=1, routed)           0.000     1.393    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[18]
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.458 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/O[1]
                         net (fo=2, routed)           0.362     1.820    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[18]
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.920     2.065    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.125     2.190    
    DSP48_X1Y3           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.673    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.279ns (30.186%)  route 0.645ns (69.814%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.557     0.898    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.268     1.330    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[9]
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.375 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.375    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[9]
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.445 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.377     1.822    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[9]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.674    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.279ns (30.158%)  route 0.646ns (69.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.371     1.427    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[13]
    SLICE_X29Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.472 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.472    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[13]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.542 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/O[0]
                         net (fo=2, routed)           0.275     1.817    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[13]
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.517     1.667    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.272ns (29.413%)  route 0.653ns (70.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[12].FDRE_inst/Q
                         net (fo=2, routed)           0.331     1.386    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[12]
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.431 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.431    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[12]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.494 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/O[3]
                         net (fo=2, routed)           0.322     1.816    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[12]
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                     -0.520     1.664    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.728ns (13.393%)  route 4.708ns (86.607%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.474     4.914    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.038 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.565     6.603    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.751 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.669     8.420    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y28         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.488    12.400    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y28         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X17Y28         FDCE (Recov_fdce_C_CLR)     -0.609    11.666    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.666    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 0.728ns (14.168%)  route 4.410ns (85.832%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.474     4.914    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.038 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.565     6.603    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.751 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.371     8.122    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X19Y28         FDPE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.488    12.400    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X19Y28         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X19Y28         FDPE (Recov_fdpe_C_PRE)     -0.563    11.712    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.728ns (15.936%)  route 3.840ns (84.064%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.474     4.914    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.038 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.565     6.603    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.751 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.801     7.552    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X13Y26         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.492    12.404    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X13Y26         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.609    11.670    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.728ns (15.936%)  route 3.840ns (84.064%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.474     4.914    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.038 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.565     6.603    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.751 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.801     7.552    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X13Y26         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.492    12.404    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X13Y26         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.609    11.670    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.698ns (15.626%)  route 3.769ns (84.374%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.926     4.366    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.490 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.842     5.331    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.118     5.449 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           2.001     7.451    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X10Y54         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.497    12.409    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y54         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y54         FDCE (Recov_fdce_C_CLR)     -0.521    11.763    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.698ns (18.994%)  route 2.977ns (81.006%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.926     4.366    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.490 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.842     5.331    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.118     5.449 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.209     6.659    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X19Y37         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.496    12.408    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y37         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X19Y37         FDCE (Recov_fdce_C_CLR)     -0.607    11.676    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.698ns (18.994%)  route 2.977ns (81.006%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.926     4.366    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.490 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.842     5.331    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.118     5.449 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.209     6.659    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X19Y37         FDPE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.496    12.408    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y37         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X19Y37         FDPE (Recov_fdpe_C_PRE)     -0.561    11.722    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.580ns (15.030%)  route 3.279ns (84.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.926     4.366    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.490 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           2.353     6.843    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y62         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        1.493    12.405    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X12Y62         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X12Y62         FDCE (Recov_fdce_C_CLR)     -0.319    11.961    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.186ns (11.589%)  route 1.419ns (88.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.351     1.394    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.068     2.508    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y62         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.829     1.975    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X12Y62         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X12Y62         FDCE (Remov_fdce_C_CLR)     -0.067     2.033    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.234ns (15.197%)  route 1.306ns (84.803%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.351     1.394    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.374     1.813    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.048     1.861 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.581     2.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X19Y37         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.827     1.973    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y37         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X19Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.944    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.234ns (15.197%)  route 1.306ns (84.803%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.351     1.394    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.374     1.813    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.048     1.861 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.581     2.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X19Y37         FDPE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.827     1.973    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y37         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X19Y37         FDPE (Remov_fdpe_C_PRE)     -0.157     1.941    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.234ns (12.349%)  route 1.661ns (87.651%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.351     1.394    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.374     1.813    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.048     1.861 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.936     2.797    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X10Y54         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.833     1.979    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y54         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y54         FDCE (Remov_fdce_C_CLR)     -0.129     1.975    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.229ns (11.641%)  route 1.738ns (88.359%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.721     1.764    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.809 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.672     2.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.043     2.524 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.345     2.870    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X13Y26         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.819     1.965    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X13Y26         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X13Y26         FDCE (Remov_fdce_C_CLR)     -0.158     1.932    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.229ns (11.641%)  route 1.738ns (88.359%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.721     1.764    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.809 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.672     2.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.043     2.524 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.345     2.870    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X13Y26         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.819     1.965    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X13Y26         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X13Y26         FDCE (Remov_fdce_C_CLR)     -0.158     1.932    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.229ns (10.136%)  route 2.030ns (89.864%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.721     1.764    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.809 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.672     2.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.043     2.524 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.637     3.162    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X19Y28         FDPE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.819     1.965    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X19Y28         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X19Y28         FDPE (Remov_fdpe_C_PRE)     -0.161     1.929    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.229ns (9.709%)  route 2.130ns (90.291%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.721     1.764    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X11Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.809 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.672     2.481    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.043     2.524 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.737     3.261    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y28         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1542, routed)        0.819     1.965    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y28         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X17Y28         FDCE (Remov_fdce_C_CLR)     -0.158     1.932    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  1.329    





