v 3
file . "TestBench/banco_de_regs_tb.vhd" "20231005014108.000" "20231004224111.318":
  entity banco_de_regs_tb at 1( 0) + 0 on 23;
  architecture a_banco_de_regs_tb of banco_de_regs_tb at 8( 110) + 0 on 24;
file . "TestBench/ula_tb.vhd" "20230921222902.000" "20231004224111.247":
  entity ula_tb at 1( 0) + 0 on 19;
  architecture a_ula_tb of ula_tb at 8( 100) + 0 on 20;
file . "Entities/reg16bits.vhd" "20230921201550.000" "20231004224110.941":
  entity reg16bits at 1( 0) + 0 on 15;
  architecture a_reg16bits of reg16bits at 15( 339) + 0 on 16;
file . "Entities/ula.vhd" "20230928222750.000" "20231004224110.879":
  entity ula at 1( 0) + 0 on 11;
  architecture a_ula of ula at 12( 270) + 0 on 12;
file . "Entities/mux16bits.vhd" "20230928220002.000" "20231004224110.910":
  entity mux16bits at 1( 0) + 0 on 13;
  architecture a_mux16bits of mux16bits at 13( 289) + 0 on 14;
file . "Entities/banco_de_regs.vhd" "20231005012320.000" "20231004224110.972":
  entity banco_de_regs at 1( 0) + 0 on 17;
  architecture a_banco_de_regs of banco_de_regs at 19( 611) + 0 on 18;
file . "TestBench/reg16bits_tb.vhd" "20230921202218.000" "20231004224111.278":
  entity reg16bits_tb at 1( 0) + 0 on 21;
  architecture a_reg16bits_tb of reg16bits_tb at 8( 113) + 0 on 22;
