Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Jun 19 19:46:06 2018
| Host         : DESKTOP-HD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MipsSuperRacing_control_sets_placed.rpt
| Design       : MipsSuperRacing
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    67 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             346 |          196 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1418 |          656 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                       Enable Signal                                      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+--------------------------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  m_vga/m_vga_controller/clk50mhz           |                                                                                          |                                                         |                1 |              1 |
|  clk_25mhz_BUFG                            | m_vga/m_vga_controller/vga_syn_inst/hsync_i_1_n_4                                        |                                                         |                1 |              1 |
|  clk_25mhz_BUFG                            | m_vga/m_vga_controller/vga_syn_inst/vsync_i_1_n_4                                        |                                                         |                1 |              1 |
|  clk_divider/inst/clk_out1                 |                                                                                          | sccpu/i_ControlUnit/over_reg                            |                1 |              2 |
|  clk_divider/inst/clk_out1                 |                                                                                          | sccpu/i_ControlUnit/AR[0]                               |                1 |              2 |
|  seg7/seg7_clk                             |                                                                                          |                                                         |                1 |              3 |
|  clk_25mhz_BUFG                            | m_vga/m_vga_controller/vga_syn_inst/line_cnt[10]_i_1_n_4                                 | m_vga/m_vga_controller/vga_syn_inst/line_cnt[9]_i_1_n_4 |                1 |              4 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/count_reg[0]_0[0]                                                    | sccpu/i_ControlUnit/over_reg                            |                2 |              5 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/count_reg[0][0]                                                      | sccpu/i_ControlUnit/AR[0]                               |                1 |              6 |
|  clk_25mhz_BUFG                            | m_vga/m_vga_controller/vga_syn_inst/line_cnt[10]_i_1_n_4                                 |                                                         |                3 |              7 |
|  clk_100mhz_IBUF_BUFG                      | m_vga/m_vga_controller/vga_syn_inst/E[0]                                                 |                                                         |                5 |             19 |
|  clk_divider/inst/clk_out1                 |                                                                                          |                                                         |                7 |             21 |
|  clk_divider/inst/clk_out1                 | m_io_interface/E[0]                                                                      |                                                         |               10 |             22 |
|  clk_divider/inst/clk_out1                 | m_io_interface/enemy1_posx_reg[10][0]                                                    |                                                         |                9 |             22 |
|  clk_25mhz_BUFG                            |                                                                                          |                                                         |               14 |             25 |
|  sccpu/cpu_ref/modi_address_sig_road3_1[0] |                                                                                          |                                                         |               10 |             26 |
|  n_2_1336_BUFG                             |                                                                                          |                                                         |               26 |             32 |
|  n_3_1333_BUFG                             |                                                                                          |                                                         |               12 |             32 |
|  seg7_cs_BUFG                              |                                                                                          |                                                         |               10 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg                                                            |                                                         |               21 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[10][31]                                                |                                                         |               20 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[11][31]                                                |                                                         |               16 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[12][31]                                                |                                                         |               11 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[13][31]                                                |                                                         |               13 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[14][31]                                                |                                                         |               18 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[15][31]                                                |                                                         |               16 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[16][31]                                                |                                                         |               14 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[17][31]                                                |                                                         |               14 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[18][31]                                                |                                                         |               15 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[19][31]                                                |                                                         |               15 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[1][31]_6                                               |                                                         |               15 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[20][31]                                                |                                                         |               18 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[21][31]                                                |                                                         |               13 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[22][31]                                                |                                                         |               14 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[23][31]                                                |                                                         |               12 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[24][31]                                                |                                                         |               21 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[25][31]                                                |                                                         |               14 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[26][31]                                                |                                                         |               16 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[27][31]                                                |                                                         |               14 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[28][31]                                                |                                                         |               19 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[29][31]                                                |                                                         |               20 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[2][31]                                                 |                                                         |               16 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[30][31]                                                |                                                         |               16 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[3][31]                                                 |                                                         |               11 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[4][31]                                                 |                                                         |               13 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[5][31]                                                 |                                                         |               17 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[6][31]                                                 |                                                         |               16 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[7][31]                                                 |                                                         |               16 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[8][31]                                                 |                                                         |               20 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/array_reg_reg[9][31]                                                 |                                                         |               23 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/lo_reg[31]                                                           |                                                         |               13 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/pc_ena                                                               |                                                         |               18 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/reg_b                                                                |                                                         |                6 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/reg_b_0                                                              |                                                         |               10 |             32 |
|  n_1_1624_BUFG                             |                                                                                          |                                                         |               22 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/r_reg[0][0]                                                          |                                                         |                7 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/hi_reg[31]                                                           |                                                         |               21 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/I_MDU/DIV/reg_q                                                                    |                                                         |               15 |             32 |
|  clk_divider/inst/clk_out1                 | seg7_cs_BUFG                                                                             |                                                         |                9 |             32 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/r_sign_reg_0[0]                                                      |                                                         |                9 |             33 |
|  clk_100mhz_IBUF_BUFG                      |                                                                                          |                                                         |               24 |             38 |
|  clk_divider/inst/clk_out1                 | sccpu/i_ControlUnit/r_sign_reg[0]                                                        |                                                         |               22 |             65 |
|  n_0_1334_BUFG                             |                                                                                          |                                                         |               69 |            104 |
| ~clk_divider/inst/clk_out1                 | scdmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0 |                                                         |               32 |            128 |
| ~clk_divider/inst/clk_out1                 | scdmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0  |                                                         |               32 |            128 |
| ~clk_divider/inst/clk_out1                 | scdmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0  |                                                         |               32 |            128 |
| ~clk_divider/inst/clk_out1                 | scdmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0    |                                                         |               32 |            128 |
+--------------------------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


