/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [2:0] _08_;
  wire [56:0] _09_;
  wire [5:0] _10_;
  wire [13:0] _11_;
  wire [6:0] _12_;
  reg [6:0] _13_;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[167] ? in_data[132] : in_data[187];
  assign celloutsig_0_7z = in_data[61] ? _00_ : celloutsig_0_4z;
  assign celloutsig_0_8z = celloutsig_0_5z ? celloutsig_0_5z : celloutsig_0_2z;
  assign celloutsig_0_9z = celloutsig_0_8z ? celloutsig_0_6z : _01_;
  assign celloutsig_0_29z = celloutsig_0_13z ? celloutsig_0_2z : _02_;
  assign celloutsig_0_12z = ~(in_data[39] & celloutsig_0_6z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z & celloutsig_0_7z);
  assign celloutsig_0_18z = !(celloutsig_0_10z ? celloutsig_0_5z : celloutsig_0_9z);
  assign celloutsig_1_19z = ~(celloutsig_1_14z[5] | _04_);
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_3z) & celloutsig_0_3z);
  assign celloutsig_1_10z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_2z[0]);
  assign celloutsig_0_38z = celloutsig_0_34z | ~(celloutsig_0_3z);
  assign celloutsig_1_5z = celloutsig_1_1z | ~(in_data[142]);
  assign celloutsig_1_12z = _07_ | ~(celloutsig_1_1z);
  assign celloutsig_0_33z = celloutsig_0_28z[0] | celloutsig_0_7z;
  assign celloutsig_0_5z = in_data[38] | celloutsig_0_4z;
  assign celloutsig_0_10z = ~(celloutsig_0_6z ^ celloutsig_0_5z);
  reg [5:0] _31_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _31_ <= 6'h00;
    else _31_ <= in_data[13:8];
  assign { _10_[5:4], _01_, _10_[2], _00_, _10_[0] } = _31_;
  reg [56:0] _32_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _32_ <= 57'h000000000000000;
    else _32_ <= { celloutsig_1_7z[16:9], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z };
  assign { _09_[56:50], _07_, _05_, _09_[47:29], _04_, _09_[27:0] } = _32_;
  reg [13:0] _33_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 14'h0000;
    else _33_ <= { celloutsig_0_11z[3:2], celloutsig_0_4z, _10_[5:4], _01_, _10_[2], _00_, _10_[0], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_5z };
  assign { _11_[13:12], _02_, _11_[10:3], _06_, _11_[1:0] } = _33_;
  reg [6:0] _34_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 7'h00;
    else _34_ <= celloutsig_0_21z[8:2];
  assign { _12_[6], _08_, _12_[2], _03_, _12_[0] } = _34_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_1_11z = { celloutsig_1_4z[7:1], celloutsig_1_10z } === celloutsig_1_7z[14:7];
  assign celloutsig_1_6z = celloutsig_1_2z[4:2] <= { celloutsig_1_2z[6], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_34z = { _13_[4], celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_1z } < { _11_[4], celloutsig_0_28z, celloutsig_0_8z };
  assign celloutsig_0_51z = { celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_33z } < { _12_[6], _08_[2:1] };
  assign celloutsig_1_1z = in_data[122:109] < in_data[165:152];
  assign celloutsig_0_14z = { in_data[25:21], celloutsig_0_9z } < { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_16z = { _00_, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, _10_[5:4], _01_, _10_[2], _00_, _10_[0] } < { celloutsig_0_3z, _10_[5:4], _01_, _10_[2], _00_, _10_[0], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_3z);
  assign celloutsig_0_19z = { celloutsig_0_11z[10:4], celloutsig_0_14z, celloutsig_0_7z } * { celloutsig_0_3z, celloutsig_0_10z, _10_[5:4], _01_, _10_[2], _00_, _10_[0], celloutsig_0_16z };
  assign celloutsig_0_1z = { _10_[4], _01_, _10_[5:4], _01_, _10_[2], _00_, _10_[0] } != in_data[64:57];
  assign celloutsig_0_20z = { _11_[3], _06_, _11_[1:0], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_10z } !== { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[152:145], celloutsig_1_0z, celloutsig_1_1z } | { in_data[99], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_21z = { _11_[5:3], _06_, _11_[13:12], _02_, _11_[10:3], _06_, _11_[1:0], celloutsig_0_6z } | { celloutsig_0_19z[3:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_3z = | { _01_, _00_, _10_[5:4], _10_[2], _10_[0], in_data[23:17] };
  assign celloutsig_0_50z = | { celloutsig_0_38z, _02_, celloutsig_0_19z, _11_[12], _11_[10:7] };
  assign celloutsig_1_18z = | { celloutsig_1_11z, celloutsig_1_4z[8:7], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_23z = | { _08_, celloutsig_0_18z };
  assign celloutsig_0_24z = | { _03_, _08_, _12_[6], _12_[2], _12_[0], celloutsig_0_21z[6:3], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[14:11] };
  assign celloutsig_0_27z = | { celloutsig_0_11z[6:3], celloutsig_0_6z };
  assign celloutsig_1_7z = { in_data[165:153], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z } << { in_data[173], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[116:111], celloutsig_1_1z } <<< { in_data[102], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_28z = _13_[6:2] <<< { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_14z = { in_data[173:165], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_5z } - { celloutsig_1_2z[5:2], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[6:1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z } ^ in_data[93:82];
  assign { _09_[49:48], _09_[28] } = { _07_, _05_, _04_ };
  assign { _10_[3], _10_[1] } = { _01_, _00_ };
  assign { _11_[11], _11_[2] } = { _02_, _06_ };
  assign { _12_[5:3], _12_[1] } = { _08_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
