<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>verilog语法二---进阶篇 | 行路难</title><meta name="keywords" content="verilog"><meta name="author" content="YZK"><meta name="copyright" content="YZK"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="verilog基本语法复习">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog语法二---进阶篇">
<meta property="og:url" content="https://yzk1998.github.io/2022/02/13/DeeperVerilog-md/index.html">
<meta property="og:site_name" content="行路难">
<meta property="og:description" content="verilog基本语法复习">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://yzk1998.github.io/img/defaultTop.jpg">
<meta property="article:published_time" content="2022-02-13T15:09:44.000Z">
<meta property="article:modified_time" content="2022-02-14T06:00:34.968Z">
<meta property="article:author" content="YZK">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://yzk1998.github.io/img/defaultTop.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://yzk1998.github.io/2022/02/13/DeeperVerilog-md/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"search.xml","languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":100},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: true
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":200,"languages":{"author":"作者: YZK","link":"链接: ","source":"来源: 行路难","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog语法二---进阶篇',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-02-14 14:00:34'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.0.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/./img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data is-center"><div class="data-item"><a href="/archives/"><div class="headline">文章</div><div class="length-num">8</div></a></div><div class="data-item"><a href="/tags/"><div class="headline">标签</div><div class="length-num">4</div></a></div><div class="data-item"><a href="/categories/"><div class="headline">分类</div><div class="length-num">4</div></a></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 链接</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/./img/defaultTop.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">行路难</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 链接</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">verilog语法二---进阶篇</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-02-13T15:09:44.000Z" title="发表于 2022-02-13 23:09:44">2022-02-13</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-02-14T06:00:34.968Z" title="更新于 2022-02-14 14:00:34">2022-02-14</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="verilog语法二---进阶篇"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1>verilog语法二—进阶篇</h1>
<h2 id="过程赋值">过程赋值</h2>
<p>过程赋值用于在<code>initial</code>和<code>always</code>语句块中进行赋值，有阻塞赋值和非阻塞赋值两种。<br><br>
<em><strong>过程赋值与连续赋值的区别</strong></em>：</p>
<ul>
<li>连续性赋值总是处于激活状态，任何操作数的改变都会影响表达式的结果</li>
<li>过程赋值只有在语句执行的时候，才会起作用</li>
</ul>
<h3 id="阻塞赋值">阻塞赋值<code>=</code></h3>
<ul>
<li>阻塞指在一个always块中，后面的语句会受到前语句的影响，在同一个always中，一条阻塞赋值语句如果没有执行结束，那么该语句后面的语句就不能被执行，即被“阻塞”。简言之，<em><strong>语句块内顺序执行</strong></em>。</li>
</ul>
<p>例如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span><span class="comment">//clk上升沿触发或rst_n下降沿触发</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span><span class="comment">//rst_n低有效</span></span><br><span class="line">        a=<span class="number">1</span>;</span><br><span class="line">        b=<span class="number">2</span>;</span><br><span class="line">        c=<span class="number">3</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span><span class="comment">//rst_n高有效</span></span><br><span class="line">        a=<span class="number">0</span>;</span><br><span class="line">        b=a;</span><br><span class="line">        c=b; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h3 id="非阻塞赋值">非阻塞赋值<code>&lt;=</code></h3>
<ul>
<li>并行执行语句</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"> </span><br><span class="line"><span class="keyword">module</span> test ;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]   ai, bi ;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]   ai2, bi2 ;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]   value_blk ;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]   value_non ;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]   value_non2 ;</span><br><span class="line"> </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        ai            = <span class="number">4&#x27;d1</span> ;   <span class="comment">//(1)</span></span><br><span class="line">        bi            = <span class="number">4&#x27;d2</span> ;   <span class="comment">//(2)</span></span><br><span class="line">        ai2           = <span class="number">4&#x27;d7</span> ;   <span class="comment">//(3)</span></span><br><span class="line">        bi2           = <span class="number">4&#x27;d8</span> ;   <span class="comment">//(4)</span></span><br><span class="line">        #<span class="number">20</span> ;                    <span class="comment">//(5)</span></span><br><span class="line"> </span><br><span class="line">        <span class="comment">//non-block-assigment with block-assignment</span></span><br><span class="line">        ai            = <span class="number">4&#x27;d3</span> ;     <span class="comment">//(6)</span></span><br><span class="line">        bi            = <span class="number">4&#x27;d4</span> ;     <span class="comment">//(7)</span></span><br><span class="line">        value_blk     = ai + bi ;  <span class="comment">//(8)</span></span><br><span class="line">        value_non     &lt;= ai + bi ; <span class="comment">//(9)</span></span><br><span class="line"> </span><br><span class="line">        <span class="comment">//non-block-assigment itself</span></span><br><span class="line">        ai2           &lt;= <span class="number">4&#x27;d5</span> ;           <span class="comment">//(10)</span></span><br><span class="line">        bi2           &lt;= <span class="number">4&#x27;d6</span> ;           <span class="comment">//(11)</span></span><br><span class="line">        value_non2    &lt;= ai2 + bi2 ;      <span class="comment">//(12)</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line">   <span class="comment">//stop the simulation</span></span><br><span class="line">    <span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">10</span> ;</span><br><span class="line">        <span class="keyword">if</span> (<span class="built_in">$time</span> &gt;= <span class="number">1000</span>) <span class="built_in">$finish</span> ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>注意点：</p>
<ul>
<li>语句（1）-（8）都是阻塞赋值，按照顺序执行。</li>
<li>语句（9）-（12）都是非阻塞赋值，并行执行。但是执行顺序也是在（8）之后.</li>
</ul>
<h3 id="assign和always的区别">assign和always的区别</h3>
<ul>
<li><code>assign</code>不可以带时钟，<code>always</code>可以带时钟，当always不带时钟时与assign逻辑功能完全一致。<code>assign</code>，<code>always</code>和<code>always@(*)</code>用于组合逻辑。</li>
<li><code>assign</code>之后不能加块，实现组合逻辑只能逐句使用<code>assign</code></li>
<li>被<code>assign</code>赋值的信号为<code>wire</code>型，在<code>always</code>块下被赋值的信号为<code>reg</code>类型，但此处并非真正的触发器只有带上敏感列表才会被综合成触发器。</li>
</ul>
<h3 id="latch（锁存器）和FF（触发器）">latch（锁存器）和FF（触发器）</h3>
<ul>
<li>锁存器（Latch），是电平触发的存储单元，数据存储的动作取决于输入时钟（或者使能）信号的电平值。仅当锁存器处于使能状态时，输出才会随着数据输入发生变化。</li>
<li>触发器（flip-flop），是边沿敏感的存储单元，数据存储的动作（状态转换）由某一信号的上升沿或者下降沿进行同步的。</li>
</ul>
<p>引入一个概念latch会产生危害尽量在电路中不要引入latch，原因主要有：</p>
<ol>
<li>输入状态可能多次变化，容易产生毛刺，增加了下一级电路的不确定性；</li>
<li>在大部分 FPGA 的资源中，可能需要比触发器更多的资源去实现 Latch 结构；</li>
<li>锁存器的出现使得静态时序分析变得更加复杂。</li>
</ol>
<p>出现latch情况：</p>
<ul>
<li>不带时钟的always语句if、case语句不完整才会产生latch，不过注意带时钟的语句if或者case语句不完整描述不会产生latch。</li>
</ul>
<h2 id="状态机（FSM有限状态机）">状态机（FSM有限状态机）</h2>
<p>根据输出是否与输入有关可以分为：</p>
<ol>
<li>moore(摩尔)型状态机，输出与当前无关，可以通过摩尔庄园没人玩了来联想记忆。</li>
<li>mealy(米粒)型状态机，输出与当前有关。<br>
根据状态机的实际写法，可以分为：</li>
<li>一段式</li>
<li>二段式</li>
<li>三段式（推荐方式）：
<ol>
<li>第一段，时序逻辑，非阻塞赋值，传递寄存器的状态；<br>第一个always语句实现同步状态跳转</li>
<li>第二段，组合逻辑，阻塞赋值，根据当前状态和当前输入，确定下一个状态机的状态；<br>第二个always语句采用组合逻辑判断状态转移条件；</li>
<li>第三段，时序逻辑，非阻塞赋值，因为是 Mealy 型状态机，根据当前状态和当前输入，确定输出信号；<br>第三个always语句描述状态输出(可以用组合电路输出，也可以时序电路输出)。</li>
</ol>
</li>
</ol>
<p>使用示例：<br><br>
第一步：画出状态转移图</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> S0 = <span class="number">7&#x27;b0000001</span>;  </span><br><span class="line"><span class="keyword">parameter</span> S1 = <span class="number">7&#x27;b0000010</span>; </span><br><span class="line"><span class="keyword">parameter</span> S2 = <span class="number">7&#x27;b0000100</span>; </span><br><span class="line"><span class="keyword">parameter</span> S3 = <span class="number">7&#x27;b0001000</span>; </span><br><span class="line"><span class="keyword">parameter</span> S4 = <span class="number">7&#x27;b0010000</span>; </span><br><span class="line"><span class="keyword">parameter</span> S5 = <span class="number">7&#x27;b0100000</span>; </span><br><span class="line"><span class="keyword">parameter</span> S6 = <span class="number">7&#x27;b1000000</span>;   </span><br></pre></td></tr></table></figure>
<p>这里对于状态使用的是One-hot码，在数电的学习中一般使用的一般就是正常二进制数。由于采用7位One-hot码所以采用两个7位的寄存器来存储当前状态和下个状态。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>  [<span class="number">6</span>:<span class="number">0</span>]   curr_st     ;     </span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">6</span>:<span class="number">0</span>]   next_st     ;     </span><br></pre></td></tr></table></figure>
<p>第二步：开始编写三段式状态机代码<br><br>
代码中首先是模块声明</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> divider7_fsm (  </span><br><span class="line">    <span class="keyword">input</span>       sys_clk      , <span class="comment">//系统时钟 </span></span><br><span class="line">    <span class="keyword">input</span>       sys_rst_n    , <span class="comment">//系统复位</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  clk_divide_7  <span class="comment">//输出时钟</span></span><br><span class="line">    );</span><br></pre></td></tr></table></figure>
<p>然后是之前第一步确定的状态</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> S0 = <span class="number">7&#x27;b0000001</span>;  </span><br><span class="line"><span class="keyword">parameter</span> S1 = <span class="number">7&#x27;b0000010</span>; </span><br><span class="line"><span class="keyword">parameter</span> S2 = <span class="number">7&#x27;b0000100</span>; </span><br><span class="line"><span class="keyword">parameter</span> S3 = <span class="number">7&#x27;b0001000</span>; </span><br><span class="line"><span class="keyword">parameter</span> S4 = <span class="number">7&#x27;b0010000</span>; </span><br><span class="line"><span class="keyword">parameter</span> S5 = <span class="number">7&#x27;b0100000</span>; </span><br><span class="line"><span class="keyword">parameter</span> S6 = <span class="number">7&#x27;b1000000</span>;   </span><br></pre></td></tr></table></figure>
<p>开始状态机的第一段代码，状态机的第一段<em><strong>采用同步时序描述状态转移</strong></em>。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> sys_rst_n) <span class="keyword">begin</span>  </span><br><span class="line">        <span class="keyword">if</span> (!sys_rst_n) </span><br><span class="line">            curr_st &lt;= S0; </span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            curr_st &lt;= next_st; </span><br><span class="line"><span class="keyword">end</span> </span><br></pre></td></tr></table></figure>
<p><code>sys_clk</code>上升沿并且<code>sys_rst_n</code>无效时，变到下一个状态。<br>
然后是状态机的第二段代码，状态机的第二段<em><strong>采用组合逻辑判断状态转移条件</strong></em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span>  </span><br><span class="line">    <span class="keyword">case</span> (curr_st)  </span><br><span class="line">        S0: next_st = S1; </span><br><span class="line">        S1: next_st = S2; </span><br><span class="line">        S2: next_st = S3; </span><br><span class="line">        S3: next_st = S4; </span><br><span class="line">        S4: next_st = S5; </span><br><span class="line">        S5: next_st = S6; </span><br><span class="line">        S6: next_st = S0; </span><br><span class="line">        <span class="keyword">default</span>: next_st = S0; </span><br><span class="line">    <span class="keyword">endcase</span> </span><br><span class="line"><span class="keyword">end</span> </span><br></pre></td></tr></table></figure>
<p>再然后是状态机的第三段代码，状态机的第三段描述状态输出(这里采用时序电路输出)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> sys_rst_n) <span class="keyword">begin</span>  </span><br><span class="line">    <span class="keyword">if</span> (!sys_rst_n) </span><br><span class="line">        clk_divide_7 &lt;= <span class="number">1&#x27;b0</span>; </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> ((curr_st == S0) | (curr_st == S1) | (curr_st == S2)  | (curr_st == S3))  </span><br><span class="line">        clk_divide_7  &lt;= <span class="number">1&#x27;b0</span>; </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> ((curr_st == S4) | (curr_st == S5) | (curr_st == S6))  </span><br><span class="line">        clk_divide_7  &lt;= <span class="number">1&#x27;b1</span>;    </span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        ;  </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>意义上代码描述的输出：</p>
<ul>
<li>当<code>sys_rst_n</code>有效时，输出时钟信号为低电平</li>
<li>当<code>sys_rst_n</code>无效时，前四个状态输出低，后三个状态输出低</li>
</ul>
<p>很容易发现此时输出时钟的一个周期为7个系统时钟的周期，即七分频。</p>
<h2 id="模块化设计">模块化设计</h2>
<p>提出几个概念：</p>
<ol>
<li>自顶向下的设计方式：可以把系统划分成几个功能模块，每个功能模块再划分成下一层的子模块</li>
<li>例化：在一个模块中引用另一个模块，对其端口进行相关连接，叫做模块例化。模块例化建立了描述的层次。信号端口可以通过位置或名称关联，端口连接也必须遵循一些规则。在顶层设计一般只做例化。</li>
</ol>
<p>请看如下例子：设计结构如下</p>
<ol>
<li>顶层
<ol>
<li>计时器模块</li>
<li>数码管静态显示模块</li>
</ol>
</li>
</ol>
<p>在代码上的体现：</p>
<ol>
<li>计时器模块</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> time_count( </span><br><span class="line">    <span class="keyword">input</span>           clk     ,   <span class="comment">// 时钟信号</span></span><br><span class="line">    <span class="keyword">input</span>           rst_n   ,   <span class="comment">// 复位信号 </span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span>   <span class="keyword">reg</span>    flag        <span class="comment">// 一个时钟周期的脉冲信号 </span></span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"><span class="comment">//parameter define </span></span><br><span class="line"><span class="keyword">parameter</span>  MAX_NUM = <span class="number">25000_000</span>; <span class="comment">// 计数器最大计数值</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//其他代码省略</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ol start="2">
<li>数码管静态显示模块</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seg_led_static ( </span><br><span class="line">    <span class="keyword">input</span>               clk     ,   <span class="comment">// 时钟信号 </span></span><br><span class="line">    <span class="keyword">input</span>               rst_n   ,   <span class="comment">// 复位信号（低有效） </span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>               add_flag,   <span class="comment">// 数码管变化的通知信号 </span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>  [<span class="number">5</span>:<span class="number">0</span>]  sel     ,   <span class="comment">// 数码管位选 </span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>]  seg_led     <span class="comment">// 数码管段选 </span></span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"><span class="comment">//其他代码省略</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ol start="3">
<li>顶层模块</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seg_led_static_top ( </span><br><span class="line">    <span class="keyword">input</span>               sys_clk  ,       <span class="comment">// 系统时钟 </span></span><br><span class="line">    <span class="keyword">input</span>               sys_rst_n,       <span class="comment">// 系统复位信号（低有效） </span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span>    [<span class="number">5</span>:<span class="number">0</span>]     sel      ,       <span class="comment">// 数码管位选 </span></span><br><span class="line">    <span class="keyword">output</span>    [<span class="number">7</span>:<span class="number">0</span>]     seg_led          <span class="comment">// 数码管段选 </span></span><br><span class="line"></span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//parameter define </span></span><br><span class="line"><span class="keyword">parameter</span>  TIME_SHOW = <span class="number">25&#x27;d25000_000</span>;    <span class="comment">// 数码管变化的时间间隔0.5s </span></span><br><span class="line"></span><br><span class="line"><span class="comment">//wire define </span></span><br><span class="line"><span class="keyword">wire</span>       add_flag;                     <span class="comment">// 数码管变化的通知信号 </span></span><br><span class="line"></span><br><span class="line"><span class="comment">//***************************************************** </span></span><br><span class="line"><span class="comment">//**                    main code </span></span><br><span class="line"><span class="comment">//***************************************************** </span></span><br><span class="line"></span><br><span class="line"><span class="comment">//例化计时模块 </span></span><br><span class="line">time_count #( </span><br><span class="line">    <span class="variable">.MAX_NUM</span>    (TIME_SHOW) </span><br><span class="line">) u_time_count( </span><br><span class="line">    <span class="variable">.clk</span>        (sys_clk  ), </span><br><span class="line">    <span class="variable">.rst_n</span>      (sys_rst_n), </span><br><span class="line">    </span><br><span class="line">    <span class="variable">.flag</span>       (add_flag ) </span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"><span class="comment">//例化数码管静态显示模块 </span></span><br><span class="line">seg_led_static u_seg_led_static ( </span><br><span class="line">    <span class="variable">.clk</span>        (sys_clk  ),  </span><br><span class="line">    <span class="variable">.rst_n</span>      (sys_rst_n), </span><br><span class="line"></span><br><span class="line">    <span class="variable">.add_flag</span>   (add_flag ),  </span><br><span class="line">    <span class="variable">.sel</span>        (sel      ), </span><br><span class="line">    <span class="variable">.seg_led</span>    (seg_led  ) </span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>子模块例化方法<br>
<img src="/2022/02/13/DeeperVerilog-md/moduleInstantiation.png" alt="子模块例化方法"><br><br>
子模块参数例化方法<br><br>
<img src="/2022/02/13/DeeperVerilog-md/parameterInstantiation.png" alt="子模块参数例化方法"><br>
OK！这就是这次的进阶篇了，下篇要介绍的是Verilog编程规范。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:undefined">YZK</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://yzk1998.github.io/2022/02/13/DeeperVerilog-md/">https://yzk1998.github.io/2022/02/13/DeeperVerilog-md/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://yzk1998.github.io" target="_blank">行路难</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post_share"><div class="social-share" data-image="/./img/defaultTop.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/02/14/standardVerilog/"><img class="prev-cover" src="/./img/defaultTop.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">verilog编程规范</div></div></a></div><div class="next-post pull-right"><a href="/2022/02/12/LearnVerilog-md/"><img class="next-cover" src="/./img/defaultTop.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Verilog 语法复习笔记（一）</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/02/12/LearnVerilog-md/" title="Verilog 语法复习笔记（一）"><img class="cover" src="/./img/defaultTop.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-12</div><div class="title">Verilog 语法复习笔记（一）</div></div></a></div><div><a href="/2022/02/14/standardVerilog/" title="verilog编程规范"><img class="cover" src="/./img/defaultTop.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-14</div><div class="title">verilog编程规范</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/./img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">YZK</div><div class="author-info__description">YZK</div></div><div class="card-info-data is-center"><div class="card-info-data-item"><a href="/archives/"><div class="headline">文章</div><div class="length-num">8</div></a></div><div class="card-info-data-item"><a href="/tags/"><div class="headline">标签</div><div class="length-num">4</div></a></div><div class="card-info-data-item"><a href="/categories/"><div class="headline">分类</div><div class="length-num">4</div></a></div></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/yzk1998"><i class="fab fa-github"></i><span>Github</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/yzk1998" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="https://space.bilibili.com/165458513?spm_id_from=333.1007.0.0" target="_blank" title="Bilibili"><i class="fab fa-accessible-icon"></i></a><a class="social-icon" href="mailto:1104913753@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn card-announcement-animation"></i><span>公告</span></div><div class="announcement_content">加油!进步!</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-text">verilog语法二—进阶篇</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BF%87%E7%A8%8B%E8%B5%8B%E5%80%BC"><span class="toc-text">过程赋值</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="toc-text">阻塞赋值&#x3D;</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="toc-text">非阻塞赋值&lt;&#x3D;</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#assign%E5%92%8Calways%E7%9A%84%E5%8C%BA%E5%88%AB"><span class="toc-text">assign和always的区别</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#latch%EF%BC%88%E9%94%81%E5%AD%98%E5%99%A8%EF%BC%89%E5%92%8CFF%EF%BC%88%E8%A7%A6%E5%8F%91%E5%99%A8%EF%BC%89"><span class="toc-text">latch（锁存器）和FF（触发器）</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA%EF%BC%88FSM%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA%EF%BC%89"><span class="toc-text">状态机（FSM有限状态机）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E5%8C%96%E8%AE%BE%E8%AE%A1"><span class="toc-text">模块化设计</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/02/18/bike/" title="平衡自行车源码学习（一）"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="平衡自行车源码学习（一）"/></a><div class="content"><a class="title" href="/2022/02/18/bike/" title="平衡自行车源码学习（一）">平衡自行车源码学习（一）</a><time datetime="2022-02-18T11:30:44.000Z" title="发表于 2022-02-18 19:30:44">2022-02-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/14/standardVerilog/" title="verilog编程规范"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog编程规范"/></a><div class="content"><a class="title" href="/2022/02/14/standardVerilog/" title="verilog编程规范">verilog编程规范</a><time datetime="2022-02-14T14:20:44.000Z" title="发表于 2022-02-14 22:20:44">2022-02-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/13/DeeperVerilog-md/" title="verilog语法二---进阶篇"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog语法二---进阶篇"/></a><div class="content"><a class="title" href="/2022/02/13/DeeperVerilog-md/" title="verilog语法二---进阶篇">verilog语法二---进阶篇</a><time datetime="2022-02-13T15:09:44.000Z" title="发表于 2022-02-13 23:09:44">2022-02-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/12/LearnVerilog-md/" title="Verilog 语法复习笔记（一）"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Verilog 语法复习笔记（一）"/></a><div class="content"><a class="title" href="/2022/02/12/LearnVerilog-md/" title="Verilog 语法复习笔记（一）">Verilog 语法复习笔记（一）</a><time datetime="2022-02-12T04:40:44.000Z" title="发表于 2022-02-12 12:40:44">2022-02-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/03/ano-2/" title="匿名飞控源码解析(二)---Ano_FcData数据处理"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="匿名飞控源码解析(二)---Ano_FcData数据处理"/></a><div class="content"><a class="title" href="/2022/02/03/ano-2/" title="匿名飞控源码解析(二)---Ano_FcData数据处理">匿名飞控源码解析(二)---Ano_FcData数据处理</a><time datetime="2022-02-03T13:40:44.000Z" title="发表于 2022-02-03 21:40:44">2022-02-03</time></div></div></div></div></div></div></main><footer id="footer" style="background: #000000"><div id="footer-wrap"><div class="copyright">&copy;2022 By YZK</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">本地搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.js"></script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>