Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 14 18:02:49 2023
| Host         : amass-MacBookPro running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.132        0.000                      0                57737        0.050        0.000                      0                57737        0.264        0.000                       0                 20234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clock_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_wiz_0        {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clkout0                   {0.000 2.500}        5.000           200.000         
  clkout1                   {0.000 5.000}        10.000          100.000         
    clk_core                {0.000 10.000}       20.000          50.000          
    clkfb                   {0.000 5.000}        10.000          100.000         
  clkout2                   {0.000 2.500}        5.000           200.000         
  clkout3                   {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb       {0.000 5.000}        10.000          100.000         
tck_dmi                     {0.000 50.000}       100.000         10.000          
tck_dtmcs                   {0.000 50.000}       100.000         10.000          
tck_idcode                  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5_clk_wiz_0             21.471        0.000                      0                 1334        0.072        0.000                      0                 1334       15.373        0.000                       0                   248  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       8.732        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                         1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                         0.685        0.000                      0                 8614        0.059        0.000                      0                 8614        3.000        0.000                       0                  3179  
    clk_core                      0.132        0.000                      0                31802        0.052        0.000                      0                31802        8.750        0.000                       0                 16584  
    clkfb                                                                                                                                                                     8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                     2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                     2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                         8.751        0.000                       0                     2  
tck_dmi                          98.596        0.000                      0                   31        0.169        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                        97.870        0.000                      0                   81        0.158        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                       98.412        0.000                      0                    1        0.474        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             3.777        0.000                      0                  155        1.067        0.000                      0                  155  
clkout1       clk_core            2.416        0.000                      0                   91        0.050        0.000                      0                   91  
tck_dtmcs     clk_core           13.343        0.000                      0                    2        0.451        0.000                      0                    2  
clk_core      tck_dtmcs          10.884        0.000                      0                   32        1.648        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 4.270        0.000                      0                15505        0.475        0.000                      0                15505  
**async_default**  clkout1            clkout1                  0.729        0.000                      0                  326        0.811        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in1
  To Clock:  clock_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_wiz_0
  To Clock:  clk_31_5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.471ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 0.580ns (6.145%)  route 8.858ns (93.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 28.864 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.802    -2.219    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y152        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          6.752     4.989    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/pwropt_3
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_89_LOPT_REMAP/O
                         net (fo=1, routed)           2.106     7.218    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_79
    RAMB36_X0Y16         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.550    28.864    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410    29.274    
                         clock uncertainty           -0.142    29.132    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.689    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         28.689    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                 21.471    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 swervolf/vga/first/sprite_column_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.693ns  (logic 3.026ns (31.218%)  route 6.667ns (68.782%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 28.803 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.625    -2.397    swervolf/vga/first/clk_31_5
    SLICE_X34Y147        FDRE                                         r  swervolf/vga/first/sprite_column_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_fdre_C_Q)         0.518    -1.879 r  swervolf/vga/first/sprite_column_ff_reg[6]/Q
                         net (fo=20, routed)          1.798    -0.081    swervolf/vga/first/sprite_column_ff_reg[4]
    SLICE_X24Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.593 r  swervolf/vga/first/vga_r_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.593    swervolf/vga/first/vga_r_reg_reg[3]_i_30_n_0
    SLICE_X24Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.832 r  swervolf/vga/first/vga_r_reg_reg[3]_i_19/O[2]
                         net (fo=2, routed)           0.831     1.663    swervolf/vga/first/sprite_column_ff_reg[11]_7[10]
    SLICE_X25Y151        LUT6 (Prop_lut6_I3_O)        0.302     1.965 r  swervolf/vga/first/vga_r_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     1.965    swervolf/vga/first/vga_r_reg[3]_i_53_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.366 r  swervolf/vga/first/vga_r_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.366    swervolf/vga/first/vga_r_reg_reg[3]_i_42_n_0
    SLICE_X25Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.637 r  swervolf/vga/first/vga_r_reg_reg[3]_i_25/CO[0]
                         net (fo=1, routed)           1.204     3.841    swervolf/vga/first/alien2_pix23_out
    SLICE_X31Y145        LUT4 (Prop_lut4_I3_O)        0.373     4.214 f  swervolf/vga/first/vga_r_reg[3]_i_17/O
                         net (fo=1, routed)           0.793     5.007    swervolf/vga/dtg/vga_r_reg_reg[0]_0
    SLICE_X39Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.131 f  swervolf/vga/dtg/vga_r_reg[3]_i_6/O
                         net (fo=4, routed)           1.177     6.308    swervolf/vga/first/vga_r_reg_reg[0]_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.124     6.432 r  swervolf/vga/first/vga_r_reg[3]_i_2/O
                         net (fo=3, routed)           0.864     7.296    swervolf/vga/first_n_52
    SLICE_X57Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.489    28.803    swervolf/vga/clk_31_5
    SLICE_X57Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.418    29.221    
                         clock uncertainty           -0.142    29.079    
    SLICE_X57Y145        FDRE (Setup_fdre_C_D)       -0.061    29.018    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.018    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.826ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pix_num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 0.580ns (6.382%)  route 8.508ns (93.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 28.870 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.802    -2.219    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y152        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  swervolf/vga/dtg/pix_num_reg[16]/Q
                         net (fo=74, routed)          6.744     4.981    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/pwropt_3
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_gate_91_LOPT_REMAP/O
                         net (fo=1, routed)           1.764     6.869    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENBWREN_cooolgate_en_sig_80
    RAMB36_X0Y17         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.556    28.870    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.410    29.280    
                         clock uncertainty           -0.142    29.138    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    28.695    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         28.695    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                 21.826    

Slack (MET) :             21.891ns  (required time - arrival time)
  Source:                 swervolf/vga/first/sprite_column_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 3.026ns (31.839%)  route 6.478ns (68.161%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 28.803 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.625    -2.397    swervolf/vga/first/clk_31_5
    SLICE_X34Y147        FDRE                                         r  swervolf/vga/first/sprite_column_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_fdre_C_Q)         0.518    -1.879 r  swervolf/vga/first/sprite_column_ff_reg[6]/Q
                         net (fo=20, routed)          1.798    -0.081    swervolf/vga/first/sprite_column_ff_reg[4]
    SLICE_X24Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.593 r  swervolf/vga/first/vga_r_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.593    swervolf/vga/first/vga_r_reg_reg[3]_i_30_n_0
    SLICE_X24Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.832 r  swervolf/vga/first/vga_r_reg_reg[3]_i_19/O[2]
                         net (fo=2, routed)           0.831     1.663    swervolf/vga/first/sprite_column_ff_reg[11]_7[10]
    SLICE_X25Y151        LUT6 (Prop_lut6_I3_O)        0.302     1.965 r  swervolf/vga/first/vga_r_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     1.965    swervolf/vga/first/vga_r_reg[3]_i_53_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.366 r  swervolf/vga/first/vga_r_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.366    swervolf/vga/first/vga_r_reg_reg[3]_i_42_n_0
    SLICE_X25Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.637 r  swervolf/vga/first/vga_r_reg_reg[3]_i_25/CO[0]
                         net (fo=1, routed)           1.204     3.841    swervolf/vga/first/alien2_pix23_out
    SLICE_X31Y145        LUT4 (Prop_lut4_I3_O)        0.373     4.214 f  swervolf/vga/first/vga_r_reg[3]_i_17/O
                         net (fo=1, routed)           0.793     5.007    swervolf/vga/dtg/vga_r_reg_reg[0]_0
    SLICE_X39Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.131 f  swervolf/vga/dtg/vga_r_reg[3]_i_6/O
                         net (fo=4, routed)           1.177     6.308    swervolf/vga/first/vga_r_reg_reg[0]_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.124     6.432 r  swervolf/vga/first/vga_r_reg[3]_i_2/O
                         net (fo=3, routed)           0.675     7.107    swervolf/vga/first_n_52
    SLICE_X57Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.489    28.803    swervolf/vga/clk_31_5
    SLICE_X57Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.418    29.221    
                         clock uncertainty           -0.142    29.079    
    SLICE_X57Y145        FDRE (Setup_fdre_C_D)       -0.081    28.998    swervolf/vga/vga_r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         28.998    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                 21.891    

Slack (MET) :             22.084ns  (required time - arrival time)
  Source:                 swervolf/vga/first/sprite_column_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 3.026ns (32.316%)  route 6.338ns (67.684%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 28.803 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.625    -2.397    swervolf/vga/first/clk_31_5
    SLICE_X34Y147        FDRE                                         r  swervolf/vga/first/sprite_column_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_fdre_C_Q)         0.518    -1.879 r  swervolf/vga/first/sprite_column_ff_reg[6]/Q
                         net (fo=20, routed)          1.798    -0.081    swervolf/vga/first/sprite_column_ff_reg[4]
    SLICE_X24Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.593 r  swervolf/vga/first/vga_r_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.593    swervolf/vga/first/vga_r_reg_reg[3]_i_30_n_0
    SLICE_X24Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.832 r  swervolf/vga/first/vga_r_reg_reg[3]_i_19/O[2]
                         net (fo=2, routed)           0.831     1.663    swervolf/vga/first/sprite_column_ff_reg[11]_7[10]
    SLICE_X25Y151        LUT6 (Prop_lut6_I3_O)        0.302     1.965 r  swervolf/vga/first/vga_r_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     1.965    swervolf/vga/first/vga_r_reg[3]_i_53_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.366 r  swervolf/vga/first/vga_r_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.366    swervolf/vga/first/vga_r_reg_reg[3]_i_42_n_0
    SLICE_X25Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.637 r  swervolf/vga/first/vga_r_reg_reg[3]_i_25/CO[0]
                         net (fo=1, routed)           1.204     3.841    swervolf/vga/first/alien2_pix23_out
    SLICE_X31Y145        LUT4 (Prop_lut4_I3_O)        0.373     4.214 f  swervolf/vga/first/vga_r_reg[3]_i_17/O
                         net (fo=1, routed)           0.793     5.007    swervolf/vga/dtg/vga_r_reg_reg[0]_0
    SLICE_X39Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.131 f  swervolf/vga/dtg/vga_r_reg[3]_i_6/O
                         net (fo=4, routed)           1.176     6.307    swervolf/vga/first/vga_r_reg_reg[0]_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.124     6.431 r  swervolf/vga/first/vga_r_reg[2]_i_1/O
                         net (fo=3, routed)           0.536     6.967    swervolf/vga/first_n_51
    SLICE_X56Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.489    28.803    swervolf/vga/clk_31_5
    SLICE_X56Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.418    29.221    
                         clock uncertainty           -0.142    29.079    
    SLICE_X56Y145        FDRE (Setup_fdre_C_D)       -0.028    29.051    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                 22.084    

Slack (MET) :             22.094ns  (required time - arrival time)
  Source:                 swervolf/vga/first/sprite_column_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 3.026ns (32.486%)  route 6.289ns (67.514%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 28.803 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.625    -2.397    swervolf/vga/first/clk_31_5
    SLICE_X34Y147        FDRE                                         r  swervolf/vga/first/sprite_column_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_fdre_C_Q)         0.518    -1.879 r  swervolf/vga/first/sprite_column_ff_reg[6]/Q
                         net (fo=20, routed)          1.798    -0.081    swervolf/vga/first/sprite_column_ff_reg[4]
    SLICE_X24Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.593 r  swervolf/vga/first/vga_r_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.593    swervolf/vga/first/vga_r_reg_reg[3]_i_30_n_0
    SLICE_X24Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.832 r  swervolf/vga/first/vga_r_reg_reg[3]_i_19/O[2]
                         net (fo=2, routed)           0.831     1.663    swervolf/vga/first/sprite_column_ff_reg[11]_7[10]
    SLICE_X25Y151        LUT6 (Prop_lut6_I3_O)        0.302     1.965 r  swervolf/vga/first/vga_r_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     1.965    swervolf/vga/first/vga_r_reg[3]_i_53_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.366 r  swervolf/vga/first/vga_r_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.366    swervolf/vga/first/vga_r_reg_reg[3]_i_42_n_0
    SLICE_X25Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.637 r  swervolf/vga/first/vga_r_reg_reg[3]_i_25/CO[0]
                         net (fo=1, routed)           1.204     3.841    swervolf/vga/first/alien2_pix23_out
    SLICE_X31Y145        LUT4 (Prop_lut4_I3_O)        0.373     4.214 f  swervolf/vga/first/vga_r_reg[3]_i_17/O
                         net (fo=1, routed)           0.793     5.007    swervolf/vga/dtg/vga_r_reg_reg[0]_0
    SLICE_X39Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.131 f  swervolf/vga/dtg/vga_r_reg[3]_i_6/O
                         net (fo=4, routed)           1.177     6.308    swervolf/vga/first/vga_r_reg_reg[0]_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.124     6.432 r  swervolf/vga/first/vga_r_reg[3]_i_2/O
                         net (fo=3, routed)           0.486     6.918    swervolf/vga/first_n_52
    SLICE_X57Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.489    28.803    swervolf/vga/clk_31_5
    SLICE_X57Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/C
                         clock pessimism              0.418    29.221    
                         clock uncertainty           -0.142    29.079    
    SLICE_X57Y145        FDRE (Setup_fdre_C_D)       -0.067    29.012    swervolf/vga/vga_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.012    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                 22.094    

Slack (MET) :             22.111ns  (required time - arrival time)
  Source:                 swervolf/vga/first/sprite_column_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 3.026ns (32.470%)  route 6.293ns (67.530%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 28.803 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.625    -2.397    swervolf/vga/first/clk_31_5
    SLICE_X34Y147        FDRE                                         r  swervolf/vga/first/sprite_column_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_fdre_C_Q)         0.518    -1.879 r  swervolf/vga/first/sprite_column_ff_reg[6]/Q
                         net (fo=20, routed)          1.798    -0.081    swervolf/vga/first/sprite_column_ff_reg[4]
    SLICE_X24Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.593 r  swervolf/vga/first/vga_r_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.593    swervolf/vga/first/vga_r_reg_reg[3]_i_30_n_0
    SLICE_X24Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.832 r  swervolf/vga/first/vga_r_reg_reg[3]_i_19/O[2]
                         net (fo=2, routed)           0.831     1.663    swervolf/vga/first/sprite_column_ff_reg[11]_7[10]
    SLICE_X25Y151        LUT6 (Prop_lut6_I3_O)        0.302     1.965 r  swervolf/vga/first/vga_r_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     1.965    swervolf/vga/first/vga_r_reg[3]_i_53_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.366 r  swervolf/vga/first/vga_r_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.366    swervolf/vga/first/vga_r_reg_reg[3]_i_42_n_0
    SLICE_X25Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.637 r  swervolf/vga/first/vga_r_reg_reg[3]_i_25/CO[0]
                         net (fo=1, routed)           1.204     3.841    swervolf/vga/first/alien2_pix23_out
    SLICE_X31Y145        LUT4 (Prop_lut4_I3_O)        0.373     4.214 f  swervolf/vga/first/vga_r_reg[3]_i_17/O
                         net (fo=1, routed)           0.793     5.007    swervolf/vga/dtg/vga_r_reg_reg[0]_0
    SLICE_X39Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.131 f  swervolf/vga/dtg/vga_r_reg[3]_i_6/O
                         net (fo=4, routed)           1.176     6.307    swervolf/vga/first/vga_r_reg_reg[0]_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.124     6.431 r  swervolf/vga/first/vga_r_reg[2]_i_1/O
                         net (fo=3, routed)           0.492     6.923    swervolf/vga/first_n_51
    SLICE_X56Y146        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.489    28.803    swervolf/vga/clk_31_5
    SLICE_X56Y146        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.418    29.221    
                         clock uncertainty           -0.142    29.079    
    SLICE_X56Y146        FDRE (Setup_fdre_C_D)       -0.045    29.034    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.034    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                 22.111    

Slack (MET) :             22.225ns  (required time - arrival time)
  Source:                 swervolf/vga/first/sprite_column_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 3.026ns (32.933%)  route 6.162ns (67.067%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 28.802 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.625    -2.397    swervolf/vga/first/clk_31_5
    SLICE_X34Y147        FDRE                                         r  swervolf/vga/first/sprite_column_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_fdre_C_Q)         0.518    -1.879 r  swervolf/vga/first/sprite_column_ff_reg[6]/Q
                         net (fo=20, routed)          1.798    -0.081    swervolf/vga/first/sprite_column_ff_reg[4]
    SLICE_X24Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.593 r  swervolf/vga/first/vga_r_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.593    swervolf/vga/first/vga_r_reg_reg[3]_i_30_n_0
    SLICE_X24Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.832 r  swervolf/vga/first/vga_r_reg_reg[3]_i_19/O[2]
                         net (fo=2, routed)           0.831     1.663    swervolf/vga/first/sprite_column_ff_reg[11]_7[10]
    SLICE_X25Y151        LUT6 (Prop_lut6_I3_O)        0.302     1.965 r  swervolf/vga/first/vga_r_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     1.965    swervolf/vga/first/vga_r_reg[3]_i_53_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.366 r  swervolf/vga/first/vga_r_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.366    swervolf/vga/first/vga_r_reg_reg[3]_i_42_n_0
    SLICE_X25Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.637 r  swervolf/vga/first/vga_r_reg_reg[3]_i_25/CO[0]
                         net (fo=1, routed)           1.204     3.841    swervolf/vga/first/alien2_pix23_out
    SLICE_X31Y145        LUT4 (Prop_lut4_I3_O)        0.373     4.214 f  swervolf/vga/first/vga_r_reg[3]_i_17/O
                         net (fo=1, routed)           0.793     5.007    swervolf/vga/dtg/vga_r_reg_reg[0]_0
    SLICE_X39Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.131 f  swervolf/vga/dtg/vga_r_reg[3]_i_6/O
                         net (fo=4, routed)           0.786     5.917    swervolf/vga/first/vga_r_reg_reg[0]_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.124     6.041 r  swervolf/vga/first/vga_r_reg[1]_i_1/O
                         net (fo=3, routed)           0.751     6.792    swervolf/vga/first_n_50
    SLICE_X52Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.488    28.802    swervolf/vga/clk_31_5
    SLICE_X52Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.418    29.220    
                         clock uncertainty           -0.142    29.078    
    SLICE_X52Y145        FDRE (Setup_fdre_C_D)       -0.061    29.017    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.017    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 22.225    

Slack (MET) :             22.258ns  (required time - arrival time)
  Source:                 swervolf/vga/first/sprite_column_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.611ns (28.462%)  route 6.563ns (71.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 28.803 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.624    -2.398    swervolf/vga/first/clk_31_5
    SLICE_X34Y146        FDRE                                         r  swervolf/vga/first/sprite_column_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDRE (Prop_fdre_C_Q)         0.518    -1.880 r  swervolf/vga/first/sprite_column_ff_reg[2]/Q
                         net (fo=22, routed)          1.723    -0.157    swervolf/vga/first/sprite_column_ff_reg[0]
    SLICE_X30Y137        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     0.290 r  swervolf/vga/first/alien2_pix5__4_carry_i_7/O[3]
                         net (fo=4, routed)           1.099     1.389    swervolf/vga/dtg/alien2_pix45_in[2]
    SLICE_X32Y139        LUT4 (Prop_lut4_I3_O)        0.307     1.696 r  swervolf/vga/dtg/alien2_pix3__22_carry_i_7/O
                         net (fo=1, routed)           0.000     1.696    swervolf/vga/first/alien2_pix3__22_carry__0_1[1]
    SLICE_X32Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.246 r  swervolf/vga/first/alien2_pix3__22_carry/CO[3]
                         net (fo=1, routed)           0.000     2.246    swervolf/vga/first/alien2_pix3__22_carry_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.474 r  swervolf/vga/first/alien2_pix3__22_carry__0/CO[2]
                         net (fo=1, routed)           0.818     3.292    swervolf/vga/first/alien2_pix313_in
    SLICE_X41Y142        LUT4 (Prop_lut4_I2_O)        0.313     3.605 r  swervolf/vga/first/vga_r_reg[3]_i_10/O
                         net (fo=1, routed)           1.009     4.615    swervolf/vga/first/vga_r_reg[3]_i_10_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I1_O)        0.124     4.739 r  swervolf/vga/first/vga_r_reg[3]_i_4/O
                         net (fo=4, routed)           1.375     6.114    swervolf/vga/first/vga_r_reg[3]_i_4_n_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.124     6.238 r  swervolf/vga/first/vga_r_reg[0]_i_1/O
                         net (fo=3, routed)           0.538     6.776    swervolf/vga/first_n_49
    SLICE_X56Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.489    28.803    swervolf/vga/clk_31_5
    SLICE_X56Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.418    29.221    
                         clock uncertainty           -0.142    29.079    
    SLICE_X56Y145        FDRE (Setup_fdre_C_D)       -0.045    29.034    swervolf/vga/vga_r_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.034    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                 22.258    

Slack (MET) :             22.273ns  (required time - arrival time)
  Source:                 swervolf/vga/first/sprite_column_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.026ns (32.983%)  route 6.148ns (67.017%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 28.803 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.625    -2.397    swervolf/vga/first/clk_31_5
    SLICE_X34Y147        FDRE                                         r  swervolf/vga/first/sprite_column_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_fdre_C_Q)         0.518    -1.879 r  swervolf/vga/first/sprite_column_ff_reg[6]/Q
                         net (fo=20, routed)          1.798    -0.081    swervolf/vga/first/sprite_column_ff_reg[4]
    SLICE_X24Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.593 r  swervolf/vga/first/vga_r_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.593    swervolf/vga/first/vga_r_reg_reg[3]_i_30_n_0
    SLICE_X24Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.832 r  swervolf/vga/first/vga_r_reg_reg[3]_i_19/O[2]
                         net (fo=2, routed)           0.831     1.663    swervolf/vga/first/sprite_column_ff_reg[11]_7[10]
    SLICE_X25Y151        LUT6 (Prop_lut6_I3_O)        0.302     1.965 r  swervolf/vga/first/vga_r_reg[3]_i_53/O
                         net (fo=1, routed)           0.000     1.965    swervolf/vga/first/vga_r_reg[3]_i_53_n_0
    SLICE_X25Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.366 r  swervolf/vga/first/vga_r_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.366    swervolf/vga/first/vga_r_reg_reg[3]_i_42_n_0
    SLICE_X25Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.637 r  swervolf/vga/first/vga_r_reg_reg[3]_i_25/CO[0]
                         net (fo=1, routed)           1.204     3.841    swervolf/vga/first/alien2_pix23_out
    SLICE_X31Y145        LUT4 (Prop_lut4_I3_O)        0.373     4.214 f  swervolf/vga/first/vga_r_reg[3]_i_17/O
                         net (fo=1, routed)           0.793     5.007    swervolf/vga/dtg/vga_r_reg_reg[0]_0
    SLICE_X39Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.131 f  swervolf/vga/dtg/vga_r_reg[3]_i_6/O
                         net (fo=4, routed)           1.176     6.307    swervolf/vga/first/vga_r_reg_reg[0]_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.124     6.431 r  swervolf/vga/first/vga_r_reg[2]_i_1/O
                         net (fo=3, routed)           0.347     6.778    swervolf/vga/first_n_51
    SLICE_X56Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         1.489    28.803    swervolf/vga/clk_31_5
    SLICE_X56Y145        FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.418    29.221    
                         clock uncertainty           -0.142    29.079    
    SLICE_X56Y145        FDRE (Setup_fdre_C_D)       -0.028    29.051    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 22.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.394ns (74.383%)  route 0.136ns (25.617%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y148        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.135    -0.577    swervolf/vga/dtg/addrb[2]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.417 r  swervolf/vga/dtg/pix_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pix_num_reg[0]_i_3_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.378 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.377    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.323 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.323    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_7
    SLICE_X48Y150        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.918    -1.192    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y150        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[8]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.105    -0.395    swervolf/vga/dtg/pix_num_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.405ns (74.904%)  route 0.136ns (25.096%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y148        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.135    -0.577    swervolf/vga/dtg/addrb[2]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.417 r  swervolf/vga/dtg/pix_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pix_num_reg[0]_i_3_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.378 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.377    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.312 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.312    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_5
    SLICE_X48Y150        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.918    -1.192    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y150        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[10]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.105    -0.395    swervolf/vga/dtg/pix_num_reg[10]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.430ns (76.014%)  route 0.136ns (23.986%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y148        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.135    -0.577    swervolf/vga/dtg/addrb[2]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.417 r  swervolf/vga/dtg/pix_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pix_num_reg[0]_i_3_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.378 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.377    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.287 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.287    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_4
    SLICE_X48Y150        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.918    -1.192    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y150        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[11]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.105    -0.395    swervolf/vga/dtg/pix_num_reg[11]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.430ns (76.014%)  route 0.136ns (23.986%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y148        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.135    -0.577    swervolf/vga/dtg/addrb[2]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.417 r  swervolf/vga/dtg/pix_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pix_num_reg[0]_i_3_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.378 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.377    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.287 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.287    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_6
    SLICE_X48Y150        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.918    -1.192    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y150        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[9]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.105    -0.395    swervolf/vga/dtg/pix_num_reg[9]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.433ns (76.140%)  route 0.136ns (23.860%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y148        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.135    -0.577    swervolf/vga/dtg/addrb[2]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.417 r  swervolf/vga/dtg/pix_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pix_num_reg[0]_i_3_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.378 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.377    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.338 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.338    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.284 r  swervolf/vga/dtg/pix_num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.284    swervolf/vga/dtg/pix_num_reg[12]_i_1_n_7
    SLICE_X48Y151        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.918    -1.192    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y151        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[12]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X48Y151        FDRE (Hold_fdre_C_D)         0.105    -0.395    swervolf/vga/dtg/pix_num_reg[12]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.905%)  route 0.301ns (68.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.643    -0.770    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y152        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.629 r  swervolf/vga/dtg/pix_num_reg[17]/Q
                         net (fo=74, routed)          0.301    -0.328    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X52Y161        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.912    -1.198    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y161        FDRE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.688    -0.511    
    SLICE_X52Y161        FDRE (Hold_fdre_C_D)         0.066    -0.445    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.444ns (76.593%)  route 0.136ns (23.407%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y148        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.135    -0.577    swervolf/vga/dtg/addrb[2]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.417 r  swervolf/vga/dtg/pix_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pix_num_reg[0]_i_3_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.378 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.377    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.338 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.338    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.273 r  swervolf/vga/dtg/pix_num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.273    swervolf/vga/dtg/pix_num_reg[12]_i_1_n_5
    SLICE_X48Y151        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.918    -1.192    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y151        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[14]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X48Y151        FDRE (Hold_fdre_C_D)         0.105    -0.395    swervolf/vga/dtg/pix_num_reg[14]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.820%)  route 0.570ns (80.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y149        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[5]/Q
                         net (fo=65, routed)          0.570    -0.141    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y30         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.970    -1.141    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.692    -0.449    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.266    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.469ns (77.561%)  route 0.136ns (22.439%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y148        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.135    -0.577    swervolf/vga/dtg/addrb[2]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.417 r  swervolf/vga/dtg/pix_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pix_num_reg[0]_i_3_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.378 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.377    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.338 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.338    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.248 r  swervolf/vga/dtg/pix_num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.248    swervolf/vga/dtg/pix_num_reg[12]_i_1_n_6
    SLICE_X48Y151        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.918    -1.192    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y151        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[13]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X48Y151        FDRE (Hold_fdre_C_D)         0.105    -0.395    swervolf/vga/dtg/pix_num_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pix_num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.469ns (77.561%)  route 0.136ns (22.439%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.561    -0.853    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y148        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/dtg/pix_num_reg[2]/Q
                         net (fo=65, routed)          0.135    -0.577    swervolf/vga/dtg/addrb[2]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.417 r  swervolf/vga/dtg/pix_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pix_num_reg[0]_i_3_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.378 r  swervolf/vga/dtg/pix_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.377    swervolf/vga/dtg/pix_num_reg[4]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.338 r  swervolf/vga/dtg/pix_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.338    swervolf/vga/dtg/pix_num_reg[8]_i_1_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.248 r  swervolf/vga/dtg/pix_num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.248    swervolf/vga/dtg/pix_num_reg[12]_i_1_n_4
    SLICE_X48Y151        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=246, routed)         0.918    -1.192    swervolf/vga/dtg/clk_31_5
    SLICE_X48Y151        FDRE                                         r  swervolf/vga/dtg/pix_num_reg[15]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X48Y151        FDRE (Hold_fdre_C_D)         0.105    -0.395    swervolf/vga/dtg/pix_num_reg[15]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y35     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y35     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y25     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y25     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y25     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y25     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y27     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y27     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y26     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y26     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_169_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X43Y143    swervolf/vga/dtg/vert_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X52Y161    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X52Y161    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_118_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X62Y164    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_135_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_169_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X56Y145    swervolf/vga/vga_r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_169_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X38Y165    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_169_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X62Y149    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_186_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X31Y143    swervolf/vga/dtg/horiz_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X48Y150    swervolf/vga/dtg/pix_num_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X48Y150    swervolf/vga/dtg/pix_num_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X48Y150    swervolf/vga/dtg/pix_num_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X48Y150    swervolf/vga/dtg/pix_num_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     3.524 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.626     4.150    ddr2/ldc/subfragments_reset0
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.261    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.067    12.882    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.657     4.119    ddr2/ldc/subfragments_reset2
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.061    12.910    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.610     4.072    ddr2/ldc/subfragments_reset3
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.058    12.913    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.478     3.484 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.867    ddr2/ldc/subfragments_reset5
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.216    12.755    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     3.524 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     4.044    ddr2/ldc/subfragments_reset6
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.028    12.943    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     3.983    ddr2/ldc/subfragments_reset1
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.081    12.890    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     3.794    ddr2/ldc/subfragments_reset4
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.261    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.016    12.933    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     1.141    ddr2/ldc/subfragments_reset4
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.277     0.901    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.060     0.961    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.199    ddr2/ldc/subfragments_reset1
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.066     0.954    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.148     1.036 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.155    ddr2/ldc/subfragments_reset5
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.290     0.888    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)        -0.001     0.887    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.201     1.230    ddr2/ldc/subfragments_reset3
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.072     0.960    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.164     1.052 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.222    ddr2/ldc/subfragments_reset6
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.290     0.888    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.063     0.951    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.284%)  route 0.224ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.164     1.052 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.224     1.276    ddr2/ldc/subfragments_reset0
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.277     0.901    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.070     0.971    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.327     1.356    ddr2/ldc/subfragments_reset2
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.070     0.958    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_4/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_5/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_6/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.518     6.865 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     7.055    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.597     7.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.349     8.347    
                         clock uncertainty           -0.053     8.294    
    SLICE_X88Y73         FDPE (Setup_fdpe_C_D)       -0.016     8.278    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.518     6.866 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.748    ddr2/ldc/reset_counter[2]
    SLICE_X88Y72         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.061    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.349    11.348    
                         clock uncertainty           -0.053    11.295    
    SLICE_X88Y72         FDSE (Setup_fdse_C_CE)      -0.169    11.126    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.518     6.866 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.748    ddr2/ldc/reset_counter[2]
    SLICE_X88Y72         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.061    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.349    11.348    
                         clock uncertainty           -0.053    11.295    
    SLICE_X88Y72         FDSE (Setup_fdse_C_CE)      -0.169    11.126    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.518     6.866 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.748    ddr2/ldc/reset_counter[2]
    SLICE_X88Y72         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.061    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.349    11.348    
                         clock uncertainty           -0.053    11.295    
    SLICE_X88Y72         FDSE (Setup_fdse_C_CE)      -0.169    11.126    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.518     6.866 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.748    ddr2/ldc/reset_counter[2]
    SLICE_X88Y72         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.061    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.349    11.348    
                         clock uncertainty           -0.053    11.295    
    SLICE_X88Y72         FDSE (Setup_fdse_C_CE)      -0.169    11.126    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.478     6.826 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.898    ddr2/ldc/reset_counter[1]
    SLICE_X88Y72         LUT3 (Prop_lut3_I0_O)        0.295     8.193 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.193    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.349    11.348    
                         clock uncertainty           -0.053    11.295    
    SLICE_X88Y72         FDSE (Setup_fdse_C_D)        0.081    11.376    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.478     6.826 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.906    ddr2/ldc/reset_counter[1]
    SLICE_X88Y72         LUT2 (Prop_lut2_I1_O)        0.317     8.223 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.223    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.349    11.348    
                         clock uncertainty           -0.053    11.295    
    SLICE_X88Y72         FDSE (Setup_fdse_C_D)        0.118    11.413    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.766%)  route 1.072ns (57.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.715     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.478     6.826 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.898    ddr2/ldc/reset_counter[1]
    SLICE_X88Y72         LUT4 (Prop_lut4_I2_O)        0.323     8.221 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.221    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.349    11.348    
                         clock uncertainty           -0.053    11.295    
    SLICE_X88Y72         FDSE (Setup_fdse_C_D)        0.118    11.413    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.478     6.825 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.493     7.318    ddr2/ldc/iodelay_rst
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.326    
                         clock uncertainty           -0.053    11.273    
    SLICE_X88Y72         FDSE (Setup_fdse_C_S)       -0.695    10.578    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 10.999 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.478     6.825 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.493     7.318    ddr2/ldc/iodelay_rst
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.598    10.999    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.327    11.326    
                         clock uncertainty           -0.053    11.273    
    SLICE_X88Y72         FDSE (Setup_fdse_C_S)       -0.695    10.578    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  3.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.164     2.038 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     2.094    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y73         FDPE (Hold_fdpe_C_D)         0.060     1.934    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.164     2.040 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.146     2.186    ddr2/ldc/reset_counter[2]
    SLICE_X89Y72         LUT6 (Prop_lut6_I2_O)        0.045     2.231 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.231    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y72         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X89Y72         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.536     1.889    
    SLICE_X89Y72         FDRE (Hold_fdre_C_D)         0.091     1.980    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.164     2.040 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.214    ddr2/ldc/reset_counter[2]
    SLICE_X88Y72         LUT4 (Prop_lut4_I0_O)        0.048     2.262 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.262    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.876    
    SLICE_X88Y72         FDSE (Hold_fdse_C_D)         0.131     2.007    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.164     2.040 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.214    ddr2/ldc/reset_counter[2]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.259 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.259    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.876    
    SLICE_X88Y72         FDSE (Hold_fdse_C_D)         0.121     1.997    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.148     2.022 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.187     2.210    ddr2/ldc/iodelay_rst
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.889    
    SLICE_X88Y72         FDSE (Hold_fdse_C_S)        -0.044     1.845    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.148     2.022 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.187     2.210    ddr2/ldc/iodelay_rst
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.889    
    SLICE_X88Y72         FDSE (Hold_fdse_C_S)        -0.044     1.845    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.148     2.022 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.187     2.210    ddr2/ldc/iodelay_rst
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.889    
    SLICE_X88Y72         FDSE (Hold_fdse_C_S)        -0.044     1.845    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.148     2.022 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.187     2.210    ddr2/ldc/iodelay_rst
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.889    
    SLICE_X88Y72         FDSE (Hold_fdse_C_S)        -0.044     1.845    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.210ns (42.297%)  route 0.286ns (57.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.164     2.040 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.286     2.327    ddr2/ldc/reset_counter[0]
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.046     2.373 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.373    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.876    
    SLICE_X88Y72         FDSE (Hold_fdse_C_D)         0.131     2.007    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.181%)  route 0.286ns (57.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDSE (Prop_fdse_C_Q)         0.164     2.040 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.286     2.327    ddr2/ldc/reset_counter[0]
    SLICE_X88Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.372 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.372    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X88Y72         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.876    
    SLICE_X88Y72         FDSE (Hold_fdse_C_D)         0.120     1.996    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y73     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y73     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y73     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_dfi_p0_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.478ns (5.672%)  route 7.950ns (94.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.950    14.773    ddr2/ldc/FDPE_3_0
    SLICE_X80Y118        FDRE                                         r  ddr2/ldc/sdram_dfi_p0_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.577    15.977    ddr2/ldc/clk_0
    SLICE_X80Y118        FDRE                                         r  ddr2/ldc/sdram_dfi_p0_address_reg[10]/C
                         clock pessimism              0.232    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X80Y118        FDRE (Setup_fdre_C_R)       -0.695    15.457    ddr2/ldc/sdram_dfi_p0_address_reg[10]
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.478ns (5.703%)  route 7.904ns (94.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 15.889 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.904    14.727    ddr2/ldc/FDPE_3_0
    SLICE_X68Y116        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.489    15.889    ddr2/ldc/clk_0
    SLICE_X68Y116        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/C
                         clock pessimism              0.232    16.121    
                         clock uncertainty           -0.057    16.064    
    SLICE_X68Y116        FDRE (Setup_fdre_C_R)       -0.600    15.464    ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.478ns (5.703%)  route 7.904ns (94.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 15.889 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.904    14.727    ddr2/ldc/FDPE_3_0
    SLICE_X68Y116        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.489    15.889    ddr2/ldc/clk_0
    SLICE_X68Y116        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[19]/C
                         clock pessimism              0.232    16.121    
                         clock uncertainty           -0.057    16.064    
    SLICE_X68Y116        FDRE (Setup_fdre_C_R)       -0.600    15.464    ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.478ns (5.703%)  route 7.904ns (94.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 15.889 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.904    14.727    ddr2/ldc/FDPE_3_0
    SLICE_X68Y116        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.489    15.889    ddr2/ldc/clk_0
    SLICE_X68Y116        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[20]/C
                         clock pessimism              0.232    16.121    
                         clock uncertainty           -0.057    16.064    
    SLICE_X68Y116        FDRE (Setup_fdre_C_R)       -0.600    15.464    ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain3_reg_0_1_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 1.830ns (20.961%)  route 6.901ns (79.039%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.607     6.239    ddr2/ldc/clk_0
    SLICE_X60Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.478     6.717 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/Q
                         net (fo=7, routed)           0.912     7.630    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
    SLICE_X62Y115        LUT5 (Prop_lut5_I3_O)        0.295     7.925 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.700     8.625    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X62Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.749 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_36/O
                         net (fo=4, routed)           0.447     9.196    ddr2/ldc/storage_2_reg_0_15_0_5_i_36_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.320 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=6, routed)           0.573     9.892    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X63Y120        LUT5 (Prop_lut5_I0_O)        0.118    10.010 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.582    10.592    ddr2/ldc/storage_3_reg_0_15_0_5_i_9_n_0
    SLICE_X63Y117        LUT6 (Prop_lut6_I0_O)        0.326    10.918 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=2, routed)           0.413    11.331    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I3_O)        0.124    11.455 f  ddr2/ldc/subfragments_state[1]_i_9/O
                         net (fo=5, routed)           1.032    12.488    ddr2/ldc/subfragments_state[1]_i_9_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I3_O)        0.124    12.612 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.626    14.238    ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain4_reg_0_1_0_5_0
    SLICE_X85Y94         LUT5 (Prop_lut5_I4_O)        0.117    14.355 r  ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain3_reg_0_1_0_5_i_2/O
                         net (fo=1, routed)           0.615    14.970    ddr2/ldc/data_mem_grain3_reg_0_1_0_5/DIA1
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain3_reg_0_1_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.610    16.011    ddr2/ldc/data_mem_grain3_reg_0_1_0_5/WCLK
    SLICE_X84Y94         RAMD32                                       r  ddr2/ldc/data_mem_grain3_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.466    15.720    ddr2/ldc/data_mem_grain3_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                         -14.970    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 1.863ns (21.285%)  route 6.890ns (78.715%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 16.013 - 10.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.607     6.239    ddr2/ldc/clk_0
    SLICE_X60Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.478     6.717 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/Q
                         net (fo=7, routed)           0.912     7.630    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
    SLICE_X62Y115        LUT5 (Prop_lut5_I3_O)        0.295     7.925 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.700     8.625    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X62Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.749 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_36/O
                         net (fo=4, routed)           0.447     9.196    ddr2/ldc/storage_2_reg_0_15_0_5_i_36_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.320 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=6, routed)           0.573     9.892    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X63Y120        LUT5 (Prop_lut5_I0_O)        0.118    10.010 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.582    10.592    ddr2/ldc/storage_3_reg_0_15_0_5_i_9_n_0
    SLICE_X63Y117        LUT6 (Prop_lut6_I0_O)        0.326    10.918 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=2, routed)           0.413    11.331    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I3_O)        0.124    11.455 f  ddr2/ldc/subfragments_state[1]_i_9/O
                         net (fo=5, routed)           1.032    12.488    ddr2/ldc/subfragments_state[1]_i_9_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I3_O)        0.124    12.612 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.756    14.368    ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain4_reg_0_1_0_5_0
    SLICE_X86Y93         LUT5 (Prop_lut5_I4_O)        0.150    14.518 r  ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain7_reg_0_1_0_5_i_4/O
                         net (fo=1, routed)           0.474    14.992    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/DIB1
    SLICE_X88Y93         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.612    16.013    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/WCLK
    SLICE_X88Y93         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.232    16.245    
                         clock uncertainty           -0.057    16.188    
    SLICE_X88Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.436    15.752    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.752    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 0.478ns (5.730%)  route 7.865ns (94.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 15.889 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.865    14.687    ddr2/ldc/FDPE_3_0
    SLICE_X65Y116        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.489    15.889    ddr2/ldc/clk_0
    SLICE_X65Y116        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[16]/C
                         clock pessimism              0.232    16.121    
                         clock uncertainty           -0.057    16.064    
    SLICE_X65Y116        FDRE (Setup_fdre_C_R)       -0.600    15.464    ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_dfi_p0_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.478ns (5.672%)  route 7.950ns (94.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.950    14.773    ddr2/ldc/FDPE_3_0
    SLICE_X81Y118        FDRE                                         r  ddr2/ldc/sdram_dfi_p0_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.577    15.977    ddr2/ldc/clk_0
    SLICE_X81Y118        FDRE                                         r  ddr2/ldc/sdram_dfi_p0_address_reg[11]/C
                         clock pessimism              0.232    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X81Y118        FDRE (Setup_fdre_C_R)       -0.600    15.552    ddr2/ldc/sdram_dfi_p0_address_reg[11]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_dfi_p1_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.478ns (5.672%)  route 7.950ns (94.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.950    14.773    ddr2/ldc/FDPE_3_0
    SLICE_X81Y118        FDRE                                         r  ddr2/ldc/sdram_dfi_p1_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.577    15.977    ddr2/ldc/clk_0
    SLICE_X81Y118        FDRE                                         r  ddr2/ldc/sdram_dfi_p1_address_reg[11]/C
                         clock pessimism              0.232    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X81Y118        FDRE (Setup_fdre_C_R)       -0.600    15.552    ddr2/ldc/sdram_dfi_p1_address_reg[11]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain2_reg_0_1_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 1.833ns (20.949%)  route 6.917ns (79.051%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.607     6.239    ddr2/ldc/clk_0
    SLICE_X60Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.478     6.717 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/Q
                         net (fo=7, routed)           0.912     7.630    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
    SLICE_X62Y115        LUT5 (Prop_lut5_I3_O)        0.295     7.925 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.700     8.625    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X62Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.749 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_36/O
                         net (fo=4, routed)           0.447     9.196    ddr2/ldc/storage_2_reg_0_15_0_5_i_36_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.320 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=6, routed)           0.573     9.892    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X63Y120        LUT5 (Prop_lut5_I0_O)        0.118    10.010 r  ddr2/ldc/storage_3_reg_0_15_0_5_i_9/O
                         net (fo=3, routed)           0.582    10.592    ddr2/ldc/storage_3_reg_0_15_0_5_i_9_n_0
    SLICE_X63Y117        LUT6 (Prop_lut6_I0_O)        0.326    10.918 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=2, routed)           0.413    11.331    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I3_O)        0.124    11.455 f  ddr2/ldc/subfragments_state[1]_i_9/O
                         net (fo=5, routed)           1.032    12.488    ddr2/ldc/subfragments_state[1]_i_9_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I3_O)        0.124    12.612 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.641    14.253    ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain4_reg_0_1_0_5_0
    SLICE_X85Y95         LUT5 (Prop_lut5_I4_O)        0.120    14.373 r  ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain2_reg_0_1_0_5_i_5/O
                         net (fo=1, routed)           0.616    14.989    ddr2/ldc/data_mem_grain2_reg_0_1_0_5/DIB0
    SLICE_X84Y95         RAMD32                                       r  ddr2/ldc/data_mem_grain2_reg_0_1_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.610    16.011    ddr2/ldc/data_mem_grain2_reg_0_1_0_5/WCLK
    SLICE_X84Y95         RAMD32                                       r  ddr2/ldc/data_mem_grain2_reg_0_1_0_5/RAMB/CLK
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.057    16.186    
    SLICE_X84Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.388    15.798    ddr2/ldc/data_mem_grain2_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.798    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.587     1.866    ddr2/ldc/clk_0
    SLICE_X77Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     2.007 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.248    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.859     2.419    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.539     1.879    
    SLICE_X76Y113        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.189    ddr2/ldc/storage_2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.587     1.866    ddr2/ldc/clk_0
    SLICE_X77Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     2.007 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.248    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.859     2.419    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.539     1.879    
    SLICE_X76Y113        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.189    ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.587     1.866    ddr2/ldc/clk_0
    SLICE_X77Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     2.007 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.248    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.859     2.419    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.539     1.879    
    SLICE_X76Y113        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.189    ddr2/ldc/storage_2_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.587     1.866    ddr2/ldc/clk_0
    SLICE_X77Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     2.007 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.248    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.859     2.419    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.539     1.879    
    SLICE_X76Y113        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.189    ddr2/ldc/storage_2_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.587     1.866    ddr2/ldc/clk_0
    SLICE_X77Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     2.007 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.248    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.859     2.419    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.539     1.879    
    SLICE_X76Y113        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.189    ddr2/ldc/storage_2_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.587     1.866    ddr2/ldc/clk_0
    SLICE_X77Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     2.007 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.248    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.859     2.419    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X76Y113        RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.539     1.879    
    SLICE_X76Y113        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.189    ddr2/ldc/storage_2_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.587     1.866    ddr2/ldc/clk_0
    SLICE_X77Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     2.007 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.248    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X76Y113        RAMS32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.859     2.419    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X76Y113        RAMS32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.539     1.879    
    SLICE_X76Y113        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.189    ddr2/ldc/storage_2_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.587     1.866    ddr2/ldc/clk_0
    SLICE_X77Y113        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141     2.007 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.248    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X76Y113        RAMS32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.859     2.419    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X76Y113        RAMS32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.539     1.879    
    SLICE_X76Y113        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.189    ddr2/ldc/storage_2_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_w_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_10_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.226%)  route 0.397ns (70.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.590     1.869    ddr2/ldc/clk_0
    SLICE_X76Y108        FDRE                                         r  ddr2/ldc/write_w_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164     2.033 r  ddr2/ldc/write_w_buffer_produce_reg[0]/Q
                         net (fo=6, routed)           0.397     2.431    ddr2/ldc/write_w_buffer_produce_reg[0]
    RAMB18_X2Y38         RAMB18E1                                     r  ddr2/ldc/storage_10_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.909     2.469    ddr2/ldc/clk_0
    RAMB18_X2Y38         RAMB18E1                                     r  ddr2/ldc/storage_10_reg_1/CLKBWRCLK
                         clock pessimism             -0.280     2.189    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.372    ddr2/ldc/storage_10_reg_1
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_w_buffer_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_10_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.086%)  route 0.400ns (70.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.590     1.869    ddr2/ldc/clk_0
    SLICE_X76Y108        FDRE                                         r  ddr2/ldc/write_w_buffer_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164     2.033 r  ddr2/ldc/write_w_buffer_produce_reg[2]/Q
                         net (fo=4, routed)           0.400     2.433    ddr2/ldc/write_w_buffer_produce_reg[2]
    RAMB18_X2Y38         RAMB18E1                                     r  ddr2/ldc/storage_10_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.909     2.469    ddr2/ldc/clk_0
    RAMB18_X2Y38         RAMB18E1                                     r  ddr2/ldc/storage_10_reg_1/CLKBWRCLK
                         clock pessimism             -0.280     2.189    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.372    ddr2/ldc/storage_10_reg_1
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y50    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y50    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/tag_mem_reg_0_1_12_17/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y112   ddr2/ldc/tag_mem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y112   ddr2/ldc/tag_mem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y112   ddr2/ldc/tag_mem_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y112   ddr2/ldc/tag_mem_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y112   ddr2/ldc/tag_mem_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y112   ddr2/ldc/tag_mem_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y112   ddr2/ldc/tag_mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y112   ddr2/ldc/tag_mem_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 4.438ns (22.979%)  route 14.875ns (77.021%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.855ns = ( 29.855 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.079    29.766    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X50Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.658    29.855    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[34]/C
                         clock pessimism              0.480    30.336    
                         clock uncertainty           -0.062    30.273    
    SLICE_X50Y23         FDCE (Setup_fdce_C_CE)      -0.376    29.897    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[34]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                         -29.766    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.271ns  (logic 4.438ns (23.029%)  route 14.833ns (76.971%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 29.858 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.038    29.724    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.661    29.858    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[12]/C
                         clock pessimism              0.480    30.339    
                         clock uncertainty           -0.062    30.276    
    SLICE_X49Y27         FDCE (Setup_fdce_C_CE)      -0.412    29.864    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         29.864    
                         arrival time                         -29.724    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.271ns  (logic 4.438ns (23.029%)  route 14.833ns (76.971%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 29.858 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.038    29.724    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.661    29.858    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.480    30.339    
                         clock uncertainty           -0.062    30.276    
    SLICE_X49Y27         FDCE (Setup_fdce_C_CE)      -0.412    29.864    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.864    
                         arrival time                         -29.724    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[59]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.263ns  (logic 4.438ns (23.039%)  route 14.825ns (76.961%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.860ns = ( 29.860 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.029    29.715    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.663    29.860    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[59]/C
                         clock pessimism              0.480    30.341    
                         clock uncertainty           -0.062    30.278    
    SLICE_X49Y28         FDCE (Setup_fdce_C_CE)      -0.412    29.866    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[59]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -29.715    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[60]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.263ns  (logic 4.438ns (23.039%)  route 14.825ns (76.961%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.860ns = ( 29.860 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.029    29.715    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.663    29.860    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[60]/C
                         clock pessimism              0.480    30.341    
                         clock uncertainty           -0.062    30.278    
    SLICE_X49Y28         FDCE (Setup_fdce_C_CE)      -0.412    29.866    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[60]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -29.715    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.263ns  (logic 4.438ns (23.039%)  route 14.825ns (76.961%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.860ns = ( 29.860 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.029    29.715    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X49Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.663    29.860    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism              0.480    30.341    
                         clock uncertainty           -0.062    30.278    
    SLICE_X49Y28         FDCE (Setup_fdce_C_CE)      -0.412    29.866    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         29.866    
                         arrival time                         -29.715    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.252ns  (logic 4.438ns (23.052%)  route 14.814ns (76.948%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.855ns = ( 29.855 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.018    29.705    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X48Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.658    29.855    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[14]/C
                         clock pessimism              0.480    30.336    
                         clock uncertainty           -0.062    30.273    
    SLICE_X48Y24         FDCE (Setup_fdce_C_CE)      -0.412    29.861    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         29.861    
                         arrival time                         -29.705    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.270ns  (logic 4.438ns (23.031%)  route 14.832ns (76.969%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.856ns = ( 29.856 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.036    29.722    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X50Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.659    29.856    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.480    30.337    
                         clock uncertainty           -0.062    30.274    
    SLICE_X50Y27         FDCE (Setup_fdce_C_CE)      -0.376    29.898    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.898    
                         arrival time                         -29.722    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[38]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.270ns  (logic 4.438ns (23.031%)  route 14.832ns (76.969%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.856ns = ( 29.856 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.036    29.722    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X50Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.659    29.856    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[38]/C
                         clock pessimism              0.480    30.337    
                         clock uncertainty           -0.062    30.274    
    SLICE_X50Y27         FDCE (Setup_fdce_C_CE)      -0.376    29.898    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[38]
  -------------------------------------------------------------------
                         required time                         29.898    
                         arrival time                         -29.722    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.270ns  (logic 4.438ns (23.031%)  route 14.832ns (76.969%))
  Logic Levels:           19  (CARRY4=1 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.856ns = ( 29.856 - 20.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.791    10.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.518    10.971 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]/Q
                         net (fo=60, routed)          0.817    11.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[17]_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I2_O)        0.154    11.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15/O
                         net (fo=1, routed)           0.812    12.753    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__15_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.327    13.080 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83/O
                         net (fo=4, routed)           0.413    13.493    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__83_n_0
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.617 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__5/O
                         net (fo=8, routed)           0.760    14.378    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.124    14.502 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__6/O
                         net (fo=4, routed)           0.869    15.371    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.495 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000    15.495    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.027 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_i_8__2/CO[3]
                         net (fo=2, routed)           0.609    16.636    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.760 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_5__25/O
                         net (fo=3, routed)           0.589    17.349    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.473 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[0]_i_3__86/O
                         net (fo=123, routed)         0.594    18.068    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[11]_5
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    18.192 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1/O
                         net (fo=6, routed)           1.155    19.347    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_5__1_n_0
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150    19.497 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1/O
                         net (fo=4, routed)           0.824    20.320    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[53]_i_4__1_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.358    20.678 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3/O
                         net (fo=34, routed)          0.820    21.498    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[49]_i_2__3_n_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I1_O)        0.353    21.851 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9/O
                         net (fo=3, routed)           0.826    22.677    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_9_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.326    23.003 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4/O
                         net (fo=9, routed)           0.637    23.640    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_3__4_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.764 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_2/O
                         net (fo=38, routed)          0.811    24.575    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_7
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.699 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          0.930    25.629    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.119    25.748 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__3/O
                         net (fo=139, routed)         0.989    26.737    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_5
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.332    27.069 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0/O
                         net (fo=2, routed)           0.306    27.375    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_6__0_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    27.499 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.034    28.533    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[1]_2
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.153    28.686 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_1__5/O
                         net (fo=135, routed)         1.036    29.722    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X50Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.659    29.856    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.480    30.337    
                         clock uncertainty           -0.062    30.274    
    SLICE_X50Y27         FDCE (Setup_fdce_C_CE)      -0.376    29.898    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.898    
                         arrival time                         -29.722    
  -------------------------------------------------------------------
                         slack                                  0.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.631%)  route 0.196ns (48.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.630     3.278    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y4          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDCE (Prop_fdce_C_Q)         0.164     3.442 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.196     3.638    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dffs/dout_reg[6]_1
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     3.683 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dffs/dout[6]_i_1__92/O
                         net (fo=1, routed)           0.000     3.683    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X53Y8          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.901     4.162    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y8          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism             -0.622     3.540    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.091     3.631    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.735%)  route 0.221ns (54.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.561     3.208    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y106        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDCE (Prop_fdce_C_Q)         0.141     3.349 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][13]/Q
                         net (fo=2, routed)           0.221     3.570    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][13]
    SLICE_X52Y107        LUT5 (Prop_lut5_I0_O)        0.045     3.615 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q[addr][13]_i_1__1/O
                         net (fo=1, routed)           0.000     3.615    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][26]_0[13]
    SLICE_X52Y107        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.828     4.090    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X52Y107        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/C
                         clock pessimism             -0.618     3.471    
    SLICE_X52Y107        FDCE (Hold_fdce_C_D)         0.091     3.562    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[id][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[id][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.730%)  route 0.220ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.556     3.203    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X50Y116        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[id][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.164     3.367 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[id][0]/Q
                         net (fo=2, routed)           0.220     3.587    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[id_n_0_][0]
    SLICE_X52Y116        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[id][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.822     4.084    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X52Y116        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[id][0]/C
                         clock pessimism             -0.618     3.465    
    SLICE_X52Y116        FDCE (Hold_fdce_C_D)         0.066     3.531    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[id][0]
  -------------------------------------------------------------------
                         required time                         -3.531    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.088%)  route 0.200ns (54.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.556     3.203    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/clk_core_BUFG
    SLICE_X46Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     3.367 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[12]/Q
                         net (fo=3, routed)           0.200     3.567    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/D[12]
    SLICE_X52Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.821     4.082    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/clk_core_BUFG
    SLICE_X52Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[12]/C
                         clock pessimism             -0.618     3.463    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.047     3.510    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.429%)  route 0.246ns (63.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.628     3.276    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDCE (Prop_fdce_C_Q)         0.141     3.417 r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[10]/Q
                         net (fo=2, routed)           0.246     3.663    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dec_i0_pc_e3[11]
    SLICE_X53Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.901     4.162    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism             -0.622     3.540    
    SLICE_X53Y41         FDCE (Hold_fdce_C_D)         0.066     3.606    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/ifc/faddrf2_ff/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/faddrf2_ff/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.496%)  route 0.205ns (61.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.627     3.275    swervolf/swerv_eh1/swerv/ifu/ifc/faddrf2_ff/clk_core_BUFG
    SLICE_X55Y9          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/ifc/faddrf2_ff/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.128     3.403 r  swervolf/swerv_eh1/swerv/ifu/ifc/faddrf2_ff/dout_reg[12]/Q
                         net (fo=6, routed)           0.205     3.607    swervolf/swerv_eh1/swerv/ifu/bp/faddrf2_ff/genblock.dff/dffs/dout_reg[27]_2[9]
    SLICE_X50Y10         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/faddrf2_ff/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.901     4.162    swervolf/swerv_eh1/swerv/ifu/bp/faddrf2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y10         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/faddrf2_ff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.622     3.540    
    SLICE_X50Y10         FDCE (Hold_fdce_C_D)         0.010     3.550    swervolf/swerv_eh1/swerv/ifu/bp/faddrf2_ff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.853%)  route 0.210ns (62.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.555     3.202    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/clk_core_BUFG
    SLICE_X47Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.128     3.330 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[21]/Q
                         net (fo=3, routed)           0.210     3.540    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/D[21]
    SLICE_X52Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.820     4.081    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/clk_core_BUFG
    SLICE_X52Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[21]/C
                         clock pessimism             -0.618     3.462    
    SLICE_X52Y71         FDCE (Hold_fdce_C_D)         0.019     3.481    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank3_way1_data_out/genblock.dff/dffs/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.370%)  route 0.233ns (55.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.628     3.276    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y5          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDCE (Prop_fdce_C_Q)         0.141     3.417 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           0.233     3.650    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dffs/dout_reg_n_0_[13]
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.045     3.695 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dffs/dout[13]_i_1__80/O
                         net (fo=1, routed)           0.000     3.695    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank3_way1_data_out/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X49Y3          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank3_way1_data_out/genblock.dff/dffs/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.905     4.166    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank3_way1_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y3          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank3_way1_data_out/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism             -0.622     3.544    
    SLICE_X49Y3          FDCE (Hold_fdce_C_D)         0.092     3.636    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank3_way1_data_out/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.636    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.846%)  route 0.219ns (57.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.213ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.566     3.213    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X66Y96         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDCE (Prop_fdce_C_Q)         0.164     3.377 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][23]/Q
                         net (fo=2, routed)           0.219     3.596    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][23]
    SLICE_X70Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.837     4.098    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X70Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][23]/C
                         clock pessimism             -0.613     3.484    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.052     3.536    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][23]
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.191%)  route 0.234ns (58.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.560     3.207    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X54Y106        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.164     3.371 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][4]/Q
                         net (fo=2, routed)           0.234     3.606    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][4]
    SLICE_X51Y108        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.830     4.091    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X51Y108        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][4]/C
                         clock pessimism             -0.618     3.472    
    SLICE_X51Y108        FDCE (Hold_fdce_C_D)         0.070     3.542    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y21    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y21    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y28    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y28    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y24    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y24    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y110   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y110   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y110   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y110   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y110   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y110   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y110   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y110   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y109   swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y109   swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y121   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y121   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y121   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y121   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y121   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y121   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y121   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y121   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y122   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y122   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.596ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.291%)  route 0.768ns (59.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 103.333 - 100.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.737    tap/dmi_tck
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     4.255 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.768     5.022    tap/dmi[19]
    SLICE_X3Y119         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.581   103.333    tap/dmi_tck
    SLICE_X3Y119         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.381   103.715    
                         clock uncertainty           -0.035   103.679    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)       -0.061   103.618    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.618    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 98.596    

Slack (MET) :             98.634ns  (required time - arrival time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.473%)  route 0.794ns (63.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 103.334 - 100.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.700     3.738    tap/dmi_tck
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     4.194 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.794     4.988    tap/dmi[3]
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.334    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism              0.381   103.716    
                         clock uncertainty           -0.035   103.680    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)       -0.058   103.622    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                        103.622    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                 98.634    

Slack (MET) :             98.653ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.419ns (38.860%)  route 0.659ns (61.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 103.331 - 100.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.698     3.736    tap/dmi_tck
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.419     4.155 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.659     4.814    tap/dmi[30]
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.579   103.331    tap/dmi_tck
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.404   103.736    
                         clock uncertainty           -0.035   103.700    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)       -0.233   103.467    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        103.467    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 98.653    

Slack (MET) :             98.662ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.326%)  route 0.766ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 103.333 - 100.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.737    tap/dmi_tck
    SLICE_X3Y119         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456     4.193 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.766     4.958    tap/dmi[18]
    SLICE_X3Y119         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.581   103.333    tap/dmi_tck
    SLICE_X3Y119         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.403   103.737    
                         clock uncertainty           -0.035   103.701    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)       -0.081   103.620    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        103.620    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                 98.662    

Slack (MET) :             98.767ns  (required time - arrival time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.847%)  route 0.660ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 103.333 - 100.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.737    tap/dmi_tck
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     4.193 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.660     4.853    tap/dmi[14]
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.581   103.333    tap/dmi_tck
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism              0.403   103.737    
                         clock uncertainty           -0.035   103.701    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)       -0.081   103.620    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                        103.620    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                 98.767    

Slack (MET) :             98.767ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.847%)  route 0.660ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 103.336 - 100.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.740    tap/dmi_tck
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDSE (Prop_fdse_C_Q)         0.456     4.196 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.660     4.856    tap/dmi[5]
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.584   103.336    tap/dmi_tck
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.403   103.740    
                         clock uncertainty           -0.035   103.704    
    SLICE_X0Y117         FDSE (Setup_fdse_C_D)       -0.081   103.623    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.623    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                 98.767    

Slack (MET) :             98.783ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.915%)  route 0.659ns (59.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 103.334 - 100.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.700     3.738    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.456     4.194 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.659     4.852    tap/dmi[11]
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.334    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.403   103.738    
                         clock uncertainty           -0.035   103.702    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)       -0.067   103.635    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        103.635    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 98.783    

Slack (MET) :             98.790ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 103.333 - 100.000 ) 
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.737    tap/dmi_tck
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     4.255 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.612     4.867    tap/dmi[21]
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.581   103.333    tap/dmi_tck
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.403   103.737    
                         clock uncertainty           -0.035   103.701    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)       -0.045   103.656    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        103.656    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 98.790    

Slack (MET) :             98.791ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.989%)  route 0.657ns (59.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 103.334 - 100.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.700     3.738    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.456     4.194 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.657     4.850    tap/dmi[2]
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.334    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.403   103.738    
                         clock uncertainty           -0.035   103.702    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)       -0.061   103.641    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        103.641    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 98.791    

Slack (MET) :             98.803ns  (required time - arrival time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.429%)  route 0.645ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 103.331 - 100.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.942     1.942    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.038 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.698     3.736    tap/dmi_tck
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     4.192 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.645     4.836    tap/dmi[29]
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.662   101.662    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.753 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.579   103.331    tap/dmi_tck
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism              0.404   103.736    
                         clock uncertainty           -0.035   103.700    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)       -0.061   103.639    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                        103.639    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                 98.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.378    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.141     1.519 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.113     1.632    tap/dmi[10]
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.775    tap/dmi_tck
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.384     1.391    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.072     1.463    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.591     1.376    tap/dmi_tck
    SLICE_X5Y119         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.118     1.635    tap/dmi[31]
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.859     1.771    tap/dmi_tck
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism             -0.382     1.389    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.075     1.464    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.378    tap/dmi_tck
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.519 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.118     1.637    tap/dmi[7]
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.776    tap/dmi_tck
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.383     1.393    
    SLICE_X0Y117         FDSE (Hold_fdse_C_D)         0.072     1.465    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.377    tap/dmi_tck
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.116     1.634    tap/dmi[12]
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.775    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.383     1.392    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.066     1.458    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.344%)  route 0.157ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.377    tap/dmi_tck
    SLICE_X3Y119         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.157     1.675    tap/dmi[16]
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.774    tap/dmi_tck
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.383     1.391    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.072     1.463    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.657%)  route 0.175ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.378    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.141     1.519 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.175     1.694    tap/dmi[1]
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.776    tap/dmi_tck
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.383     1.393    
    SLICE_X0Y117         FDSE (Hold_fdse_C_D)         0.070     1.463    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.591     1.376    tap/dmi_tck
    SLICE_X4Y119         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.174     1.691    tap/dmi[26]
    SLICE_X5Y119         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.859     1.771    tap/dmi_tck
    SLICE_X5Y119         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism             -0.382     1.389    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.070     1.459    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.453%)  route 0.191ns (57.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.379    tap/dmi_tck
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDSE (Prop_fdse_C_Q)         0.141     1.520 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.191     1.711    tap/dmi[4]
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.775    tap/dmi_tck
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.383     1.392    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070     1.462    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.377    tap/dmi_tck
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.179     1.698    tap/dmi[15]
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.774    tap/dmi_tck
    SLICE_X0Y119         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.397     1.377    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.070     1.447    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.760     0.760    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.786 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.379    tap/dmi_tck
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDSE (Prop_fdse_C_Q)         0.141     1.520 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.179     1.700    tap/dmi[6]
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.883     0.883    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.912 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.776    tap/dmi_tck
    SLICE_X0Y117         FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.397     1.379    
    SLICE_X0Y117         FDSE (Hold_fdse_C_D)         0.070     1.449    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X0Y117   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y118   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y118   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y119   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y119   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y119   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y119   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y119   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y119   tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X0Y117   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y119   tap/dmi_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y119   tap/dmi_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y119   tap/dmi_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y119   tap/dmi_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y119   tap/dmi_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y119   tap/dmi_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y119   tap/dmi_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y119   tap/dmi_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y119   tap/dmi_reg[27]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X0Y117   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X0Y117   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y119   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y119   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y119   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y119   tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.870ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.666ns (30.105%)  route 1.546ns (69.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 103.122 - 100.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.697     3.486    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.518     4.004 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           1.546     5.550    tap/dtmcs[10]
    SLICE_X76Y73         LUT3 (Prop_lut3_I2_O)        0.148     5.698 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     5.698    tap/dtmcs[9]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.122    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.364   103.486    
                         clock uncertainty           -0.035   103.451    
    SLICE_X76Y73         FDRE (Setup_fdre_C_D)        0.118   103.569    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.569    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                 97.870    

Slack (MET) :             97.881ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.798ns (36.239%)  route 1.404ns (63.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 103.122 - 100.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.697     3.486    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.478     3.964 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.404     5.368    tap/dtmcs[9]
    SLICE_X76Y73         LUT3 (Prop_lut3_I2_O)        0.320     5.688 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.688    tap/dtmcs[8]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.122    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.364   103.486    
                         clock uncertainty           -0.035   103.451    
    SLICE_X76Y73         FDRE (Setup_fdre_C_D)        0.118   103.569    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.569    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                 97.881    

Slack (MET) :             97.957ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.605ns (29.704%)  route 1.432ns (70.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.708     3.497    tap/dtmcs_tck
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.456     3.953 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.432     5.385    tap/dtmcs[34]
    SLICE_X75Y78         LUT3 (Prop_lut3_I2_O)        0.149     5.534 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.534    tap/dtmcs[33]_i_2_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.125    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.326   103.451    
                         clock uncertainty           -0.035   103.416    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.075   103.491    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.491    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                 97.957    

Slack (MET) :             98.106ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.419ns (26.386%)  route 1.169ns (73.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 103.133 - 100.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.419     3.910 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.169     5.079    tap/dtmcs[2]
    SLICE_X85Y75         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.590   103.133    tap/dtmcs_tck
    SLICE_X85Y75         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism              0.326   103.459    
                         clock uncertainty           -0.035   103.424    
    SLICE_X85Y75         FDRE (Setup_fdre_C_D)       -0.239   103.185    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                        103.185    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 98.106    

Slack (MET) :             98.224ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.805ns (45.179%)  route 0.977ns (54.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.697     3.486    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.478     3.964 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.977     4.941    tap/dtmcs[5]
    SLICE_X79Y72         LUT3 (Prop_lut3_I2_O)        0.327     5.268 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     5.268    tap/dtmcs[4]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.326   103.452    
                         clock uncertainty           -0.035   103.417    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.075   103.492    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.492    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 98.224    

Slack (MET) :             98.228ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.132%)  route 1.173ns (65.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 103.135 - 100.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.456     3.947 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.173     5.120    tap/dtmcs[1]
    SLICE_X83Y76         LUT3 (Prop_lut3_I0_O)        0.152     5.272 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.272    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.592   103.135    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism              0.326   103.461    
                         clock uncertainty           -0.035   103.426    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)        0.075   103.501    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                        103.501    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                 98.228    

Slack (MET) :             98.240ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.744ns (41.347%)  route 1.055ns (58.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.490    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.419     3.909 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.055     4.964    tap/dtmcs[26]
    SLICE_X75Y78         LUT3 (Prop_lut3_I2_O)        0.325     5.289 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.289    tap/dtmcs[25]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.125    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.365   103.490    
                         clock uncertainty           -0.035   103.455    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.075   103.530    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.530    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 98.240    

Slack (MET) :             98.252ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.456ns (27.795%)  route 1.185ns (72.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.490    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.456     3.946 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           1.185     5.131    tap/dtmcs[22]
    SLICE_X74Y74         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X74Y74         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism              0.326   103.446    
                         clock uncertainty           -0.035   103.411    
    SLICE_X74Y74         FDRE (Setup_fdre_C_D)       -0.028   103.383    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                        103.383    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                 98.252    

Slack (MET) :             98.298ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.580ns (34.823%)  route 1.086ns (65.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 103.135 - 100.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X81Y75         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.456     3.947 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           1.086     5.033    tap/dtmcs_reg_n_0_[0]
    SLICE_X83Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.157 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     5.157    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.592   103.135    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism              0.326   103.461    
                         clock uncertainty           -0.035   103.426    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)        0.029   103.455    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                        103.455    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                 98.298    

Slack (MET) :             98.300ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.671ns (37.634%)  route 1.112ns (62.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 103.122 - 100.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.697     3.486    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_fdre_C_Q)         0.518     4.004 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           1.112     5.116    tap/dtmcs[7]
    SLICE_X76Y73         LUT3 (Prop_lut3_I2_O)        0.153     5.269 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     5.269    tap/dtmcs[6]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.122    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.364   103.486    
                         clock uncertainty           -0.035   103.451    
    SLICE_X76Y73         FDRE (Setup_fdre_C_D)        0.118   103.569    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.569    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                 98.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.237%)  route 0.124ns (46.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141     1.396 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           0.124     1.520    tap/dtmcs[17]
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[17]/C
                         clock pessimism             -0.342     1.292    
    SLICE_X81Y72         FDRE (Hold_fdre_C_D)         0.070     1.362    tap/dtmcs_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141     1.396 r  tap/dtmcs_reg[12]/Q
                         net (fo=2, routed)           0.124     1.520    tap/dtmcs[12]
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[12]/C
                         clock pessimism             -0.342     1.292    
    SLICE_X81Y72         FDRE (Hold_fdre_C_D)         0.070     1.362    tap/dtmcs_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.258    tap/dtmcs_tck
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.114     1.513    tap/dtmcs[35]
    SLICE_X85Y75         FDRE                                         r  tap/dtmcs_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X85Y75         FDRE                                         r  tap/dtmcs_r_reg[35]/C
                         clock pessimism             -0.364     1.271    
    SLICE_X85Y75         FDRE (Hold_fdre_C_D)         0.070     1.341    tap/dtmcs_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.258    tap/dtmcs_tck
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.116     1.516    tap/dtmcs[34]
    SLICE_X85Y75         FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X85Y75         FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism             -0.364     1.271    
    SLICE_X85Y75         FDRE (Hold_fdre_C_D)         0.066     1.337    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.258    tap/dtmcs_tck
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.111     1.510    tap/dtmcs[36]
    SLICE_X84Y75         FDRE                                         r  tap/dtmcs_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X84Y75         FDRE                                         r  tap/dtmcs_r_reg[36]/C
                         clock pessimism             -0.364     1.271    
    SLICE_X84Y75         FDRE (Hold_fdre_C_D)         0.059     1.330    tap/dtmcs_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.641%)  route 0.117ns (45.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.252    tap/dtmcs_tck
    SLICE_X79Y74         FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y74         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.117     1.510    tap/dtmcs[14]
    SLICE_X79Y73         FDRE                                         r  tap/dtmcs_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.630    tap/dtmcs_tck
    SLICE_X79Y73         FDRE                                         r  tap/dtmcs_r_reg[14]/C
                         clock pessimism             -0.364     1.266    
    SLICE_X79Y73         FDRE (Hold_fdre_C_D)         0.047     1.313    tap/dtmcs_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.586%)  route 0.155ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141     1.396 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           0.155     1.552    tap/dtmcs[11]
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.630    tap/dtmcs_tck
    SLICE_X78Y73         FDRE                                         r  tap/dtmcs_r_reg[11]/C
                         clock pessimism             -0.364     1.266    
    SLICE_X78Y73         FDRE (Hold_fdre_C_D)         0.085     1.351    tap/dtmcs_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.069%)  route 0.152ns (51.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141     1.396 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.152     1.549    tap/dtmcs[16]
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[16]/C
                         clock pessimism             -0.342     1.292    
    SLICE_X81Y72         FDRE (Hold_fdre_C_D)         0.055     1.347    tap/dtmcs_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.251%)  route 0.132ns (50.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.588     1.255    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.128     1.383 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.132     1.515    tap/dtmcs[3]
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X81Y72         FDRE                                         r  tap/dtmcs_r_reg[3]/C
                         clock pessimism             -0.342     1.292    
    SLICE_X81Y72         FDRE (Hold_fdre_C_D)         0.019     1.311    tap/dtmcs_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.573%)  route 0.117ns (45.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.258    tap/dtmcs_tck
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.117     1.517    tap/dtmcs[37]
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X83Y75         FDRE                                         r  tap/dtmcs_reg[36]/C
                         clock pessimism             -0.377     1.258    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.047     1.305    tap/dtmcs_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X83Y76   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X74Y74   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X78Y73   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y72   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y73   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y73   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X79Y73   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y72   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X81Y72   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y76   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y74   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y73   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y74   tap/dtmcs_r_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y76   tap/dtmcs_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y76   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y76   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y74   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y74   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y73   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y72   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X81Y72   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X79Y73   tap/dtmcs_r_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.412ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.580ns (36.628%)  route 1.003ns (63.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 101.436 - 100.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.696     1.696    tap/idcode_tck
    SLICE_X29Y98         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     2.152 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           1.003     3.155    tap/idcode[0]
    SLICE_X29Y98         LUT3 (Prop_lut3_I2_O)        0.124     3.279 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     3.279    tap/idcode[0]_i_1_n_0
    SLICE_X29Y98         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.436   101.436    tap/idcode_tck
    SLICE_X29Y98         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.260   101.696    
                         clock uncertainty           -0.035   101.660    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.031   101.691    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.691    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 98.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.834%)  route 0.380ns (67.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.665     0.665    tap/idcode_tck
    SLICE_X29Y98         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     0.806 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.380     1.186    tap/idcode[0]
    SLICE_X29Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.231 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.231    tap/idcode[0]_i_1_n_0
    SLICE_X29Y98         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.779     0.779    tap/idcode_tck
    SLICE_X29Y98         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.114     0.665    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.092     0.757    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.474    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y98  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y98  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y98  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y98  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y98  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.774ns (39.187%)  route 1.201ns (60.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 15.885 - 10.000 ) 
    Source Clock Delay      (SCD):    10.269ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.608    10.269    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X54Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.478    10.747 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           1.201    11.948    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[20]
    SLICE_X56Y112        LUT4 (Prop_lut4_I1_O)        0.296    12.244 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000    12.244    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[20]
    SLICE_X56Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.485    15.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.232    16.117    
                         clock uncertainty           -0.172    15.945    
    SLICE_X56Y112        FDCE (Setup_fdce_C_D)        0.077    16.022    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         16.022    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.776ns (41.252%)  route 1.105ns (58.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 16.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.381ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.719    10.381    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X78Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDRE (Prop_fdre_C_Q)         0.478    10.859 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][66]/Q
                         net (fo=1, routed)           1.105    11.964    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][66]
    SLICE_X79Y93         LUT4 (Prop_lut4_I3_O)        0.298    12.262 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[66]_i_1/O
                         net (fo=1, routed)           0.000    12.262    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[65]
    SLICE_X79Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.600    16.001    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.232    16.233    
                         clock uncertainty           -0.172    16.060    
    SLICE_X79Y93         FDCE (Setup_fdce_C_D)        0.032    16.092    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         16.092    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.776ns (39.241%)  route 1.202ns (60.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 15.980 - 10.000 ) 
    Source Clock Delay      (SCD):    10.279ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.618    10.279    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X70Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.478    10.757 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           1.202    11.959    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[22]
    SLICE_X74Y108        LUT4 (Prop_lut4_I1_O)        0.298    12.257 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000    12.257    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[22]
    SLICE_X74Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.580    15.980    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X74Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.232    16.212    
                         clock uncertainty           -0.172    16.040    
    SLICE_X74Y108        FDCE (Setup_fdce_C_D)        0.081    16.121    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         16.121    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.776ns (42.930%)  route 1.032ns (57.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    10.280ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.619    10.280    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X70Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_fdre_C_Q)         0.478    10.758 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/Q
                         net (fo=1, routed)           1.032    11.790    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[34]
    SLICE_X71Y104        LUT4 (Prop_lut4_I1_O)        0.298    12.088 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[66]_i_1/O
                         net (fo=1, routed)           0.000    12.088    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[34]
    SLICE_X71Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.496    15.896    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X71Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.232    16.128    
                         clock uncertainty           -0.172    15.956    
    SLICE_X71Y104        FDCE (Setup_fdce_C_D)        0.032    15.988    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.718ns (39.433%)  route 1.103ns (60.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 15.998 - 10.000 ) 
    Source Clock Delay      (SCD):    10.377ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.419    10.796 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           1.103    11.898    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.299    12.197 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[65]_i_1/O
                         net (fo=1, routed)           0.000    12.197    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[64]
    SLICE_X76Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.597    15.998    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism              0.232    16.230    
                         clock uncertainty           -0.172    16.057    
    SLICE_X76Y94         FDCE (Setup_fdce_C_D)        0.079    16.136    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         16.136    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.773ns (43.872%)  route 0.989ns (56.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 16.001 - 10.000 ) 
    Source Clock Delay      (SCD):    10.381ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.719    10.381    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X78Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.478    10.859 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           0.989    11.847    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][55]
    SLICE_X79Y95         LUT4 (Prop_lut4_I0_O)        0.295    12.142 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000    12.142    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[54]
    SLICE_X79Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.600    16.001    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.232    16.233    
                         clock uncertainty           -0.172    16.060    
    SLICE_X79Y95         FDCE (Setup_fdce_C_D)        0.031    16.091    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         16.091    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.718ns (41.034%)  route 1.032ns (58.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 16.003 - 10.000 ) 
    Source Clock Delay      (SCD):    10.389ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.727    10.389    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X82Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.419    10.808 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           1.032    11.839    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][49]
    SLICE_X81Y91         LUT4 (Prop_lut4_I0_O)        0.299    12.138 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    12.138    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[48]
    SLICE_X81Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.602    16.003    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X81Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.232    16.235    
                         clock uncertainty           -0.172    16.062    
    SLICE_X81Y91         FDCE (Setup_fdce_C_D)        0.031    16.093    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.773ns (44.869%)  route 0.950ns (55.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 15.891 - 10.000 ) 
    Source Clock Delay      (SCD):    10.274ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.613    10.274    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X62Y114        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y114        FDRE (Prop_fdre_C_Q)         0.478    10.752 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][62]/Q
                         net (fo=1, routed)           0.950    11.702    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][30]
    SLICE_X65Y114        LUT4 (Prop_lut4_I0_O)        0.295    11.997 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[62]_i_1/O
                         net (fo=1, routed)           0.000    11.997    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[30]
    SLICE_X65Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.491    15.891    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X65Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism              0.232    16.123    
                         clock uncertainty           -0.172    15.951    
    SLICE_X65Y114        FDCE (Setup_fdce_C_D)        0.031    15.982    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.982    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.779ns (42.088%)  route 1.072ns (57.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 15.980 - 10.000 ) 
    Source Clock Delay      (SCD):    10.279ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.618    10.279    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X70Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.478    10.757 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][44]/Q
                         net (fo=1, routed)           1.072    11.829    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[18]
    SLICE_X74Y108        LUT4 (Prop_lut4_I1_O)        0.301    12.130 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000    12.130    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[18]
    SLICE_X74Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.580    15.980    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X74Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.232    16.212    
                         clock uncertainty           -0.172    16.040    
    SLICE_X74Y108        FDCE (Setup_fdce_C_D)        0.077    16.117    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.773ns (44.955%)  route 0.947ns (55.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 15.885 - 10.000 ) 
    Source Clock Delay      (SCD):    10.269ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.608    10.269    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X54Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.478    10.747 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/Q
                         net (fo=1, routed)           0.947    11.694    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[18]
    SLICE_X57Y112        LUT4 (Prop_lut4_I1_O)        0.295    11.989 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000    11.989    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[18]
    SLICE_X57Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.485    15.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X57Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.232    16.117    
                         clock uncertainty           -0.172    15.945    
    SLICE_X57Y112        FDCE (Setup_fdce_C_D)        0.031    15.976    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  3.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.597     3.244    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     3.385 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           0.080     3.465    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X78Y90         LUT4 (Prop_lut4_I0_O)        0.045     3.510 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[28]_i_1/O
                         net (fo=1, routed)           0.000     3.510    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[27]
    SLICE_X78Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.871     2.431    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.280     2.150    
                         clock uncertainty            0.172     2.323    
    SLICE_X78Y90         FDCE (Hold_fdce_C_D)         0.121     2.444    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.597     3.244    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     3.385 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/Q
                         net (fo=1, routed)           0.087     3.472    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][11]
    SLICE_X78Y90         LUT4 (Prop_lut4_I0_O)        0.045     3.517 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.517    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X78Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.871     2.431    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.280     2.150    
                         clock uncertainty            0.172     2.323    
    SLICE_X78Y90         FDCE (Hold_fdce_C_D)         0.120     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.595     3.242    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.141     3.383 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][61]/Q
                         net (fo=1, routed)           0.098     3.482    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][61]
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.045     3.527 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[61]_i_1/O
                         net (fo=1, routed)           0.000     3.527    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[60]
    SLICE_X76Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X76Y94         FDCE (Hold_fdce_C_D)         0.121     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDRE (Prop_fdre_C_Q)         0.164     3.405 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][3]/Q
                         net (fo=1, routed)           0.050     3.456    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][3]
    SLICE_X77Y101        LUT4 (Prop_lut4_I0_O)        0.045     3.501 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000     3.501    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[2]
    SLICE_X77Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.865     2.425    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism             -0.280     2.144    
                         clock uncertainty            0.172     2.317    
    SLICE_X77Y101        FDCE (Hold_fdce_C_D)         0.092     2.409    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.600     3.247    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X81Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.141     3.388 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][62]/Q
                         net (fo=1, routed)           0.108     3.497    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][62]
    SLICE_X80Y92         LUT4 (Prop_lut4_I0_O)        0.045     3.542 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[62]_i_1/O
                         net (fo=1, routed)           0.000     3.542    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[61]
    SLICE_X80Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism             -0.280     2.152    
                         clock uncertainty            0.172     2.325    
    SLICE_X80Y92         FDCE (Hold_fdce_C_D)         0.121     2.446    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.110%)  route 0.113ns (37.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.598     3.245    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     3.386 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           0.113     3.500    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][40]
    SLICE_X80Y97         LUT4 (Prop_lut4_I3_O)        0.045     3.545 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000     3.545    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[39]
    SLICE_X80Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.875     2.435    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.280     2.154    
                         clock uncertainty            0.172     2.327    
    SLICE_X80Y97         FDCE (Hold_fdce_C_D)         0.121     2.448    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.564     3.211    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X71Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y103        FDRE (Prop_fdre_C_Q)         0.141     3.352 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][50]/Q
                         net (fo=1, routed)           0.114     3.467    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][24]
    SLICE_X70Y105        LUT4 (Prop_lut4_I0_O)        0.045     3.512 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000     3.512    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[24]
    SLICE_X70Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.834     2.394    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X70Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.280     2.113    
                         clock uncertainty            0.172     2.286    
    SLICE_X70Y105        FDCE (Hold_fdce_C_D)         0.121     2.407    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.283%)  route 0.118ns (38.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.590     3.237    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X73Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.141     3.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           0.118     3.496    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][18]
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.045     3.541 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     3.541    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[18]
    SLICE_X74Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.863     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X74Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.280     2.142    
                         clock uncertainty            0.172     2.315    
    SLICE_X74Y108        FDCE (Hold_fdce_C_D)         0.120     2.435    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.209ns (67.717%)  route 0.100ns (32.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X74Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y100        FDRE (Prop_fdre_C_Q)         0.164     3.405 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/Q
                         net (fo=1, routed)           0.100     3.505    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][57]
    SLICE_X76Y99         LUT4 (Prop_lut4_I0_O)        0.045     3.550 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[57]_i_1/O
                         net (fo=1, routed)           0.000     3.550    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[56]
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.871     2.431    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.280     2.150    
                         clock uncertainty            0.172     2.323    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.121     2.444    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.561     3.208    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X61Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     3.349 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][46]/Q
                         net (fo=1, routed)           0.114     3.464    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][14]
    SLICE_X60Y110        LUT4 (Prop_lut4_I0_O)        0.045     3.509 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000     3.509    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[14]
    SLICE_X60Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.829     2.389    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X60Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.280     2.108    
                         clock uncertainty            0.172     2.281    
    SLICE_X60Y110        FDCE (Hold_fdce_C_D)         0.121     2.402    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  1.107    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        11.115ns  (logic 0.642ns (5.776%)  route 10.473ns (94.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.787ns = ( 29.787 - 20.000 ) 
    Source Clock Delay      (SCD):    6.346ns = ( 16.346 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.713    16.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y81         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDRE (Prop_fdre_C_Q)         0.518    16.864 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)          10.473    27.337    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][36]
    SLICE_X81Y79         LUT4 (Prop_lut4_I3_O)        0.124    27.461 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[36]_i_1__0/O
                         net (fo=1, routed)           0.000    27.461    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[33]
    SLICE_X81Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.589    29.787    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.232    30.019    
                         clock uncertainty           -0.173    29.846    
    SLICE_X81Y79         FDCE (Setup_fdce_C_D)        0.031    29.877    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         29.877    
                         arrival time                         -27.461    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        10.312ns  (logic 0.642ns (6.226%)  route 9.670ns (93.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.787ns = ( 29.787 - 20.000 ) 
    Source Clock Delay      (SCD):    6.341ns = ( 16.341 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.708    16.341    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X76Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.518    16.859 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           9.670    26.529    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][5]
    SLICE_X77Y85         LUT4 (Prop_lut4_I3_O)        0.124    26.653 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    26.653    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[2]
    SLICE_X77Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.589    29.787    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.232    30.019    
                         clock uncertainty           -0.173    29.846    
    SLICE_X77Y85         FDCE (Setup_fdce_C_D)        0.031    29.877    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         29.877    
                         arrival time                         -26.653    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.832ns  (logic 0.580ns (5.899%)  route 9.252ns (94.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 29.790 - 20.000 ) 
    Source Clock Delay      (SCD):    6.343ns = ( 16.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.710    16.343    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y81         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.456    16.799 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           9.252    26.051    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X80Y82         LUT4 (Prop_lut4_I3_O)        0.124    26.175 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    26.175    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[13]
    SLICE_X80Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.592    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism              0.232    30.022    
                         clock uncertainty           -0.173    29.849    
    SLICE_X80Y82         FDCE (Setup_fdce_C_D)        0.077    29.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                         -26.175    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.782ns  (logic 0.580ns (5.929%)  route 9.202ns (94.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.788ns = ( 29.788 - 20.000 ) 
    Source Clock Delay      (SCD):    6.343ns = ( 16.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.710    16.343    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.456    16.799 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/Q
                         net (fo=1, routed)           9.202    26.001    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][53]
    SLICE_X77Y87         LUT4 (Prop_lut4_I3_O)        0.124    26.125 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[53]_i_1__0/O
                         net (fo=1, routed)           0.000    26.125    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[50]
    SLICE_X77Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.590    29.788    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism              0.232    30.020    
                         clock uncertainty           -0.173    29.847    
    SLICE_X77Y87         FDCE (Setup_fdce_C_D)        0.031    29.878    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         29.878    
                         arrival time                         -26.125    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.454ns  (logic 0.518ns (5.479%)  route 8.936ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.784ns = ( 29.784 - 20.000 ) 
    Source Clock Delay      (SCD):    6.337ns = ( 16.337 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    16.337    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X78Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDCE (Prop_fdce_C_Q)         0.518    16.855 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/Q
                         net (fo=6, routed)           8.936    25.792    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/wptr_q__3[0]
    SLICE_X78Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.587    29.784    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/clk_core_BUFG
    SLICE_X78Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    30.016    
                         clock uncertainty           -0.173    29.843    
    SLICE_X78Y105        FDCE (Setup_fdce_C_D)       -0.016    29.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         29.827    
                         arrival time                         -25.792    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.148ns  (logic 0.642ns (7.018%)  route 8.506ns (92.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.792ns = ( 29.792 - 20.000 ) 
    Source Clock Delay      (SCD):    6.346ns = ( 16.346 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.713    16.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X78Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y83         FDRE (Prop_fdre_C_Q)         0.518    16.864 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/Q
                         net (fo=1, routed)           8.506    25.370    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][44]
    SLICE_X81Y84         LUT4 (Prop_lut4_I0_O)        0.124    25.494 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[44]_i_1__0/O
                         net (fo=1, routed)           0.000    25.494    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[41]
    SLICE_X81Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.594    29.792    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.232    30.024    
                         clock uncertainty           -0.173    29.851    
    SLICE_X81Y84         FDCE (Setup_fdce_C_D)        0.031    29.882    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         29.882    
                         arrival time                         -25.494    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.117ns  (logic 0.580ns (6.362%)  route 8.537ns (93.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.803ns = ( 29.803 - 20.000 ) 
    Source Clock Delay      (SCD):    6.361ns = ( 16.361 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.728    16.361    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.456    16.817 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/Q
                         net (fo=1, routed)           8.537    25.354    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][41]
    SLICE_X83Y89         LUT4 (Prop_lut4_I3_O)        0.124    25.478 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[41]_i_1__0/O
                         net (fo=1, routed)           0.000    25.478    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[38]
    SLICE_X83Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.605    29.803    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism              0.232    30.035    
                         clock uncertainty           -0.173    29.862    
    SLICE_X83Y89         FDCE (Setup_fdce_C_D)        0.031    29.893    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         29.893    
                         arrival time                         -25.478    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.116ns  (logic 0.580ns (6.362%)  route 8.536ns (93.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.787ns = ( 29.787 - 20.000 ) 
    Source Clock Delay      (SCD):    6.343ns = ( 16.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.710    16.343    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.456    16.799 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/Q
                         net (fo=1, routed)           8.536    25.335    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][39]
    SLICE_X77Y85         LUT4 (Prop_lut4_I3_O)        0.124    25.459 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    25.459    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[36]
    SLICE_X77Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.589    29.787    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.232    30.019    
                         clock uncertainty           -0.173    29.846    
    SLICE_X77Y85         FDCE (Setup_fdce_C_D)        0.031    29.877    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         29.877    
                         arrival time                         -25.459    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.106ns  (logic 0.580ns (6.369%)  route 8.526ns (93.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.791ns = ( 29.791 - 20.000 ) 
    Source Clock Delay      (SCD):    6.346ns = ( 16.346 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.713    16.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.456    16.802 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           8.526    25.328    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][30]
    SLICE_X81Y83         LUT4 (Prop_lut4_I3_O)        0.124    25.452 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    25.452    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[27]
    SLICE_X81Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.593    29.791    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.232    30.023    
                         clock uncertainty           -0.173    29.850    
    SLICE_X81Y83         FDCE (Setup_fdce_C_D)        0.031    29.881    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         29.881    
                         arrival time                         -25.452    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.142ns  (logic 0.642ns (7.023%)  route 8.500ns (92.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 29.790 - 20.000 ) 
    Source Clock Delay      (SCD):    6.352ns = ( 16.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.719    16.352    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.518    16.870 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/Q
                         net (fo=1, routed)           8.500    25.369    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][32]
    SLICE_X78Y85         LUT4 (Prop_lut4_I3_O)        0.124    25.493 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[32]_i_1__0/O
                         net (fo=1, routed)           0.000    25.493    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[29]
    SLICE_X78Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.592    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism              0.232    30.022    
                         clock uncertainty           -0.173    29.849    
    SLICE_X78Y85         FDCE (Setup_fdce_C_D)        0.077    29.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                         -25.493    
  -------------------------------------------------------------------
                         slack                                  4.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.623ns (13.419%)  route 4.020ns (86.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.260ns
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.477     5.877    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X54Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.385     6.262 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           4.020    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X52Y119        LUT4 (Prop_lut4_I1_O)        0.238    10.519 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.519    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]_1[4]
    SLICE_X52Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.599    10.260    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X52Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.232    10.028    
                         clock uncertainty            0.173    10.201    
    SLICE_X52Y119        FDCE (Hold_fdce_C_D)         0.269    10.470    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.470    
                         arrival time                          10.519    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.467ns (9.926%)  route 4.238ns (90.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.387ns
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.608     6.009    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.367     6.376 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           4.238    10.614    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X84Y88         LUT4 (Prop_lut4_I3_O)        0.100    10.714 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    10.714    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[28]
    SLICE_X84Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.725    10.387    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.232    10.154    
                         clock uncertainty            0.173    10.327    
    SLICE_X84Y88         FDCE (Hold_fdce_C_D)         0.333    10.660    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                        -10.660    
                         arrival time                          10.714    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.576ns (12.427%)  route 4.059ns (87.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.371ns
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.599     6.000    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y79         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.337     6.337 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/Q
                         net (fo=1, routed)           4.059    10.396    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][50]
    SLICE_X81Y79         LUT4 (Prop_lut4_I3_O)        0.239    10.635 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[50]_i_1__0/O
                         net (fo=1, routed)           0.000    10.635    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[47]
    SLICE_X81Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.709    10.371    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.232    10.138    
                         clock uncertainty            0.173    10.311    
    SLICE_X81Y79         FDCE (Hold_fdce_C_D)         0.270    10.581    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                        -10.581    
                         arrival time                          10.635    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.626ns (13.316%)  route 4.075ns (86.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.377ns
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.602     6.003    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDRE (Prop_fdre_C_Q)         0.385     6.388 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/Q
                         net (fo=1, routed)           4.075    10.463    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][6]
    SLICE_X84Y79         LUT4 (Prop_lut4_I0_O)        0.241    10.704 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.704    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[3]
    SLICE_X84Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism             -0.232    10.144    
                         clock uncertainty            0.173    10.317    
    SLICE_X84Y79         FDCE (Hold_fdce_C_D)         0.331    10.648    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.648    
                         arrival time                          10.704    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.467ns (10.032%)  route 4.188ns (89.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.260ns
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.477     5.877    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X55Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.367     6.244 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           4.188    10.432    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][0]
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.100    10.532 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.532    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]_1[0]
    SLICE_X53Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.599    10.260    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X53Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.232    10.028    
                         clock uncertainty            0.173    10.201    
    SLICE_X53Y119        FDCE (Hold_fdce_C_D)         0.269    10.470    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.470    
                         arrival time                          10.532    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.467ns (10.034%)  route 4.187ns (89.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.372ns
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.594     5.995    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.367     6.362 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           4.187    10.549    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X77Y85         LUT4 (Prop_lut4_I0_O)        0.100    10.649 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    10.649    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[36]
    SLICE_X77Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.710    10.372    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.232    10.139    
                         clock uncertainty            0.173    10.312    
    SLICE_X77Y85         FDCE (Hold_fdce_C_D)         0.270    10.582    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                        -10.582    
                         arrival time                          10.649    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][57]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.518ns (10.981%)  route 4.199ns (89.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.369ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.589     5.990    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X76Y82         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.418     6.408 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][57]/Q
                         net (fo=1, routed)           4.199    10.607    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][57]
    SLICE_X74Y83         LUT4 (Prop_lut4_I0_O)        0.100    10.707 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[57]_i_1__0/O
                         net (fo=1, routed)           0.000    10.707    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[54]
    SLICE_X74Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.232    10.136    
                         clock uncertainty            0.173    10.309    
    SLICE_X74Y83         FDCE (Hold_fdce_C_D)         0.330    10.639    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                        -10.639    
                         arrival time                          10.707    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.577ns (12.371%)  route 4.087ns (87.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.378ns
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.593     5.994    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y81         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.337     6.331 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           4.087    10.418    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X83Y80         LUT4 (Prop_lut4_I0_O)        0.240    10.658 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.658    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[5]
    SLICE_X83Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.716    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.232    10.145    
                         clock uncertainty            0.173    10.318    
    SLICE_X83Y80         FDCE (Hold_fdce_C_D)         0.271    10.589    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.589    
                         arrival time                          10.658    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.467ns (10.010%)  route 4.198ns (89.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.377ns
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.593     5.994    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.367     6.361 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           4.198    10.559    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][44]
    SLICE_X81Y84         LUT4 (Prop_lut4_I3_O)        0.100    10.659 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[44]_i_1__0/O
                         net (fo=1, routed)           0.000    10.659    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[41]
    SLICE_X81Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.232    10.144    
                         clock uncertainty            0.173    10.317    
    SLICE_X81Y84         FDCE (Hold_fdce_C_D)         0.270    10.587    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                        -10.587    
                         arrival time                          10.659    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.467ns (9.864%)  route 4.268ns (90.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.379ns
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.596     5.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.367     6.364 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/Q
                         net (fo=1, routed)           4.268    10.631    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][45]
    SLICE_X80Y86         LUT4 (Prop_lut4_I3_O)        0.100    10.731 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[45]_i_1__0/O
                         net (fo=1, routed)           0.000    10.731    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[42]
    SLICE_X80Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.717    10.379    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism             -0.232    10.146    
                         clock uncertainty            0.173    10.319    
    SLICE_X80Y86         FDCE (Hold_fdce_C_D)         0.331    10.650    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                        -10.650    
                         arrival time                          10.731    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       13.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.343ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.741ns  (logic 0.456ns (3.579%)  route 12.285ns (96.421%))
  Logic Levels:           0  
  Clock Path Skew:        6.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 29.790 - 20.000 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.710     3.499    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.456     3.955 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          12.285    16.240    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X85Y73         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.592    29.790    tap/clk_core_BUFG
    SLICE_X85Y73         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.790    
                         clock uncertainty           -0.140    29.650    
    SLICE_X85Y73         FDCE (Setup_fdce_C_D)       -0.067    29.583    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                         -16.240    
  -------------------------------------------------------------------
                         slack                                 13.343    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.160ns (3.162%)  route 4.901ns (96.838%))
  Logic Levels:           0  
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 23.239 - 20.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.861     1.636    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.160     1.796 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           4.901     6.697    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X85Y73         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440    20.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    20.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514    21.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629    21.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663    22.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.592    23.239    tap/clk_core_BUFG
    SLICE_X85Y73         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    23.239    
                         clock uncertainty           -0.140    23.099    
    SLICE_X85Y73         FDCE (Setup_fdce_C_D)       -0.082    23.017    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         23.017    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                 16.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 0.337ns (4.276%)  route 7.545ns (95.724%))
  Logic Levels:           0  
  Clock Path Skew:        7.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.372ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.592     3.135    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.337     3.472 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           7.545    11.017    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X85Y73         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.710    10.372    tap/clk_core_BUFG
    SLICE_X85Y73         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    10.372    
                         clock uncertainty            0.140    10.511    
    SLICE_X85Y73         FDCE (Hold_fdce_C_D)         0.055    10.566    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.566    
                         arrival time                          11.017    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 0.141ns (2.543%)  route 5.404ns (97.457%))
  Logic Levels:           0  
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.592     1.259    tap/dtmcs_tck
    SLICE_X83Y76         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.400 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           5.404     6.804    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X85Y73         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.861     4.122    tap/clk_core_BUFG
    SLICE_X85Y73         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.122    
                         clock uncertainty            0.140     4.262    
    SLICE_X85Y73         FDCE (Hold_fdce_C_D)         0.070     4.332    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           6.804    
  -------------------------------------------------------------------
                         slack                                  2.473    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.884ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.766ns  (logic 0.642ns (36.359%)  route 1.124ns (63.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    10.367ns = ( 90.367 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.705    90.366    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDCE (Prop_fdce_C_Q)         0.518    90.884 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           1.124    92.008    tap/dmi_reg_rdata[22]
    SLICE_X75Y78         LUT3 (Prop_lut3_I0_O)        0.124    92.132 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    92.132    tap/dtmcs[24]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.125    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.125    
                         clock uncertainty           -0.140   102.985    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.031   103.016    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.016    
                         arrival time                         -92.132    
  -------------------------------------------------------------------
                         slack                                 10.884    

Slack (MET) :             10.933ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.719ns  (logic 0.642ns (37.354%)  route 1.077ns (62.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 90.363 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.701    90.362    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDCE (Prop_fdce_C_Q)         0.518    90.880 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           1.077    91.957    tap/dmi_reg_rdata[13]
    SLICE_X79Y74         LUT3 (Prop_lut3_I0_O)        0.124    92.081 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000    92.081    tap/dtmcs[15]_i_1_n_0
    SLICE_X79Y74         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.580   103.123    tap/dtmcs_tck
    SLICE_X79Y74         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000   103.123    
                         clock uncertainty           -0.140   102.983    
    SLICE_X79Y74         FDRE (Setup_fdre_C_D)        0.031   103.014    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.014    
                         arrival time                         -92.081    
  -------------------------------------------------------------------
                         slack                                 10.933    

Slack (MET) :             10.956ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.658ns  (logic 0.608ns (36.681%)  route 1.050ns (63.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    10.362ns = ( 90.362 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.700    90.361    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.456    90.817 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           1.050    91.867    tap/dmi_reg_rdata[27]
    SLICE_X71Y78         LUT3 (Prop_lut3_I0_O)        0.152    92.019 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    92.019    tap/dtmcs[29]_i_1_n_0
    SLICE_X71Y78         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y78         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.140   102.900    
    SLICE_X71Y78         FDRE (Setup_fdre_C_D)        0.075   102.975    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        102.975    
                         arrival time                         -92.019    
  -------------------------------------------------------------------
                         slack                                 10.956    

Slack (MET) :             10.967ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.603ns  (logic 0.580ns (36.180%)  route 1.023ns (63.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    10.362ns = ( 90.362 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.700    90.361    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.456    90.817 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           1.023    91.841    tap/dmi_reg_rdata[28]
    SLICE_X71Y78         LUT3 (Prop_lut3_I0_O)        0.124    91.965 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000    91.965    tap/dtmcs[30]_i_1_n_0
    SLICE_X71Y78         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y78         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.140   102.900    
    SLICE_X71Y78         FDRE (Setup_fdre_C_D)        0.031   102.931    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        102.931    
                         arrival time                         -91.965    
  -------------------------------------------------------------------
                         slack                                 10.967    

Slack (MET) :             10.996ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.706ns  (logic 0.606ns (35.531%)  route 1.100ns (64.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    10.360ns = ( 90.360 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.698    90.359    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDCE (Prop_fdce_C_Q)         0.456    90.815 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           1.100    91.915    tap/dmi_reg_rdata[11]
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.150    92.065 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000    92.065    tap/dtmcs[13]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000   103.126    
                         clock uncertainty           -0.140   102.986    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.075   103.061    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        103.061    
                         arrival time                         -92.065    
  -------------------------------------------------------------------
                         slack                                 10.996    

Slack (MET) :             11.002ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.699ns  (logic 0.580ns (34.142%)  route 1.119ns (65.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 103.122 - 100.000 ) 
    Source Clock Delay      (SCD):    10.359ns = ( 90.359 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.697    90.358    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDCE (Prop_fdce_C_Q)         0.456    90.814 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           1.119    91.933    tap/dmi_reg_rdata[8]
    SLICE_X76Y73         LUT3 (Prop_lut3_I0_O)        0.124    92.057 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000    92.057    tap/dtmcs[10]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.122    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000   103.122    
                         clock uncertainty           -0.140   102.982    
    SLICE_X76Y73         FDRE (Setup_fdre_C_D)        0.077   103.059    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        103.059    
                         arrival time                         -92.057    
  -------------------------------------------------------------------
                         slack                                 11.002    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.656ns  (logic 0.610ns (36.836%)  route 1.046ns (63.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    10.372ns = ( 90.372 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.710    90.371    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X83Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.456    90.827 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.046    91.874    tap/dmi_reg_rdata[1]
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.154    92.028 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    92.028    tap/dtmcs[3]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.126    
                         clock uncertainty           -0.140   102.986    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.075   103.061    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.061    
                         arrival time                         -92.028    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.117ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.969%)  route 0.871ns (60.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    10.362ns = ( 90.362 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.700    90.361    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.456    90.817 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.871    91.689    tap/dmi_reg_rdata[26]
    SLICE_X71Y78         LUT3 (Prop_lut3_I0_O)        0.124    91.813 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    91.813    tap/dtmcs[28]_i_1_n_0
    SLICE_X71Y78         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.040    tap/dtmcs_tck
    SLICE_X71Y78         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.040    
                         clock uncertainty           -0.140   102.900    
    SLICE_X71Y78         FDRE (Setup_fdre_C_D)        0.029   102.929    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        102.929    
                         arrival time                         -91.813    
  -------------------------------------------------------------------
                         slack                                 11.117    

Slack (MET) :             11.124ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.528ns  (logic 0.642ns (42.018%)  route 0.886ns (57.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 103.125 - 100.000 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 90.363 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.701    90.362    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76         FDCE (Prop_fdce_C_Q)         0.518    90.880 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.886    91.766    tap/dmi_reg_rdata[20]
    SLICE_X75Y78         LUT3 (Prop_lut3_I0_O)        0.124    91.890 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    91.890    tap/dtmcs[22]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.125    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.125    
                         clock uncertainty           -0.140   102.985    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.029   103.014    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.014    
                         arrival time                         -91.890    
  -------------------------------------------------------------------
                         slack                                 11.124    

Slack (MET) :             11.181ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.478ns  (logic 0.642ns (43.433%)  route 0.836ns (56.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    10.360ns = ( 90.360 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.698    90.359    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y72         FDCE (Prop_fdce_C_Q)         0.518    90.877 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.836    91.714    tap/dmi_reg_rdata[15]
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    91.838 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    91.838    tap/dtmcs[17]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.126    
                         clock uncertainty           -0.140   102.986    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.032   103.018    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.018    
                         arrival time                         -91.838    
  -------------------------------------------------------------------
                         slack                                 11.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDCE (Prop_fdce_C_Q)         0.164     3.396 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.082     3.478    tap/dmi_reg_rdata[23]
    SLICE_X75Y78         LUT3 (Prop_lut3_I0_O)        0.048     3.526 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     3.526    tap/dtmcs[25]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.631    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000     1.631    
                         clock uncertainty            0.140     1.771    
    SLICE_X75Y78         FDRE (Hold_fdre_C_D)         0.107     1.878    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.986%)  route 0.128ns (38.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y78         FDCE (Prop_fdce_C_Q)         0.164     3.396 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.128     3.525    tap/dmi_reg_rdata[21]
    SLICE_X75Y78         LUT3 (Prop_lut3_I0_O)        0.045     3.570 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     3.570    tap/dtmcs[23]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.631    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000     1.631    
                         clock uncertainty            0.140     1.771    
    SLICE_X75Y78         FDRE (Hold_fdre_C_D)         0.092     1.863    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.215ns (60.160%)  route 0.142ns (39.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDCE (Prop_fdce_C_Q)         0.164     3.396 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.142     3.539    tap/dmi_reg_rdata[19]
    SLICE_X79Y74         LUT3 (Prop_lut3_I0_O)        0.051     3.590 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     3.590    tap/dtmcs[21]_i_1_n_0
    SLICE_X79Y74         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.854     1.629    tap/dtmcs_tck
    SLICE_X79Y74         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.629    
                         clock uncertainty            0.140     1.769    
    SLICE_X79Y74         FDRE (Hold_fdre_C_D)         0.107     1.876    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.213ns (53.629%)  route 0.184ns (46.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.583     3.230    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDCE (Prop_fdce_C_Q)         0.164     3.394 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.184     3.579    tap/dmi_reg_rdata[4]
    SLICE_X76Y73         LUT3 (Prop_lut3_I0_O)        0.049     3.628 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     3.628    tap/dtmcs[6]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.628    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000     1.628    
                         clock uncertainty            0.140     1.768    
    SLICE_X76Y73         FDRE (Hold_fdre_C_D)         0.131     1.899    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.732ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.208ns (51.719%)  route 0.194ns (48.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.582     3.229    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y74         FDCE (Prop_fdce_C_Q)         0.164     3.393 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.194     3.588    tap/dmi_reg_rdata[6]
    SLICE_X76Y73         LUT3 (Prop_lut3_I0_O)        0.044     3.632 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     3.632    tap/dtmcs[8]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.628    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.628    
                         clock uncertainty            0.140     1.768    
    SLICE_X76Y73         FDRE (Hold_fdre_C_D)         0.131     1.899    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.185ns (48.790%)  route 0.194ns (51.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.586     3.233    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDCE (Prop_fdce_C_Q)         0.141     3.374 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.194     3.569    tap/dmi_reg_rdata[31]
    SLICE_X75Y78         LUT3 (Prop_lut3_I0_O)        0.044     3.613 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.613    tap/dtmcs[33]_i_2_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.631    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.631    
                         clock uncertainty            0.140     1.771    
    SLICE_X75Y78         FDRE (Hold_fdre_C_D)         0.107     1.878    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.941%)  route 0.225ns (55.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.581     3.228    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDCE (Prop_fdce_C_Q)         0.141     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.225     3.595    tap/dmi_reg_rdata[3]
    SLICE_X76Y73         LUT3 (Prop_lut3_I0_O)        0.043     3.638 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.638    tap/dtmcs[5]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.628    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.628    
                         clock uncertainty            0.140     1.768    
    SLICE_X76Y73         FDRE (Hold_fdre_C_D)         0.131     1.899    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.778ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.815%)  route 0.194ns (48.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.588     3.235    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.164     3.399 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.194     3.594    tap/dmi_reg_rdata[12]
    SLICE_X79Y74         LUT3 (Prop_lut3_I0_O)        0.045     3.639 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     3.639    tap/dtmcs[14]_i_1_n_0
    SLICE_X79Y74         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.854     1.629    tap/dtmcs_tck
    SLICE_X79Y74         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000     1.629    
                         clock uncertainty            0.140     1.769    
    SLICE_X79Y74         FDRE (Hold_fdre_C_D)         0.092     1.861    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.745%)  route 0.211ns (50.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y72         FDCE (Prop_fdce_C_Q)         0.164     3.396 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.211     3.607    tap/dmi_reg_rdata[9]
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.045     3.652 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     3.652    tap/dtmcs[11]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X79Y72         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.140     1.772    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.091     1.863    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           3.652    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.496%)  route 0.250ns (54.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.582     3.229    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y74         FDCE (Prop_fdce_C_Q)         0.164     3.393 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.250     3.644    tap/dmi_reg_rdata[5]
    SLICE_X76Y73         LUT3 (Prop_lut3_I0_O)        0.045     3.689 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     3.689    tap/dtmcs[7]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.628    tap/dtmcs_tck
    SLICE_X76Y73         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.628    
                         clock uncertainty            0.140     1.768    
    SLICE_X76Y73         FDRE (Hold_fdre_C_D)         0.121     1.889    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.800    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[35]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.961ns  (logic 0.668ns (4.465%)  route 14.293ns (95.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.711ns = ( 29.711 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.752    25.330    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X38Y60         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.513    29.711    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X38Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[35]/C
                         clock pessimism              0.472    30.183    
                         clock uncertainty           -0.062    30.120    
    SLICE_X38Y60         FDCE (Recov_fdce_C_CLR)     -0.521    29.599    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[35]
  -------------------------------------------------------------------
                         required time                         29.599    
                         arrival time                         -25.330    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.961ns  (logic 0.668ns (4.465%)  route 14.293ns (95.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.711ns = ( 29.711 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.752    25.330    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X38Y60         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.513    29.711    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X38Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.472    30.183    
                         clock uncertainty           -0.062    30.120    
    SLICE_X38Y60         FDCE (Recov_fdce_C_CLR)     -0.521    29.599    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.599    
                         arrival time                         -25.330    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.961ns  (logic 0.668ns (4.465%)  route 14.293ns (95.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.711ns = ( 29.711 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.752    25.330    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X38Y60         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.513    29.711    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X38Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[7]/C
                         clock pessimism              0.472    30.183    
                         clock uncertainty           -0.062    30.120    
    SLICE_X38Y60         FDCE (Recov_fdce_C_CLR)     -0.521    29.599    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         29.599    
                         arrival time                         -25.330    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 0.668ns (4.595%)  route 13.870ns (95.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 29.709 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.329    24.907    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X35Y64         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.511    29.709    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.472    30.181    
                         clock uncertainty           -0.062    30.118    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.607    29.511    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.511    
                         arrival time                         -24.907    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 0.668ns (4.595%)  route 13.870ns (95.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 29.709 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.329    24.907    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X35Y64         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.511    29.709    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism              0.472    30.181    
                         clock uncertainty           -0.062    30.118    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.607    29.511    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         29.511    
                         arrival time                         -24.907    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 0.668ns (4.595%)  route 13.870ns (95.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 29.709 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.329    24.907    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X34Y64         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.511    29.709    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X34Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[31]/C
                         clock pessimism              0.472    30.181    
                         clock uncertainty           -0.062    30.118    
    SLICE_X34Y64         FDCE (Recov_fdce_C_CLR)     -0.521    29.597    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         29.597    
                         arrival time                         -24.907    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[40]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 0.668ns (4.595%)  route 13.870ns (95.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 29.709 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.329    24.907    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X34Y64         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.511    29.709    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X34Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[40]/C
                         clock pessimism              0.472    30.181    
                         clock uncertainty           -0.062    30.118    
    SLICE_X34Y64         FDCE (Recov_fdce_C_CLR)     -0.521    29.597    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[40]
  -------------------------------------------------------------------
                         required time                         29.597    
                         arrival time                         -24.907    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[63]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 0.668ns (4.595%)  route 13.870ns (95.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 29.709 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.329    24.907    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X34Y64         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.511    29.709    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X34Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[63]/C
                         clock pessimism              0.472    30.181    
                         clock uncertainty           -0.062    30.118    
    SLICE_X34Y64         FDCE (Recov_fdce_C_CLR)     -0.521    29.597    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         29.597    
                         arrival time                         -24.907    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 0.668ns (4.595%)  route 13.870ns (95.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 29.709 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.329    24.907    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X34Y64         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.511    29.709    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X34Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism              0.472    30.181    
                         clock uncertainty           -0.062    30.118    
    SLICE_X34Y64         FDCE (Recov_fdce_C_CLR)     -0.521    29.597    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         29.597    
                         arrival time                         -24.907    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/dout_reg[17]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.416ns  (logic 0.668ns (4.634%)  route 13.748ns (95.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.707    10.369    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X78Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDCE (Prop_fdce_C_Q)         0.518    10.887 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=28, routed)          1.541    12.428    clk_gen/dout_reg[31][0]
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.150    12.578 f  clk_gen/dout[36]_i_1__22/O
                         net (fo=4529, routed)       12.207    24.785    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X40Y63         FDCE                                         f  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/dout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       1.510    29.708    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X40Y63         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.472    30.180    
                         clock uncertainty           -0.062    30.117    
    SLICE_X40Y63         FDCE (Recov_fdce_C_CLR)     -0.607    29.510    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                         -24.785    
  -------------------------------------------------------------------
                         slack                                  4.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.423%)  route 0.232ns (58.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.232     3.637    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/rst_core
    SLICE_X85Y72         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.863     4.124    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X85Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                         clock pessimism             -0.869     3.254    
    SLICE_X85Y72         FDCE (Remov_fdce_C_CLR)     -0.092     3.162    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/rden_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.423%)  route 0.232ns (58.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.232     3.637    tap/AR[0]
    SLICE_X85Y72         FDCE                                         f  tap/rden_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.863     4.124    tap/clk_core_BUFG
    SLICE_X85Y72         FDCE                                         r  tap/rden_reg[2]/C
                         clock pessimism             -0.869     3.254    
    SLICE_X85Y72         FDCE (Remov_fdce_C_CLR)     -0.092     3.162    tap/rden_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/wren_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.423%)  route 0.232ns (58.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.232     3.637    tap/AR[0]
    SLICE_X85Y72         FDCE                                         f  tap/wren_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.863     4.124    tap/clk_core_BUFG
    SLICE_X85Y72         FDCE                                         r  tap/wren_reg[1]/C
                         clock pessimism             -0.869     3.254    
    SLICE_X85Y72         FDCE (Remov_fdce_C_CLR)     -0.092     3.162    tap/wren_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/wren_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.423%)  route 0.232ns (58.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.232     3.637    tap/AR[0]
    SLICE_X85Y72         FDCE                                         f  tap/wren_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.863     4.124    tap/clk_core_BUFG
    SLICE_X85Y72         FDCE                                         r  tap/wren_reg[2]/C
                         clock pessimism             -0.869     3.254    
    SLICE_X85Y72         FDCE (Remov_fdce_C_CLR)     -0.092     3.162    tap/wren_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.883%)  route 0.269ns (62.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.269     3.674    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/rst_core
    SLICE_X82Y77         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.863     4.124    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/C
                         clock pessimism             -0.847     3.276    
    SLICE_X82Y77         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.883%)  route 0.269ns (62.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.269     3.674    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/rst_core
    SLICE_X82Y77         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.863     4.124    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]/C
                         clock pessimism             -0.847     3.276    
    SLICE_X82Y77         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.883%)  route 0.269ns (62.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.269     3.674    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/rst_core
    SLICE_X82Y77         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.863     4.124    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/C
                         clock pessimism             -0.847     3.276    
    SLICE_X82Y77         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.883%)  route 0.269ns (62.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.269     3.674    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/rst_core
    SLICE_X82Y77         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.863     4.124    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/C
                         clock pessimism             -0.847     3.276    
    SLICE_X82Y77         FDCE (Remov_fdce_C_CLR)     -0.092     3.184    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/rden_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.089%)  route 0.278ns (62.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.278     3.684    tap/AR[0]
    SLICE_X85Y73         FDCE                                         f  tap/rden_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.861     4.122    tap/clk_core_BUFG
    SLICE_X85Y73         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism             -0.869     3.252    
    SLICE_X85Y73         FDCE (Remov_fdce_C_CLR)     -0.092     3.160    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/rden_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.089%)  route 0.278ns (62.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.594     3.241    clk_gen/clk_core_BUFG
    SLICE_X84Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     3.405 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2593, routed)        0.278     3.684    tap/AR[0]
    SLICE_X85Y73         FDCE                                         f  tap/rden_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16483, routed)       0.861     4.122    tap/clk_core_BUFG
    SLICE_X85Y73         FDCE                                         r  tap/rden_reg[1]/C
                         clock pessimism             -0.869     3.252    
    SLICE_X85Y73         FDCE (Remov_fdce_C_CLR)     -0.092     3.160    tap/rden_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.523    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.478ns (5.677%)  route 7.941ns (94.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.941    14.764    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.494    15.894    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]/C
                         clock pessimism              0.232    16.126    
                         clock uncertainty           -0.057    16.069    
    SLICE_X69Y109        FDCE (Recov_fdce_C_CLR)     -0.576    15.493    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[32]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.478ns (5.677%)  route 7.941ns (94.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.941    14.764    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.494    15.894    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[32]/C
                         clock pessimism              0.232    16.126    
                         clock uncertainty           -0.057    16.069    
    SLICE_X69Y109        FDCE (Recov_fdce_C_CLR)     -0.576    15.493    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.478ns (5.677%)  route 7.941ns (94.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.941    14.764    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.494    15.894    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/C
                         clock pessimism              0.232    16.126    
                         clock uncertainty           -0.057    16.069    
    SLICE_X69Y109        FDCE (Recov_fdce_C_CLR)     -0.576    15.493    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.478ns (5.677%)  route 7.941ns (94.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        7.941    14.764    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X69Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.494    15.894    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X69Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/C
                         clock pessimism              0.232    16.126    
                         clock uncertainty           -0.057    16.069    
    SLICE_X69Y109        FDCE (Recov_fdce_C_CLR)     -0.576    15.493    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.478ns (7.539%)  route 5.863ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.863    12.685    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X73Y110        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.577    15.977    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X73Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/C
                         clock pessimism              0.232    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X73Y110        FDCE (Recov_fdce_C_CLR)     -0.576    15.576    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.478ns (7.539%)  route 5.863ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.863    12.685    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X73Y110        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.577    15.977    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X73Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/C
                         clock pessimism              0.232    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X73Y110        FDCE (Recov_fdce_C_CLR)     -0.576    15.576    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.478ns (7.539%)  route 5.863ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.863    12.685    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X73Y110        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.577    15.977    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X73Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/C
                         clock pessimism              0.232    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X73Y110        FDCE (Recov_fdce_C_CLR)     -0.576    15.576    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.478ns (7.539%)  route 5.863ns (92.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.863    12.685    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X73Y110        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.577    15.977    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X73Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/C
                         clock pessimism              0.232    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X73Y110        FDCE (Recov_fdce_C_CLR)     -0.576    15.576    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 0.478ns (7.776%)  route 5.669ns (92.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 15.895 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.669    12.492    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X68Y107        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.495    15.895    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X68Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.232    16.127    
                         clock uncertainty           -0.057    16.070    
    SLICE_X68Y107        FDCE (Recov_fdce_C_CLR)     -0.576    15.494    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -12.492    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 0.478ns (7.776%)  route 5.669ns (92.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 15.895 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.478     6.823 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.669    12.492    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X68Y107        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        1.495    15.895    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X68Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.232    16.127    
                         clock uncertainty           -0.057    16.070    
    SLICE_X68Y107        FDCE (Recov_fdce_C_CLR)     -0.576    15.494    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -12.492    
  -------------------------------------------------------------------
                         slack                                  3.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.148ns (20.011%)  route 0.592ns (79.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.592     2.613    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y90         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.877     2.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism             -0.514     1.922    
    SLICE_X84Y90         FDCE (Remov_fdce_C_CLR)     -0.120     1.802    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.148ns (20.011%)  route 0.592ns (79.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.592     2.613    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y90         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.877     2.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.514     1.922    
    SLICE_X84Y90         FDCE (Remov_fdce_C_CLR)     -0.120     1.802    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.148ns (20.011%)  route 0.592ns (79.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.592     2.613    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y90         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.877     2.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism             -0.514     1.922    
    SLICE_X84Y90         FDCE (Remov_fdce_C_CLR)     -0.120     1.802    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.148ns (17.347%)  route 0.705ns (82.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.705     2.726    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.877     2.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.514     1.922    
    SLICE_X83Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.777    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.148ns (17.259%)  route 0.710ns (82.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.710     2.731    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X82Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.877     2.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism             -0.514     1.922    
    SLICE_X82Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.777    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.148ns (13.884%)  route 0.918ns (86.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.918     2.939    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X81Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X81Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism             -0.514     1.918    
    SLICE_X81Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.773    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.148ns (13.884%)  route 0.918ns (86.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.918     2.939    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X81Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X81Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.514     1.918    
    SLICE_X81Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.773    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.148ns (13.884%)  route 0.918ns (86.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.918     2.939    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X81Y91         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X81Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism             -0.514     1.918    
    SLICE_X81Y91         FDCE (Remov_fdce_C_CLR)     -0.145     1.773    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.148ns (13.094%)  route 0.982ns (86.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.982     3.004    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X80Y90         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y90         FDCE (Remov_fdce_C_CLR)     -0.120     1.798    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.148ns (13.094%)  route 0.982ns (86.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X88Y74         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDPE (Prop_fdpe_C_Q)         0.148     2.021 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.982     3.004    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X80Y90         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3177, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y90         FDCE (Remov_fdce_C_CLR)     -0.120     1.798    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.205    





