

Implementation tool: Xilinx Vivado v.2024.2
Project:             fir
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Tue Feb 18 09:40:29 +0800 2025

#=== Post-Implementation Resource usage ===
SLICE:           53
LUT:            133
FF:             130
DSP:              3
BRAM:             1
URAM:             0
LATCH:            0
SRL:              2
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.502
CP achieved post-implementation: 5.162
Timing met
