
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.14

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: main_reg[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.28    0.48    0.35    0.55 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.48    0.00    0.55 ^ main_reg[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.55   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ main_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.28    0.28   library removal time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: main_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ main_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.09    0.39    0.39 v main_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         main_reg[6] (net)
                  0.09    0.00    0.39 v _139_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.20    0.59 v _139_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _028_ (net)
                  0.07    0.00    0.59 v main_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ main_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: main_reg[29]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.28    0.48    0.35    0.55 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.48    0.00    0.55 ^ main_reg[29]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.55   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ main_reg[29]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.00   library recovery time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: use_shadow_out (input port clocked by core_clock)
Endpoint: main_data_out[18] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ use_shadow_out (in)
                                         use_shadow_out (net)
                  0.00    0.00    0.20 ^ input68/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     5    0.32    0.21    0.21    0.41 ^ input68/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net69 (net)
                  0.21    0.00    0.41 ^ _213_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.18    0.35    0.29    0.70 ^ _213_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _105_ (net)
                  0.35    0.00    0.70 ^ _223_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    0.94 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net79 (net)
                  0.08    0.00    0.94 v output78/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.18    0.72    1.66 v output78/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         main_data_out[18] (net)
                  0.18    0.00    1.66 v main_data_out[18] (out)
                                  1.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  8.14   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: main_reg[29]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.28    0.48    0.35    0.55 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.48    0.00    0.55 ^ main_reg[29]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.55   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ main_reg[29]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.00   library recovery time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: use_shadow_out (input port clocked by core_clock)
Endpoint: main_data_out[18] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ use_shadow_out (in)
                                         use_shadow_out (net)
                  0.00    0.00    0.20 ^ input68/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     5    0.32    0.21    0.21    0.41 ^ input68/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net69 (net)
                  0.21    0.00    0.41 ^ _213_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.18    0.35    0.29    0.70 ^ _213_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _105_ (net)
                  0.35    0.00    0.70 ^ _223_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    0.94 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net79 (net)
                  0.08    0.00    0.94 v output78/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.18    0.72    1.66 v output78/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         main_data_out[18] (net)
                  0.18    0.00    1.66 v main_data_out[18] (out)
                                  1.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  8.14   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.319312810897827

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8283

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.7245112657546997

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.754800021648407

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9599

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shadow_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shadow_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    0.40 v shadow_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    0.62 v _144_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    0.83 v _146_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.83 v shadow_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.83   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ shadow_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -0.83   data arrival time
---------------------------------------------------------
           9.05   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ main_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.39 v main_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    0.59 v _139_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.59 v main_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.59   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ main_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.59   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.6594

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
8.1406

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
490.574907

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.19e-03   5.22e-04   3.85e-08   8.71e-03  55.3%
Combinational          5.61e-03   1.44e-03   7.15e-08   7.05e-03  44.7%
Clock                  0.00e+00   0.00e+00   1.61e-07   1.61e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.38e-02   1.96e-03   2.71e-07   1.58e-02 100.0%
                          87.6%      12.4%       0.0%
