
---------- Begin Simulation Statistics ----------
final_tick                                34762637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 453234                       # Simulator instruction rate (inst/s)
host_mem_usage                                 782424                       # Number of bytes of host memory used
host_op_rate                                   854221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.03                       # Real time elapsed on the host
host_tick_rate                             3151073905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9423736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034763                       # Number of seconds simulated
sim_ticks                                 34762637000                       # Number of ticks simulated
system.cpu.Branches                           1136148                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9423736                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1171456                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           667                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      747498                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           265                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6772562                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          6209                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         34762637                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   34762637                       # Number of busy cycles
system.cpu.num_cc_register_reads              5899088                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3267456                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       889662                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 128563                       # Number of float alu accesses
system.cpu.num_fp_insts                        128563                       # number of float instructions
system.cpu.num_fp_register_reads               186721                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               80911                       # number of times the floating registers were written
system.cpu.num_func_calls                      135156                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9315342                       # Number of integer alu accesses
system.cpu.num_int_insts                      9315342                       # number of integer instructions
system.cpu.num_int_register_reads            18301081                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7508774                       # number of times the integer registers were written
system.cpu.num_load_insts                     1169253                       # Number of load instructions
system.cpu.num_mem_refs                       1916745                       # number of memory refs
system.cpu.num_store_insts                     747492                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 37146      0.39%      0.39% # Class of executed instruction
system.cpu.op_class::IntAlu                   7363978     78.14%     78.54% # Class of executed instruction
system.cpu.op_class::IntMult                     6349      0.07%     78.60% # Class of executed instruction
system.cpu.op_class::IntDiv                     31995      0.34%     78.94% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3840      0.04%     78.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                       18      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                    17082      0.18%     79.17% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.17% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12386      0.13%     79.30% # Class of executed instruction
system.cpu.op_class::SimdMisc                   34243      0.36%     79.66% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdShift                      7      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  44      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   2      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::MemRead                  1157391     12.28%     91.94% # Class of executed instruction
system.cpu.op_class::MemWrite                  707498      7.51%     99.45% # Class of executed instruction
system.cpu.op_class::FloatMemRead               11862      0.13%     99.58% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              39994      0.42%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9423847                       # Class of executed instruction
system.cpu.workload.numSyscalls                    92                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       196297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        32371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         392612                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            32371                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          229                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1621                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5800                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5800                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7295                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        28041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        28041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       852736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       852736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  852736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13096                       # Request fanout histogram
system.membus.reqLayer0.occupancy            15862000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           69941000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6621817                       # number of demand (read+write) hits
system.icache.demand_hits::total              6621817                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6621817                       # number of overall hits
system.icache.overall_hits::total             6621817                       # number of overall hits
system.icache.demand_misses::.cpu.inst         150745                       # number of demand (read+write) misses
system.icache.demand_misses::total             150745                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        150745                       # number of overall misses
system.icache.overall_misses::total            150745                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  11106221000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  11106221000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  11106221000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  11106221000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6772562                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6772562                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6772562                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6772562                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.022258                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.022258                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.022258                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.022258                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 73675.551428                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 73675.551428                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 73675.551428                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 73675.551428                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       150745                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        150745                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       150745                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       150745                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  10804731000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  10804731000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  10804731000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  10804731000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.022258                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.022258                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.022258                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.022258                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 71675.551428                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 71675.551428                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 71675.551428                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 71675.551428                       # average overall mshr miss latency
system.icache.replacements                     150233                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6621817                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6621817                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        150745                       # number of ReadReq misses
system.icache.ReadReq_misses::total            150745                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  11106221000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  11106221000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6772562                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6772562                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.022258                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.022258                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 73675.551428                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 73675.551428                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       150745                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       150745                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  10804731000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  10804731000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022258                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.022258                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71675.551428                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 71675.551428                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               495.902626                       # Cycle average of tags in use
system.icache.tags.total_refs                 6772562                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                150745                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 44.927275                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   495.902626                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.968560                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.968560                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6923307                       # Number of tag accesses
system.icache.tags.data_accesses              6923307                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          373952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          464128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              838080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       373952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         373952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        14656                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            14656                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             5843                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7252                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13095                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           229                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 229                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10757297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13351346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               24108643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10757297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10757297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          421602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                421602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          421602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10757297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13351346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              24530245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       226.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      5843.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      7235.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.013998106500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                35311                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 185                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        13095                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         229                       # Number of write requests accepted
system.mem_ctrl.readBursts                      13095                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       229                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                910                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                982                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                680                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                692                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                790                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                632                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                652                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                689                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               933                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               870                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1088                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               869                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               634                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               995                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                27                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                29                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                27                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                24                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       20.95                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     165847000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    65390000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                411059500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      12681.37                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31431.37                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      8279                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      143                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  63.30                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 63.27                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  13095                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   229                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    13024                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       46                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4852                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     175.089860                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    124.293075                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    173.986921                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          2317     47.75%     47.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     30.13%     77.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          446      9.19%     87.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          201      4.14%     91.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          101      2.08%     93.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          296      6.10%     99.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.06%     99.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.02%     99.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           25      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4852                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1069.545455                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     383.784508                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    2230.471088                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255              3     27.27%     27.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            5     45.45%     72.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-7935            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.818182                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.808292                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.603023                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                10     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  836992                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    12544                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   838080                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 14656                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         24.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      24.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    33947717000                       # Total gap between requests
system.mem_ctrl.avgGap                     2547862.28                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       373952                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       463040                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        12544                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 10757296.691847629845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13320048.188519185409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 360847.193496857013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         5843                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         7252                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          229                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    173795250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    237264250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 325960015500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29744.18                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32717.08                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1423406181.22                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     63.30                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              18564000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               9867000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             48052200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              715140                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2743752960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        4679782080                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        9407983680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         16908717060                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         486.404902                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  24413176000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1160640000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   9188821000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              16079280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               8546340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             45324720                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              307980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2743752960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        4242396000                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        9776308800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         16832716080                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         484.218619                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  25376014250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1160640000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   8225982750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          122020                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           32565                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              154585                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         122020                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          32565                       # number of overall hits
system.l2cache.overall_hits::total             154585                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         28725                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13005                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             41730                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        28725                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13005                       # number of overall misses
system.l2cache.overall_misses::total            41730                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   7788371000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   6031434000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  13819805000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   7788371000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   6031434000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  13819805000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       150745                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        45570                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          196315                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       150745                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        45570                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         196315                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.190554                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.285385                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.212567                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.190554                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.285385                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.212567                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 271135.630983                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 463778.085352                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 331171.938653                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 271135.630983                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 463778.085352                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 331171.938653                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           7237                       # number of writebacks
system.l2cache.writebacks::total                 7237                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        28725                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13005                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        41730                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        28725                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13005                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        41730                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   7213871000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   5771334000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  12985205000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   7213871000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   5771334000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  12985205000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.190554                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.285385                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.212567                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.190554                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.285385                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.212567                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 251135.630983                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 443778.085352                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 311171.938653                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 251135.630983                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 443778.085352                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 311171.938653                       # average overall mshr miss latency
system.l2cache.replacements                     44167                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        34783                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        34783                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        34783                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        34783                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        16651                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        16651                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          773                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             773                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          233                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           233                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data      7452000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total      7452000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         1006                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         1006                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.231610                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.231610                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 31982.832618                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 31982.832618                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          233                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          233                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     18372000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     18372000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.231610                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.231610                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 78849.785408                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 78849.785408                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         7590                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7590                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         6820                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           6820                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   4338684000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4338684000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        14410                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        14410                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.473282                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.473282                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 636170.674487                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 636170.674487                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         6820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         6820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   4202284000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   4202284000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.473282                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.473282                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 616170.674487                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 616170.674487                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       122020                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        24975                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       146995                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        28725                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6185                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        34910                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   7788371000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1692750000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   9481121000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       150745                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        31160                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       181905                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.190554                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.198492                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.191913                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 271135.630983                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 273686.337914                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 271587.539387                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        28725                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6185                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        34910                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   7213871000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1569050000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   8782921000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.190554                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.198492                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.191913                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 251135.630983                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 253686.337914                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 251587.539387                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3624.718052                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 375808                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                48245                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.789574                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   225.909228                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1635.332118                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1763.476706                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.055154                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.399251                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.430536                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.884941                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4078                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          895                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3080                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.995605                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               440856                       # Number of tag accesses
system.l2cache.tags.data_accesses              440856                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            14826                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             4444                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                19270                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           14826                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            4444                       # number of overall hits
system.l3Dram.overall_hits::total               19270                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          13899                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           8560                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              22459                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         13899                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          8560                       # number of overall misses
system.l3Dram.overall_misses::total             22459                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   5854520000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   5271236000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  11125756000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   5854520000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   5271236000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  11125756000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        28725                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        13004                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            41729                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        28725                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        13004                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           41729                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.483864                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.658259                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.538211                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.483864                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.658259                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.538211                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 421218.792719                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 615798.598131                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 495380.738234                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 421218.792719                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 615798.598131                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 495380.738234                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          43923                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                    96                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   457.531250                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            1575                       # number of writebacks
system.l3Dram.writebacks::total                  1575                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        13899                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         8560                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         22459                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        13899                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         8560                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        22459                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   5145671000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   4834676000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   9980347000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   5145671000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   4834676000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   9980347000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.483864                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.658259                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.538211                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.483864                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.658259                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.538211                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 370218.792719                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 564798.598131                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 444380.738234                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 370218.792719                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 564798.598131                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 444380.738234                       # average overall mshr miss latency
system.l3Dram.replacements                      17788                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         7237                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         7237                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         7237                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         7237                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        11036                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        11036                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          226                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              226                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data            8                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total              8                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          234                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          234                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.034188                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.034188                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data            8                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total            8                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      1586000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      1586000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.034188                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.034188                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       198250                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       198250                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           847                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               847                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         5972                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            5972                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   4015734000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   4015734000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         6819                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          6819                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.875788                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.875788                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 672426.992632                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 672426.992632                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         5972                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         5972                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3711162000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3711162000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.875788                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.875788                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 621426.992632                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 621426.992632                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        14826                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         3597                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         18423                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        13899                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         2588                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        16487                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   5854520000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   1255502000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   7110022000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        28725                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         6185                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        34910                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.483864                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.418432                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.472272                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 421218.792719                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 485124.420402                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 431250.197125                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        13899                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         2588                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        16487                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   5145671000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   1123514000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   6269185000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.483864                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.418432                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.472272                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 370218.792719                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 434124.420402                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 380250.197125                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              5768.489361                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   68986                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 25285                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.728337                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   715.722781                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  2046.771508                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3005.995072                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.087369                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.249850                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.366943                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.704161                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         7497                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3          893                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         6545                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.915161                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                105315                       # Number of tag accesses
system.l3Dram.tags.data_accesses               105315                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1867577                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1867577                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1872127                       # number of overall hits
system.dcache.overall_hits::total             1872127                       # number of overall hits
system.dcache.demand_misses::.cpu.data          45942                       # number of demand (read+write) misses
system.dcache.demand_misses::total              45942                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         46716                       # number of overall misses
system.dcache.overall_misses::total             46716                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   6621755000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   6621755000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   6621755000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   6621755000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1913519                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1913519                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1918843                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1918843                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.024009                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.024009                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.024346                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.024346                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 144132.928475                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 144132.928475                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 141744.905386                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 141744.905386                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          55897                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   298                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   187.573826                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           34783                       # number of writebacks
system.dcache.writebacks::total                 34783                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        45942                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         45942                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        46576                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        46576                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   6529871000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   6529871000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   6906433000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   6906433000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.024009                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.024009                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.024273                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.024273                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 142132.928475                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 142132.928475                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 148283.085709                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 148283.085709                       # average overall mshr miss latency
system.dcache.replacements                      45058                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1135605                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1135605                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         30526                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             30526                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   2003925000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   2003925000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1166131                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1166131                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.026177                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.026177                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 65646.498067                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 65646.498067                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        30526                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        30526                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1942873000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1942873000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026177                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.026177                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63646.498067                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 63646.498067                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         731972                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             731972                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        15416                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            15416                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   4617830000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   4617830000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       747388                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         747388                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.020627                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.020627                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 299547.872340                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 299547.872340                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        15416                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        15416                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4586998000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4586998000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020627                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.020627                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 297547.872340                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 297547.872340                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          4550                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              4550                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          774                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             774                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         5324                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          5324                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.145379                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.145379                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          634                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          634                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    376562000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    376562000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.119083                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.119083                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 593946.372240                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 593946.372240                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               504.740725                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1918703                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 45570                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 42.104521                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   504.740725                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.985822                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.985822                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1964413                       # Number of tag accesses
system.dcache.tags.data_accesses              1964413                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         8056                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         1308                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           9364                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         8056                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         1308                       # number of overall hits
system.DynamicCache.overall_hits::total          9364                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         5843                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         7252                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        13095                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         5843                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         7252                       # number of overall misses
system.DynamicCache.overall_misses::total        13095                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   3389542000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   4228076000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   7617618000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   3389542000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   4228076000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   7617618000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        13899                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         8560                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        22459                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        13899                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         8560                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        22459                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.420390                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.847196                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.583062                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.420390                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.847196                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.583062                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580103.029266                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 583022.062879                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 581719.587629                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580103.029266                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 583022.062879                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 581719.587629                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs        26547                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   276.531250                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks          229                       # number of writebacks
system.DynamicCache.writebacks::total             229                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         5843                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         7252                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        13095                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         5843                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         7252                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        13095                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   2629952000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   3285316000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   5915268000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   2629952000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   3285316000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   5915268000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.420390                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.847196                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.583062                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.420390                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.847196                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.583062                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450103.029266                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 453022.062879                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 451719.587629                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450103.029266                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 453022.062879                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 451719.587629                       # average overall mshr miss latency
system.DynamicCache.replacements                 2315                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         1575                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         1575                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         1575                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         1575                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         1128                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         1128                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data            7                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_miss_rate::.cpu.data     0.125000                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_miss_rate::total     0.125000                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_miss_latency::.cpu.data       138000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_latency::total       138000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::.cpu.data       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::total       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.ReadExReq_hits::.cpu.data          172                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          172                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         5800                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         5800                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3384230000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3384230000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         5972                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         5972                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.971199                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.971199                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 583487.931034                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 583487.931034                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         5800                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         5800                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2630230000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2630230000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.971199                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.971199                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 453487.931034                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 453487.931034                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         8056                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         1136                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         9192                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         5843                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         1452                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         7295                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   3389542000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    843846000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   4233388000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        13899                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         2588                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        16487                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.420390                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.561051                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.442470                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580103.029266                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 581161.157025                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580313.639479                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         5843                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         1452                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         7295                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2629952000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    655086000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   3285038000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.420390                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.561051                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.442470                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450103.029266                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 451161.157025                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450313.639479                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        7997.819747                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             35625                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           13450                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            2.648699                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   119.485171                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  3505.460130                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  4372.874446                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.014586                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.427913                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.533798                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.976296                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        11135                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3          776                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4        10314                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.359253                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           50204                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          50204                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              181905                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         43824                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            215737                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              1006                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             1006                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              14410                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             14410                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         181905                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       138210                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       451723                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  589933                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5142592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      9647680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 14790272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             64270                       # Total snoops (count)
system.l2bar.snoopTraffic                      578624                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             261591                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.123750                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.329297                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   229219     87.62%     87.62% # Request fanout histogram
system.l2bar.snoop_fanout::1                    32372     12.38%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               261591                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            462178000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           452235000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           137716000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34762637000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  34762637000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
