Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat May  4 12:08:06 2024
| Host         : alv-desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab9_timing_summary_routed.rpt -pb lab9_timing_summary_routed.pb -rpx lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.525        0.000                      0                 2013        0.118        0.000                      0                 2013        4.020        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.525        0.000                      0                 2013        0.118        0.000                      0                 2013        4.020        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_14_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.580ns (8.502%)  route 6.242ns (91.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  status_reg[1]/Q
                         net (fo=67, routed)          0.723     6.241    screenInterface/ram_reg_8_0_0[0]
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.365 r  screenInterface/ram_reg_0_1_i_16/O
                         net (fo=16, routed)          5.519    11.883    screenInterface/ram_reg_0_1_i_16_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  screenInterface/ram_reg_14_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.489    14.830    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  screenInterface/ram_reg_14_1/CLKARDCLK
                         clock pessimism              0.180    15.010    
                         clock uncertainty           -0.035    14.974    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.408    screenInterface/ram_reg_14_1
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_14_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.478ns (7.299%)  route 6.071ns (92.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.536     5.057    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.478     5.535 r  screenInterface/screenInteface/lineCnt_reg[3]/Q
                         net (fo=64, routed)          6.071    11.606    screenInterface/screenInteface_n_13
    RAMB36_X2Y4          RAMB36E1                                     r  screenInterface/ram_reg_14_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.484    14.825    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  screenInterface/ram_reg_14_0/CLKBWRCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.737    14.232    screenInterface/ram_reg_14_0
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_11_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.580ns (8.759%)  route 6.041ns (91.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  status_reg[1]/Q
                         net (fo=67, routed)          0.723     6.241    screenInterface/ram_reg_8_0_0[0]
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.365 r  screenInterface/ram_reg_0_1_i_16/O
                         net (fo=16, routed)          5.319    11.683    screenInterface/ram_reg_0_1_i_16_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  screenInterface/ram_reg_11_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  screenInterface/ram_reg_11_1/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.401    screenInterface/ram_reg_11_1
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_15_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.580ns (8.776%)  route 6.029ns (91.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  status_reg[1]/Q
                         net (fo=67, routed)          0.723     6.241    screenInterface/ram_reg_8_0_0[0]
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.365 r  screenInterface/ram_reg_0_1_i_16/O
                         net (fo=16, routed)          5.306    11.670    screenInterface/ram_reg_0_1_i_16_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  screenInterface/ram_reg_15_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.493    14.834    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  screenInterface/ram_reg_15_1/CLKARDCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.412    screenInterface/ram_reg_15_1
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -11.670    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 3.545ns (50.233%)  route 3.512ns (49.767%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.600     5.121    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  screenInterface/ram_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.993 r  screenInterface/ram_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.058    screenInterface/ram_reg_14_0_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.483 r  screenInterface/ram_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           2.613    11.097    screenInterface/screenInteface/RGB_reg[3]_6[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  screenInterface/screenInteface/RGB[3]_i_3/O
                         net (fo=1, routed)           0.833    12.054    screenInterface/screenInteface/RGB[3]_i_3_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I2_O)        0.124    12.178 r  screenInterface/screenInteface/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000    12.178    screenInterface/screenInteface/p_0_out[3]
    SLICE_X36Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.420    14.761    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
                         clock pessimism              0.180    14.941    
                         clock uncertainty           -0.035    14.905    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.029    14.934    screenInterface/screenInteface/RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_10_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 0.580ns (8.942%)  route 5.906ns (91.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  status_reg[1]/Q
                         net (fo=67, routed)          0.723     6.241    screenInterface/ram_reg_8_0_0[0]
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.365 r  screenInterface/ram_reg_0_1_i_16/O
                         net (fo=16, routed)          5.183    11.548    screenInterface/ram_reg_0_1_i_16_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  screenInterface/ram_reg_10_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.479    14.820    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  screenInterface/ram_reg_10_1/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.398    screenInterface/ram_reg_10_1
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_10_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 0.605ns (9.735%)  route 5.610ns (90.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  status_reg[1]/Q
                         net (fo=67, routed)          0.843     6.361    screenInterface/ram_reg_8_0_0[0]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.149     6.510 r  screenInterface/ram_reg_0_1_i_15/O
                         net (fo=16, routed)          4.767    11.276    screenInterface/ram_reg_0_1_i_15_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  screenInterface/ram_reg_10_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.479    14.820    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  screenInterface/ram_reg_10_1/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774    14.190    screenInterface/ram_reg_10_1
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_15_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.478ns (7.696%)  route 5.733ns (92.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.536     5.057    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.478     5.535 r  screenInterface/screenInteface/lineCnt_reg[3]/Q
                         net (fo=64, routed)          5.733    11.268    screenInterface/screenInteface_n_13
    RAMB36_X2Y5          RAMB36E1                                     r  screenInterface/ram_reg_15_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.481    14.822    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  screenInterface/ram_reg_15_0/CLKBWRCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.737    14.229    screenInterface/ram_reg_15_0
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 3.545ns (52.572%)  route 3.198ns (47.428%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.613     5.134    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  screenInterface/ram_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  screenInterface/ram_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    screenInterface/ram_reg_14_2_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  screenInterface/ram_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           1.805    10.301    screenInterface/screenInteface/RGB_reg[11]_4[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.425 r  screenInterface/screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           1.328    11.753    screenInterface/screenInteface/RGB[11]_i_3_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I2_O)        0.124    11.877 r  screenInterface/screenInteface/RGB[11]_i_1/O
                         net (fo=1, routed)           0.000    11.877    screenInterface/screenInteface/p_0_out[11]
    SLICE_X36Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.420    14.761    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
                         clock pessimism              0.180    14.941    
                         clock uncertainty           -0.035    14.905    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.031    14.936    screenInterface/screenInteface/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_10_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.609ns (10.038%)  route 5.458ns (89.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  status_reg[1]/Q
                         net (fo=67, routed)          0.866     6.384    screenInterface/ram_reg_8_0_0[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I1_O)        0.153     6.537 r  screenInterface/ram_reg_0_1_i_7/O
                         net (fo=16, routed)          4.592    11.129    screenInterface/ram_reg_0_1_i_7_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  screenInterface/ram_reg_10_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.479    14.820    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  screenInterface/ram_reg_10_1/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.773    14.191    screenInterface/ram_reg_10_1
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_4_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.184%)  route 0.467ns (76.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/Q
                         net (fo=16, routed)          0.467     2.040    screenInterface/screenInteface_n_53
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_4_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     1.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.249     1.740    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.923    screenInterface/ram_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.057%)  route 0.498ns (77.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y76         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__1/Q
                         net (fo=17, routed)          0.498     2.071    screenInterface/screenInteface_n_41
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     1.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.249     1.740    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.923    screenInterface/ram_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_3_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.849%)  route 0.535ns (79.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y76         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/Q
                         net (fo=16, routed)          0.535     2.109    screenInterface/screenInteface_n_33
    RAMB36_X0Y14         RAMB36E1                                     r  screenInterface/ram_reg_3_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     1.992    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  screenInterface/ram_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.249     1.743    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.926    screenInterface/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  screenInterface/screenInteface/pixelCnt_reg[1]/Q
                         net (fo=21, routed)          0.132     1.708    screenInterface/screenInteface/pixelCnt_reg_n_0_[1]
    SLICE_X37Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.753 r  screenInterface/screenInteface/pixelCnt[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.753    screenInterface/screenInteface/pixelCnt[2]_rep__0_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.818     1.946    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/C
                         clock pessimism             -0.498     1.448    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.091     1.539    screenInterface/screenInteface/pixelCnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_8_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.372%)  route 0.339ns (70.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/pixelCnt_reg[5]_rep/Q
                         net (fo=19, routed)          0.339     1.912    screenInterface/screenInteface_n_28
    RAMB36_X1Y14         RAMB36E1                                     r  screenInterface/ram_reg_8_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     1.992    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  screenInterface/ram_reg_8_0/CLKBWRCLK
                         clock pessimism             -0.478     1.514    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.697    screenInterface/ram_reg_8_0
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_5_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.743%)  route 0.573ns (80.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/Q
                         net (fo=16, routed)          0.573     2.146    screenInterface/screenInteface_n_53
    RAMB36_X0Y16         RAMB36E1                                     r  screenInterface/ram_reg_5_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  screenInterface/ram_reg_5_1/CLKBWRCLK
                         clock pessimism             -0.249     1.746    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.929    screenInterface/ram_reg_5_1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_3_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.787%)  route 0.572ns (80.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  screenInterface/screenInteface/pixelCnt_reg[1]_rep/Q
                         net (fo=17, routed)          0.572     2.147    screenInterface/screenInteface_n_21
    RAMB36_X0Y14         RAMB36E1                                     r  screenInterface/ram_reg_3_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     1.992    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  screenInterface/ram_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.249     1.743    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.926    screenInterface/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.865%)  route 0.155ns (45.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  screenInterface/screenInteface/pixelCnt_reg[0]/Q
                         net (fo=24, routed)          0.155     1.731    screenInterface/screenInteface/pixelCnt_reg_n_0_[0]
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.048     1.779 r  screenInterface/screenInteface/pixelCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.779    screenInterface/screenInteface/plusOp[4]
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.817     1.945    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.107     1.554    screenInterface/screenInteface/pixelCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/lineCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/lineCnt_reg[6]_rep/Q
                         net (fo=19, routed)          0.148     1.722    screenInterface/screenInteface/pixelCnt_reg[5]_rep_0[2]
    SLICE_X41Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  screenInterface/screenInteface/lineCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.767    screenInterface/screenInteface/p_1_in[7]
    SLICE_X41Y75         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.815     1.942    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X41Y75         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[7]/C
                         clock pessimism             -0.498     1.444    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.091     1.535    screenInterface/screenInteface/lineCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_4_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.484%)  route 0.583ns (80.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/lineCnt_reg[6]/Q
                         net (fo=22, routed)          0.583     2.156    screenInterface/screenInteface_n_10
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_4_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     1.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.249     1.740    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.923    screenInterface/ram_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y25  screenInterface/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y18  screenInterface/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y16  screenInterface/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   screenInterface/ram_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y4   screenInterface/ram_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   screenInterface/ram_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y7   screenInterface/ram_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y5   screenInterface/ram_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y9   screenInterface/ram_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y16  screenInterface/ram_reg_12_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y93  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y93  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  TxDataRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  TxDataRdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  TxData_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  TxData_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y79  colorRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y79  colorRdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  mouseScanner.state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  mouseScanner.state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y93  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y93  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  TxDataRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  TxDataRdy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y79  colorRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y79  colorRdy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  mouseScanner.state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y82  mouseScanner.state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.792ns  (logic 4.712ns (39.961%)  route 7.080ns (60.039%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.282     9.141    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     9.265 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.088    13.353    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.848 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.848    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.676ns  (logic 4.736ns (40.561%)  route 6.940ns (59.439%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.282     9.141    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     9.265 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.948    13.213    RGB_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.732 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.732    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.510ns  (logic 4.720ns (41.009%)  route 6.790ns (58.991%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.282     9.141    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     9.265 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.798    13.063    RGB_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.566 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.566    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.382ns  (logic 4.742ns (41.660%)  route 6.640ns (58.340%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.282     9.141    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     9.265 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.648    12.913    RGB_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.438 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.438    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.345ns  (logic 4.719ns (41.601%)  route 6.625ns (58.399%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           0.995     8.854    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     8.978 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.921    12.898    RGB_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.401 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.401    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.164ns  (logic 4.741ns (42.467%)  route 6.423ns (57.533%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           0.995     8.854    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     8.978 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.718    12.696    RGB_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.220 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.220    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.080ns  (logic 4.738ns (42.762%)  route 6.342ns (57.238%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.004     8.863    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     8.987 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.628    12.615    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.135 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.135    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.001ns  (logic 4.736ns (43.054%)  route 6.265ns (56.946%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           0.995     8.854    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     8.978 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.560    12.537    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.057 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.057    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.864ns  (logic 4.741ns (43.636%)  route 6.123ns (56.364%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           0.995     8.854    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     8.978 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.419    12.396    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.920 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.920    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.804ns  (logic 4.746ns (43.930%)  route 6.058ns (56.070%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.535     5.056    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=82, routed)          1.710     7.221    screenInterface/screenInteface/pixelCnt_reg[9]_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.345 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_14_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.858 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[3]
                         net (fo=3, routed)           1.004     8.863    screenInterface/screenInteface/RGB2
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.124     8.987 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.344    12.330    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.860 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.860    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mouseInterface/fsmdt.state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 0.965ns (40.908%)  route 1.394ns (59.092%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.557     1.440    mouseInterface/clk_IBUF_BUFG
    SLICE_X29Y85         FDSE                                         r  mouseInterface/fsmdt.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  mouseInterface/fsmdt.state_reg[1]/Q
                         net (fo=21, routed)          1.394     2.975    ps2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.799 r  ps2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.799    ps2Clk
    C17                                                               r  ps2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.345ns (53.798%)  route 1.155ns (46.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.548     1.431    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X35Y73         FDSE                                         r  screenInterface/screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDSE (Prop_fdse_C_Q)         0.141     1.572 r  screenInterface/screenInteface/vSync_reg/Q
                         net (fo=1, routed)           1.155     2.728    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.932 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.932    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.440ns (57.421%)  route 1.068ns (42.579%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.265     1.861    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.906 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.803     2.709    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.941 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.941    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouseInterface/fsmdt.shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.349ns (53.795%)  route 1.159ns (46.205%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.554     1.437    mouseInterface/clk_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  mouseInterface/fsmdt.shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mouseInterface/fsmdt.shifter_reg[0]/Q
                         net (fo=1, routed)           1.159     2.737    ps2Data_IOBUF_inst/I
    B17                  OBUFT (Prop_obuft_I_O)       1.208     3.945 r  ps2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.945    ps2Data
    B17                                                               r  ps2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.362ns (52.489%)  route 1.233ns (47.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.548     1.431    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y73         FDSE                                         r  screenInterface/screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDSE (Prop_fdse_C_Q)         0.164     1.595 r  screenInterface/screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.233     2.828    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.026 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.026    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.416ns (52.578%)  route 1.277ns (47.422%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.265     1.861    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.906 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.012     2.918    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.125 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.125    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.439ns (51.788%)  route 1.340ns (48.212%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.265     1.861    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.906 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.075     2.981    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.211 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.211    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.431ns (49.619%)  route 1.453ns (50.381%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.265     1.861    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.906 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.188     3.094    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.316 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.316    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.411ns (48.910%)  route 1.474ns (51.090%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.320     1.893    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.938 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.154     3.092    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.316 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.316    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.406ns (47.917%)  route 1.529ns (52.083%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.320     1.893    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.938 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.209     3.147    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.367 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.367    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.954ns  (logic 1.577ns (19.826%)  route 6.377ns (80.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.649     4.102    screenInterface/sws_IBUF[0]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.226 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.727     7.954    screenInterface/ramWrData[0]
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.651     4.992    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_1_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 1.577ns (19.861%)  route 6.363ns (80.139%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.649     4.102    screenInterface/sws_IBUF[0]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.226 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.713     7.939    screenInterface/ramWrData[0]
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.646     4.987    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_7_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 1.577ns (21.195%)  route 5.863ns (78.805%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.649     4.102    screenInterface/sws_IBUF[0]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.226 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.214     7.440    screenInterface/ramWrData[0]
    RAMB36_X0Y22         RAMB36E1                                     r  screenInterface/ram_reg_7_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.653     4.994    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  screenInterface/ram_reg_7_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_13_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.410ns  (logic 1.577ns (21.281%)  route 5.833ns (78.719%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.649     4.102    screenInterface/sws_IBUF[0]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.226 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.183     7.410    screenInterface/ramWrData[0]
    RAMB36_X2Y17         RAMB36E1                                     r  screenInterface/ram_reg_13_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.482     4.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  screenInterface/ram_reg_13_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_12_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.328ns  (logic 1.588ns (21.667%)  route 5.740ns (78.333%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.641     4.105    screenInterface/sws_IBUF[2]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.229 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          3.099     7.328    screenInterface/ramWrData[2]
    RAMB36_X2Y14         RAMB36E1                                     r  screenInterface/ram_reg_12_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.470     4.811    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  screenInterface/ram_reg_12_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_13_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.316ns  (logic 1.588ns (21.703%)  route 5.728ns (78.297%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.641     4.105    screenInterface/sws_IBUF[2]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.229 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          3.087     7.316    screenInterface/ramWrData[2]
    RAMB36_X2Y15         RAMB36E1                                     r  screenInterface/ram_reg_13_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.473     4.814    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  screenInterface/ram_reg_13_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_7_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 1.588ns (21.949%)  route 5.646ns (78.051%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.641     4.105    screenInterface/sws_IBUF[2]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.229 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          3.005     7.234    screenInterface/ramWrData[2]
    RAMB36_X0Y20         RAMB36E1                                     r  screenInterface/ram_reg_7_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.658     4.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  screenInterface/ram_reg_7_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_12_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.229ns  (logic 1.577ns (21.813%)  route 5.652ns (78.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.649     4.102    screenInterface/sws_IBUF[0]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.124     4.226 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.003     7.229    screenInterface/ramWrData[0]
    RAMB36_X2Y16         RAMB36E1                                     r  screenInterface/ram_reg_12_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.478     4.819    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  screenInterface/ram_reg_12_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_1_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.202ns  (logic 1.588ns (22.047%)  route 5.614ns (77.953%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.641     4.105    screenInterface/sws_IBUF[2]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.229 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          2.973     7.202    screenInterface/ramWrData[2]
    RAMB36_X1Y17         RAMB36E1                                     r  screenInterface/ram_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.480     4.821    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  screenInterface/ram_reg_1_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.198ns  (logic 1.588ns (22.060%)  route 5.610ns (77.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.641     4.105    screenInterface/sws_IBUF[2]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.229 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          2.969     7.198    screenInterface/ramWrData[2]
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.476     4.817    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_0_2/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.217ns (15.844%)  route 1.150ns (84.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.150     1.367    mouseInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X30Y93         SRL16E                                       r  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.829     1.957    mouseInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X30Y93         SRL16E                                       r  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            mouseInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.220ns (15.944%)  route 1.160ns (84.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.160     1.380    mouseInterface/ps2DataSynchronizer/aux_reg[0]_0[0]
    SLICE_X28Y89         FDRE                                         r  mouseInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.829     1.956    mouseInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  mouseInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.222ns (13.750%)  route 1.392ns (86.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.392     1.614    rstSynchronizer/D[0]
    SLICE_X14Y77         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.820     1.948    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_4_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.277ns (16.278%)  route 1.424ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           1.106     1.338    screenInterface/sws_IBUF[2]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.045     1.383 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          0.318     1.700    screenInterface/ramWrData[2]
    RAMB36_X0Y9          RAMB36E1                                     r  screenInterface/ram_reg_4_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     2.007    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  screenInterface/ram_reg_4_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_5_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.277ns (16.014%)  route 1.452ns (83.986%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           1.106     1.338    screenInterface/sws_IBUF[2]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.045     1.383 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          0.346     1.729    screenInterface/ramWrData[2]
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_5_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.876     2.004    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_5_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_4_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.266ns (14.529%)  route 1.565ns (85.471%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           1.132     1.353    screenInterface/sws_IBUF[0]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.045     1.398 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.432     1.830    screenInterface/ramWrData[0]
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg_4_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.003    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg_4_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_5_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.266ns (13.319%)  route 1.731ns (86.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           1.132     1.353    screenInterface/sws_IBUF[0]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.045     1.398 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.599     1.997    screenInterface/ramWrData[0]
    RAMB36_X0Y12         RAMB36E1                                     r  screenInterface/ram_reg_5_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.871     1.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  screenInterface/ram_reg_5_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_2_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.028ns  (logic 0.277ns (13.650%)  route 1.751ns (86.350%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           1.106     1.338    screenInterface/sws_IBUF[2]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.045     1.383 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          0.645     2.028    screenInterface/ramWrData[2]
    RAMB36_X0Y13         RAMB36E1                                     r  screenInterface/ram_reg_2_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  screenInterface/ram_reg_2_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_4_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.272ns (13.252%)  route 1.783ns (86.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.917     1.146    screenInterface/sws_IBUF[1]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.043     1.189 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.866     2.055    screenInterface/ramWrData[1]
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_4_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     1.992    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_4_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_11_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.272ns (13.003%)  route 1.822ns (86.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.917     1.146    screenInterface/sws_IBUF[1]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.043     1.189 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.906     2.095    screenInterface/ramWrData[1]
    RAMB36_X1Y5          RAMB36E1                                     r  screenInterface/ram_reg_11_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     1.994    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  screenInterface/ram_reg_11_1/CLKARDCLK





