// Seed: 1581801135
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3
);
  genvar id_5;
  assign id_0 = id_3;
  assign module_1.id_17 = 0;
  assign id_0 = id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3,
    output wire id_4,
    output wire id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wire id_12,
    output wor id_13,
    output logic id_14,
    input supply0 id_15,
    input tri id_16,
    input uwire id_17,
    input tri1 id_18,
    output tri id_19,
    input tri id_20,
    output tri1 id_21,
    input tri1 id_22,
    output tri id_23,
    input tri0 id_24,
    output uwire id_25,
    output supply1 id_26,
    input wor id_27,
    input supply1 id_28,
    input supply1 id_29,
    output tri id_30,
    input wor id_31,
    input tri id_32,
    output uwire id_33,
    output supply1 id_34,
    output tri0 id_35,
    input wand id_36,
    input uwire id_37
);
  always @(posedge -1 or posedge id_15) begin : LABEL_0
    id_14 = -1;
  end
  module_0 modCall_1 (
      id_34,
      id_28,
      id_17,
      id_8
  );
endmodule
