INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/uart_recv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_recv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/stop_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stop_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/merger_8b_to_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity merger_8b_to_16b
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/cmp_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmp_addr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wav_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/horloge_44100Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity horloge_44100Hz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/full_uart_recv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_UART_recv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synthese_totale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sim_1/new/testbench_synthese_totale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_synthese_totale
