#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xaaaadeb31ac0 .scope module, "cpu_tb" "cpu_tb" 2 11;
 .timescale -9 -12;
v0xaaaadeb5b4f0_0 .var "clock", 0 0;
v0xaaaadeb5b590_0 .var/i "i", 31 0;
v0xaaaadeb5b670_0 .var "reset", 0 0;
S_0xaaaadeb25030 .scope module, "cpu0" "CPU" 2 16, 3 6 0, S_0xaaaadeb31ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0xaaaadeae6a80 .functor AND 1, L_0xaaaadeb6dc70, v0xaaaadeb53b10_0, C4<1>, C4<1>;
L_0xaaaadeb24900 .functor NOT 1, L_0xaaaadeb6dc70, C4<0>, C4<0>, C4<0>;
L_0xaaaadeb20a40 .functor AND 1, L_0xaaaadeb24900, v0xaaaadeb53a70_0, C4<1>, C4<1>;
L_0xaaaadeb381f0 .functor OR 1, L_0xaaaadeae6a80, L_0xaaaadeb20a40, C4<0>, C4<0>;
v0xaaaadeb58f20_0 .net "ALUSrc", 0 0, v0xaaaadeb20c00_0;  1 drivers
v0xaaaadeb58fe0_0 .net "ALU_Control_Out", 3 0, v0xaaaadeae6ca0_0;  1 drivers
v0xaaaadeb59080_0 .net "Bne", 0 0, v0xaaaadeb53a70_0;  1 drivers
v0xaaaadeb59180_0 .net "Branch", 0 0, v0xaaaadeb53b10_0;  1 drivers
v0xaaaadeb59250_0 .net "MemRead", 0 0, v0xaaaadeb53c20_0;  1 drivers
v0xaaaadeb59390_0 .net "MemWrite", 0 0, v0xaaaadeb53ce0_0;  1 drivers
v0xaaaadeb59480_0 .net "MemtoReg", 0 0, v0xaaaadeb53da0_0;  1 drivers
v0xaaaadeb59520_0 .net "PC_out", 31 0, v0xaaaadeb58b40_0;  1 drivers
v0xaaaadeb595c0_0 .net "ReadData", 31 0, L_0xaaaadeb6e360;  1 drivers
v0xaaaadeb59660_0 .net "RegDst", 0 0, v0xaaaadeb53e60_0;  1 drivers
v0xaaaadeb59730_0 .net "RegWrite", 0 0, v0xaaaadeb53f20_0;  1 drivers
v0xaaaadeb597d0_0 .net *"_ivl_0", 0 0, L_0xaaaadeae6a80;  1 drivers
v0xaaaadeb59870_0 .net *"_ivl_10", 15 0, L_0xaaaadeb5b9e0;  1 drivers
v0xaaaadeb59910_0 .net *"_ivl_13", 15 0, L_0xaaaadeb5bce0;  1 drivers
v0xaaaadeb599d0_0 .net *"_ivl_14", 31 0, L_0xaaaadeb5bd80;  1 drivers
v0xaaaadeb59ab0_0 .net *"_ivl_16", 31 0, L_0xaaaadeb5bf90;  1 drivers
v0xaaaadeb59b90_0 .net *"_ivl_18", 29 0, L_0xaaaadeb5bea0;  1 drivers
v0xaaaadeb59d80_0 .net *"_ivl_2", 0 0, L_0xaaaadeb24900;  1 drivers
L_0xffffa3396018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb59e60_0 .net *"_ivl_20", 1 0, L_0xffffa3396018;  1 drivers
v0xaaaadeb59f40_0 .net *"_ivl_22", 31 0, L_0xaaaadeb5c110;  1 drivers
L_0xffffa3396060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb5a020_0 .net/2u *"_ivl_24", 31 0, L_0xffffa3396060;  1 drivers
v0xaaaadeb5a100_0 .net *"_ivl_26", 31 0, L_0xaaaadeb6c2d0;  1 drivers
L_0xffffa33960a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb5a1e0_0 .net/2u *"_ivl_28", 31 0, L_0xffffa33960a8;  1 drivers
v0xaaaadeb5a2c0_0 .net *"_ivl_30", 31 0, L_0xaaaadeb6c460;  1 drivers
v0xaaaadeb5a3a0_0 .net *"_ivl_4", 0 0, L_0xaaaadeb20a40;  1 drivers
v0xaaaadeb5a480_0 .net *"_ivl_40", 29 0, L_0xaaaadeb6cea0;  1 drivers
L_0xffffa33962a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb5a560_0 .net *"_ivl_42", 1 0, L_0xffffa33962a0;  1 drivers
v0xaaaadeb5a640_0 .net *"_ivl_51", 4 0, L_0xaaaadeb6d870;  1 drivers
v0xaaaadeb5a720_0 .net *"_ivl_53", 4 0, L_0xaaaadeb6d910;  1 drivers
v0xaaaadeb5a800_0 .net *"_ivl_6", 0 0, L_0xaaaadeb381f0;  1 drivers
v0xaaaadeb5a8e0_0 .net *"_ivl_63", 0 0, L_0xaaaadeb6e7d0;  1 drivers
v0xaaaadeb5a9c0_0 .net *"_ivl_64", 15 0, L_0xaaaadeb6e870;  1 drivers
v0xaaaadeb5aaa0_0 .net *"_ivl_67", 15 0, L_0xaaaadeb6ed80;  1 drivers
v0xaaaadeb5ad90_0 .net *"_ivl_68", 31 0, L_0xaaaadeb6ee20;  1 drivers
v0xaaaadeb5ae70_0 .net *"_ivl_9", 0 0, L_0xaaaadeb5b8f0;  1 drivers
v0xaaaadeb5af50_0 .net "aluResult", 31 0, v0xaaaadeb54640_0;  1 drivers
v0xaaaadeb5b060_0 .net "clock", 0 0, v0xaaaadeb5b4f0_0;  1 drivers
v0xaaaadeb5b100_0 .net "instr", 31 0, L_0xaaaadeb6cc90;  1 drivers
v0xaaaadeb5b1c0_0 .net "rdA", 31 0, L_0xaaaadeb6d280;  1 drivers
v0xaaaadeb5b260_0 .net "rdB", 31 0, L_0xaaaadeb6d550;  1 drivers
v0xaaaadeb5b370_0 .net "reset", 0 0, v0xaaaadeb5b670_0;  1 drivers
v0xaaaadeb5b410_0 .net "zero", 0 0, L_0xaaaadeb6dc70;  1 drivers
L_0xaaaadeb5b8f0 .part L_0xaaaadeb6cc90, 15, 1;
LS_0xaaaadeb5b9e0_0_0 .concat [ 1 1 1 1], L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0;
LS_0xaaaadeb5b9e0_0_4 .concat [ 1 1 1 1], L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0;
LS_0xaaaadeb5b9e0_0_8 .concat [ 1 1 1 1], L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0;
LS_0xaaaadeb5b9e0_0_12 .concat [ 1 1 1 1], L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0, L_0xaaaadeb5b8f0;
L_0xaaaadeb5b9e0 .concat [ 4 4 4 4], LS_0xaaaadeb5b9e0_0_0, LS_0xaaaadeb5b9e0_0_4, LS_0xaaaadeb5b9e0_0_8, LS_0xaaaadeb5b9e0_0_12;
L_0xaaaadeb5bce0 .part L_0xaaaadeb6cc90, 0, 16;
L_0xaaaadeb5bd80 .concat [ 16 16 0 0], L_0xaaaadeb5bce0, L_0xaaaadeb5b9e0;
L_0xaaaadeb5bea0 .part L_0xaaaadeb5bd80, 0, 30;
L_0xaaaadeb5bf90 .concat [ 2 30 0 0], L_0xffffa3396018, L_0xaaaadeb5bea0;
L_0xaaaadeb5c110 .arith/sum 32, v0xaaaadeb58b40_0, L_0xaaaadeb5bf90;
L_0xaaaadeb6c2d0 .arith/sum 32, L_0xaaaadeb5c110, L_0xffffa3396060;
L_0xaaaadeb6c460 .arith/sum 32, v0xaaaadeb58b40_0, L_0xffffa33960a8;
L_0xaaaadeb6c550 .functor MUXZ 32, L_0xaaaadeb6c460, L_0xaaaadeb6c2d0, L_0xaaaadeb381f0, C4<>;
L_0xaaaadeb6cea0 .part v0xaaaadeb58b40_0, 2, 30;
L_0xaaaadeb6cf40 .concat [ 30 2 0 0], L_0xaaaadeb6cea0, L_0xffffa33962a0;
L_0xaaaadeb6d610 .part L_0xaaaadeb6cc90, 21, 5;
L_0xaaaadeb6d700 .part L_0xaaaadeb6cc90, 16, 5;
L_0xaaaadeb6d870 .part L_0xaaaadeb6cc90, 11, 5;
L_0xaaaadeb6d910 .part L_0xaaaadeb6cc90, 16, 5;
L_0xaaaadeb6da40 .functor MUXZ 5, L_0xaaaadeb6d910, L_0xaaaadeb6d870, v0xaaaadeb53e60_0, C4<>;
L_0xaaaadeb6dbd0 .functor MUXZ 32, v0xaaaadeb54640_0, L_0xaaaadeb6e360, v0xaaaadeb53da0_0, C4<>;
L_0xaaaadeb6e520 .part L_0xaaaadeb6cc90, 26, 6;
L_0xaaaadeb6e5c0 .part L_0xaaaadeb6cc90, 0, 6;
L_0xaaaadeb6e7d0 .part L_0xaaaadeb6cc90, 15, 1;
LS_0xaaaadeb6e870_0_0 .concat [ 1 1 1 1], L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0;
LS_0xaaaadeb6e870_0_4 .concat [ 1 1 1 1], L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0;
LS_0xaaaadeb6e870_0_8 .concat [ 1 1 1 1], L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0;
LS_0xaaaadeb6e870_0_12 .concat [ 1 1 1 1], L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0, L_0xaaaadeb6e7d0;
L_0xaaaadeb6e870 .concat [ 4 4 4 4], LS_0xaaaadeb6e870_0_0, LS_0xaaaadeb6e870_0_4, LS_0xaaaadeb6e870_0_8, LS_0xaaaadeb6e870_0_12;
L_0xaaaadeb6ed80 .part L_0xaaaadeb6cc90, 0, 16;
L_0xaaaadeb6ee20 .concat [ 16 16 0 0], L_0xaaaadeb6ed80, L_0xaaaadeb6e870;
L_0xaaaadeb6efe0 .functor MUXZ 32, L_0xaaaadeb6d550, L_0xaaaadeb6ee20, v0xaaaadeb20c00_0, C4<>;
S_0xaaaadeb35000 .scope module, "CU1" "ControlUnit" 3 63, 4 47 0, S_0xaaaadeb25030;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "Bne";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUsrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 4 "ALU_Control_Out";
v0xaaaadeb24ac0_0 .var "ALUOp", 1 0;
v0xaaaadeb20b60_0 .net "ALU_Control_Out", 3 0, v0xaaaadeae6ca0_0;  alias, 1 drivers
v0xaaaadeb20c00_0 .var "ALUsrc", 0 0;
v0xaaaadeb53a70_0 .var "Bne", 0 0;
v0xaaaadeb53b10_0 .var "Branch", 0 0;
v0xaaaadeb53c20_0 .var "MemRead", 0 0;
v0xaaaadeb53ce0_0 .var "MemWrite", 0 0;
v0xaaaadeb53da0_0 .var "MemtoReg", 0 0;
v0xaaaadeb53e60_0 .var "RegDst", 0 0;
v0xaaaadeb53f20_0 .var "RegWrite", 0 0;
v0xaaaadeb53fe0_0 .net "func", 5 0, L_0xaaaadeb6e5c0;  1 drivers
v0xaaaadeb540a0_0 .net "opcode", 5 0, L_0xaaaadeb6e520;  1 drivers
E_0xaaaadeadaa90 .event edge, v0xaaaadeb540a0_0;
S_0xaaaadeb25c60 .scope module, "ALU_DEC" "ALU_Control" 4 63, 4 5 0, S_0xaaaadeb35000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "ALU_Control_Out";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 6 "func";
v0xaaaadeae6ba0_0 .net "ALUOp", 1 0, v0xaaaadeb24ac0_0;  1 drivers
v0xaaaadeae6ca0_0 .var "ALU_Control_Out", 3 0;
v0xaaaadeb24a20_0 .net "func", 5 0, L_0xaaaadeb6e5c0;  alias, 1 drivers
E_0xaaaadeb37fa0 .event edge, v0xaaaadeae6ba0_0, v0xaaaadeb24a20_0;
S_0xaaaadeb54320 .scope module, "alu0" "ALU" 3 76, 5 15 0, S_0xaaaadeb25030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 32 "inA";
    .port_info 3 /INPUT 32 "inB";
    .port_info 4 /INPUT 4 "op";
P_0xaaaadeb544d0 .param/l "N" 0 5 16, +C4<00000000000000000000000000100000>;
v0xaaaadeb54640_0 .var "ALU_result", 31 0;
v0xaaaadeb54740_0 .net "inA", 31 0, L_0xaaaadeb6d280;  alias, 1 drivers
v0xaaaadeb54820_0 .net "inB", 31 0, L_0xaaaadeb6efe0;  1 drivers
v0xaaaadeb54910_0 .net "op", 3 0, v0xaaaadeae6ca0_0;  alias, 1 drivers
v0xaaaadeb54a20_0 .net "out", 31 0, v0xaaaadeb54640_0;  alias, 1 drivers
v0xaaaadeb54b50_0 .net "zero", 0 0, L_0xaaaadeb6dc70;  alias, 1 drivers
E_0xaaaadeb38310 .event edge, v0xaaaadeae6ca0_0, v0xaaaadeb54740_0, v0xaaaadeb54820_0;
L_0xaaaadeb6dc70 .reduce/nor v0xaaaadeb54640_0;
S_0xaaaadeb54cb0 .scope module, "cpu_DataMem" "Memory" 3 54, 5 61 0, S_0xaaaadeb25030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_0xffffa33963c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaadeb6d030 .functor XNOR 1, v0xaaaadeb53ce0_0, L_0xffffa33963c0, C4<0>, C4<0>;
L_0xffffa3396408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xaaaadeb6de00 .functor XNOR 1, v0xaaaadeb53c20_0, L_0xffffa3396408, C4<0>, C4<0>;
L_0xaaaadeb6dec0 .functor AND 1, L_0xaaaadeb6d030, L_0xaaaadeb6de00, C4<1>, C4<1>;
v0xaaaadeb55020_0 .net/2u *"_ivl_0", 0 0, L_0xffffa33963c0;  1 drivers
v0xaaaadeb55120_0 .net *"_ivl_10", 31 0, L_0xaaaadeb6dfd0;  1 drivers
v0xaaaadeb55200_0 .net *"_ivl_13", 9 0, L_0xaaaadeb6e070;  1 drivers
v0xaaaadeb552c0_0 .net *"_ivl_14", 13 0, L_0xaaaadeb6e110;  1 drivers
L_0xffffa3396450 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb553a0_0 .net *"_ivl_17", 3 0, L_0xffffa3396450;  1 drivers
L_0xffffa3396498 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb554d0_0 .net *"_ivl_18", 31 0, L_0xffffa3396498;  1 drivers
v0xaaaadeb555b0_0 .net *"_ivl_2", 0 0, L_0xaaaadeb6d030;  1 drivers
v0xaaaadeb55670_0 .net/2u *"_ivl_4", 0 0, L_0xffffa3396408;  1 drivers
v0xaaaadeb55750_0 .net *"_ivl_6", 0 0, L_0xaaaadeb6de00;  1 drivers
v0xaaaadeb55810_0 .net *"_ivl_9", 0 0, L_0xaaaadeb6dec0;  1 drivers
v0xaaaadeb558d0_0 .net "addr", 31 0, v0xaaaadeb54640_0;  alias, 1 drivers
v0xaaaadeb55990_0 .net "clock", 0 0, v0xaaaadeb5b4f0_0;  alias, 1 drivers
v0xaaaadeb55a30 .array "data", 0 4095, 31 0;
v0xaaaadeb55af0_0 .net "din", 31 0, L_0xaaaadeb6d550;  alias, 1 drivers
v0xaaaadeb55bd0_0 .net "dout", 31 0, L_0xaaaadeb6e360;  alias, 1 drivers
v0xaaaadeb55cb0_0 .var/i "i", 31 0;
v0xaaaadeb55d90_0 .net "ren", 0 0, v0xaaaadeb53c20_0;  alias, 1 drivers
v0xaaaadeb55e60_0 .net "reset", 0 0, v0xaaaadeb5b670_0;  alias, 1 drivers
v0xaaaadeb55f00_0 .net "wen", 0 0, v0xaaaadeb53ce0_0;  alias, 1 drivers
E_0xaaaadeb37ee0 .event negedge, v0xaaaadeb55e60_0, v0xaaaadeb55990_0;
E_0xaaaadeb54f60 .event posedge, v0xaaaadeb53ce0_0, v0xaaaadeb53c20_0;
E_0xaaaadeb54fc0 .event edge, v0xaaaadeb53ce0_0, v0xaaaadeb53c20_0;
L_0xaaaadeb6dfd0 .array/port v0xaaaadeb55a30, L_0xaaaadeb6e110;
L_0xaaaadeb6e070 .part v0xaaaadeb54640_0, 0, 10;
L_0xaaaadeb6e110 .concat [ 10 4 0 0], L_0xaaaadeb6e070, L_0xffffa3396450;
L_0xaaaadeb6e360 .functor MUXZ 32, L_0xffffa3396498, L_0xaaaadeb6dfd0, L_0xaaaadeb6dec0, C4<>;
S_0xaaaadeb560d0 .scope module, "cpu_IMem" "Memory" 3 36, 5 61 0, S_0xaaaadeb25030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_0xffffa3396258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xffffa33960f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaadeb5c1b0 .functor XNOR 1, L_0xffffa3396258, L_0xffffa33960f0, C4<0>, C4<0>;
L_0xffffa3396210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xffffa3396138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xaaaadeb6c790 .functor XNOR 1, L_0xffffa3396210, L_0xffffa3396138, C4<0>, C4<0>;
L_0xaaaadeb6c850 .functor AND 1, L_0xaaaadeb5c1b0, L_0xaaaadeb6c790, C4<1>, C4<1>;
v0xaaaadeb563f0_0 .net/2u *"_ivl_0", 0 0, L_0xffffa33960f0;  1 drivers
v0xaaaadeb564f0_0 .net *"_ivl_10", 31 0, L_0xaaaadeb6c960;  1 drivers
v0xaaaadeb565d0_0 .net *"_ivl_13", 9 0, L_0xaaaadeb6ca00;  1 drivers
v0xaaaadeb566c0_0 .net *"_ivl_14", 13 0, L_0xaaaadeb6cb00;  1 drivers
L_0xffffa3396180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb567a0_0 .net *"_ivl_17", 3 0, L_0xffffa3396180;  1 drivers
L_0xffffa33961c8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb568d0_0 .net *"_ivl_18", 31 0, L_0xffffa33961c8;  1 drivers
v0xaaaadeb569b0_0 .net *"_ivl_2", 0 0, L_0xaaaadeb5c1b0;  1 drivers
v0xaaaadeb56a70_0 .net/2u *"_ivl_4", 0 0, L_0xffffa3396138;  1 drivers
v0xaaaadeb56b50_0 .net *"_ivl_6", 0 0, L_0xaaaadeb6c790;  1 drivers
v0xaaaadeb56c10_0 .net *"_ivl_9", 0 0, L_0xaaaadeb6c850;  1 drivers
v0xaaaadeb56cd0_0 .net "addr", 31 0, L_0xaaaadeb6cf40;  1 drivers
v0xaaaadeb56db0_0 .net "clock", 0 0, v0xaaaadeb5b4f0_0;  alias, 1 drivers
v0xaaaadeb56e50 .array "data", 0 4095, 31 0;
L_0xffffa33962e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb56ef0_0 .net "din", 31 0, L_0xffffa33962e8;  1 drivers
v0xaaaadeb56fd0_0 .net "dout", 31 0, L_0xaaaadeb6cc90;  alias, 1 drivers
v0xaaaadeb570b0_0 .var/i "i", 31 0;
v0xaaaadeb57190_0 .net "ren", 0 0, L_0xffffa3396210;  1 drivers
v0xaaaadeb57360_0 .net "reset", 0 0, v0xaaaadeb5b670_0;  alias, 1 drivers
v0xaaaadeb57430_0 .net "wen", 0 0, L_0xffffa3396258;  1 drivers
E_0xaaaadeb56310 .event posedge, v0xaaaadeb57430_0, v0xaaaadeb57190_0;
E_0xaaaadeb56390 .event edge, v0xaaaadeb57430_0, v0xaaaadeb57190_0;
L_0xaaaadeb6c960 .array/port v0xaaaadeb56e50, L_0xaaaadeb6cb00;
L_0xaaaadeb6ca00 .part L_0xaaaadeb6cf40, 0, 10;
L_0xaaaadeb6cb00 .concat [ 10 4 0 0], L_0xaaaadeb6ca00, L_0xffffa3396180;
L_0xaaaadeb6cc90 .functor MUXZ 32, L_0xffffa33961c8, L_0xaaaadeb6c960, L_0xaaaadeb6c850, C4<>;
S_0xaaaadeb575f0 .scope module, "cpu_regs" "RegFile" 3 44, 5 98 0, S_0xaaaadeb25030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_0xaaaadeb6d280 .functor BUFZ 32, L_0xaaaadeb6d0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaadeb6d550 .functor BUFZ 32, L_0xaaaadeb6d340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xaaaadeb57900_0 .net *"_ivl_0", 31 0, L_0xaaaadeb6d0a0;  1 drivers
v0xaaaadeb57a00_0 .net *"_ivl_10", 6 0, L_0xaaaadeb6d3e0;  1 drivers
L_0xffffa3396378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb57ae0_0 .net *"_ivl_13", 1 0, L_0xffffa3396378;  1 drivers
v0xaaaadeb57ba0_0 .net *"_ivl_2", 6 0, L_0xaaaadeb6d140;  1 drivers
L_0xffffa3396330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaadeb57c80_0 .net *"_ivl_5", 1 0, L_0xffffa3396330;  1 drivers
v0xaaaadeb57db0_0 .net *"_ivl_8", 31 0, L_0xaaaadeb6d340;  1 drivers
v0xaaaadeb57e90_0 .net "clock", 0 0, v0xaaaadeb5b4f0_0;  alias, 1 drivers
v0xaaaadeb57f80 .array/s "data", 0 31, 31 0;
v0xaaaadeb58040_0 .var/i "i", 31 0;
v0xaaaadeb58120_0 .net "raA", 4 0, L_0xaaaadeb6d610;  1 drivers
v0xaaaadeb58200_0 .net "raB", 4 0, L_0xaaaadeb6d700;  1 drivers
v0xaaaadeb582e0_0 .net "rdA", 31 0, L_0xaaaadeb6d280;  alias, 1 drivers
v0xaaaadeb583a0_0 .net "rdB", 31 0, L_0xaaaadeb6d550;  alias, 1 drivers
v0xaaaadeb58440_0 .net "reset", 0 0, v0xaaaadeb5b670_0;  alias, 1 drivers
v0xaaaadeb584e0_0 .net "wa", 4 0, L_0xaaaadeb6da40;  1 drivers
v0xaaaadeb585a0_0 .net "wd", 31 0, L_0xaaaadeb6dbd0;  1 drivers
v0xaaaadeb58680_0 .net "wen", 0 0, v0xaaaadeb53f20_0;  alias, 1 drivers
L_0xaaaadeb6d0a0 .array/port v0xaaaadeb57f80, L_0xaaaadeb6d140;
L_0xaaaadeb6d140 .concat [ 5 2 0 0], L_0xaaaadeb6d610, L_0xffffa3396330;
L_0xaaaadeb6d340 .array/port v0xaaaadeb57f80, L_0xaaaadeb6d3e0;
L_0xaaaadeb6d3e0 .concat [ 5 2 0 0], L_0xaaaadeb6d700, L_0xffffa3396378;
S_0xaaaadeb58980 .scope module, "pc" "PC" 3 25, 5 124 0, S_0xaaaadeb25030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "PC_new";
v0xaaaadeb58b40_0 .var "PC", 31 0;
v0xaaaadeb58c40_0 .net "PC_new", 31 0, L_0xaaaadeb6c550;  1 drivers
v0xaaaadeb58d20_0 .net "clock", 0 0, v0xaaaadeb5b4f0_0;  alias, 1 drivers
v0xaaaadeb58df0_0 .net "reset", 0 0, v0xaaaadeb5b670_0;  alias, 1 drivers
    .scope S_0xaaaadeb58980;
T_0 ;
    %wait E_0xaaaadeb37ee0;
    %load/vec4 v0xaaaadeb58df0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb58b40_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xaaaadeb58c40_0;
    %assign/vec4 v0xaaaadeb58b40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xaaaadeb560d0;
T_1 ;
    %wait E_0xaaaadeb56390;
    %load/vec4 v0xaaaadeb57190_0;
    %load/vec4 v0xaaaadeb57430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 5 73 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xaaaadeb560d0;
T_2 ;
    %wait E_0xaaaadeb56310;
    %load/vec4 v0xaaaadeb56cd0_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 5 77 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaadeb560d0;
T_3 ;
    %wait E_0xaaaadeb37ee0;
    %load/vec4 v0xaaaadeb57360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb570b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0xaaaadeb570b0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xaaaadeb570b0_0;
    %store/vec4a v0xaaaadeb56e50, 4, 0;
    %load/vec4 v0xaaaadeb570b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaadeb570b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0xaaaadeb57430_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadeb57190_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0xaaaadeb56ef0_0;
    %load/vec4 v0xaaaadeb56cd0_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadeb56e50, 0, 4;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaadeb575f0;
T_4 ;
    %wait E_0xaaaadeb37ee0;
    %load/vec4 v0xaaaadeb58440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb58040_0, 0, 32;
T_4.2 ;
    %load/vec4 v0xaaaadeb58040_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xaaaadeb58040_0;
    %store/vec4a v0xaaaadeb57f80, 4, 0;
    %load/vec4 v0xaaaadeb58040_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaadeb58040_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaadeb58680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0xaaaadeb585a0_0;
    %load/vec4 v0xaaaadeb584e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadeb57f80, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaadeb54cb0;
T_5 ;
    %wait E_0xaaaadeb54fc0;
    %load/vec4 v0xaaaadeb55d90_0;
    %load/vec4 v0xaaaadeb55f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 5 73 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaaadeb54cb0;
T_6 ;
    %wait E_0xaaaadeb54f60;
    %load/vec4 v0xaaaadeb558d0_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 5 77 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaadeb54cb0;
T_7 ;
    %wait E_0xaaaadeb37ee0;
    %load/vec4 v0xaaaadeb55e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb55cb0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0xaaaadeb55cb0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xaaaadeb55cb0_0;
    %store/vec4a v0xaaaadeb55a30, 4, 0;
    %load/vec4 v0xaaaadeb55cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaadeb55cb0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
T_7.0 ;
    %load/vec4 v0xaaaadeb55f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadeb55d90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xaaaadeb55af0_0;
    %load/vec4 v0xaaaadeb558d0_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadeb55a30, 0, 4;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaadeb25c60;
T_8 ;
    %wait E_0xaaaadeb37fa0;
    %load/vec4 v0xaaaadeae6ba0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xaaaadeae6ba0_0;
    %load/vec4 v0xaaaadeb24a20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 160, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 162, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 165, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 164, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaadeae6ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.13;
T_8.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaadeae6ca0_0, 0, 4;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaadeb35000;
T_9 ;
    %wait E_0xaaaadeadaa90;
    %load/vec4 v0xaaaadeb540a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53e60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53b10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53c20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53da0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0xaaaadeb24ac0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53ce0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb20c00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53f20_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53da0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaadeb24ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb20c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53a70_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaadeb24ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb20c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53a70_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaadeb24ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb20c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53a70_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53c20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaadeb24ac0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb20c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53a70_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53da0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaadeb24ac0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb20c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53a70_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53da0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaadeb24ac0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaadeb53ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb20c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb53f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb53a70_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaadeb54320;
T_10 ;
    %wait E_0xaaaadeb38310;
    %load/vec4 v0xaaaadeb54910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 15, 15, 32;
    %store/vec4 v0xaaaadeb54640_0, 0, 32;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0xaaaadeb54740_0;
    %load/vec4 v0xaaaadeb54820_0;
    %and;
    %store/vec4 v0xaaaadeb54640_0, 0, 32;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0xaaaadeb54740_0;
    %load/vec4 v0xaaaadeb54820_0;
    %or;
    %store/vec4 v0xaaaadeb54640_0, 0, 32;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0xaaaadeb54740_0;
    %load/vec4 v0xaaaadeb54820_0;
    %add;
    %store/vec4 v0xaaaadeb54640_0, 0, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0xaaaadeb54740_0;
    %load/vec4 v0xaaaadeb54820_0;
    %sub;
    %store/vec4 v0xaaaadeb54640_0, 0, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0xaaaadeb54740_0;
    %load/vec4 v0xaaaadeb54820_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v0xaaaadeb54640_0, 0, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0xaaaadeb54740_0;
    %load/vec4 v0xaaaadeb54820_0;
    %or;
    %inv;
    %store/vec4 v0xaaaadeb54640_0, 0, 32;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaadeb31ac0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb5b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadeb5b670_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadeb5b670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
T_11.0 ;
    %load/vec4 v0xaaaadeb5b590_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0xaaaadeb5b590_0;
    %ix/getv/s 4, v0xaaaadeb5b590_0;
    %store/vec4a v0xaaaadeb57f80, 4, 0;
    %load/vec4 v0xaaaadeb5b590_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 35 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaadeb31ac0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
T_11.2 ;
    %load/vec4 v0xaaaadeb5b590_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0xaaaadeb56e50, v0xaaaadeb5b590_0 > {0 0 0};
    %load/vec4 v0xaaaadeb5b590_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
T_11.4 ;
    %load/vec4 v0xaaaadeb5b590_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_11.5, 5;
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0xaaaadeb57f80, v0xaaaadeb5b590_0 > {0 0 0};
    %load/vec4 v0xaaaadeb5b590_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
T_11.6 ;
    %load/vec4 v0xaaaadeb5b590_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_11.7, 5;
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0xaaaadeb55a30, v0xaaaadeb5b590_0 > {0 0 0};
    %load/vec4 v0xaaaadeb5b590_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %vpi_call 2 48 "$readmemh", "programNew.hex", v0xaaaadeb56e50 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
T_11.8 ;
    %load/vec4 v0xaaaadeb5b590_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.9, 5;
    %vpi_call 2 51 "$display", "%h\012", &A<v0xaaaadeb56e50, v0xaaaadeb5b590_0 > {0 0 0};
    %load/vec4 v0xaaaadeb5b590_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaadeb5b590_0, 0, 32;
    %jmp T_11.8;
T_11.9 ;
    %delay 120000, 0;
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xaaaadeb31ac0;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v0xaaaadeb5b4f0_0;
    %inv;
    %store/vec4 v0xaaaadeb5b4f0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./cpu.v";
    "./controlUnit.v";
    "./library.v";
