#!/bin/bash -f
#**********************************************************************************************************
# Vivado (TM) v2024.1 (64-bit)
#
# Script generated by Vivado on Tue May 20 14:56:06 +0100 2025
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
#
# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. 
#
# Filename     : base.sh
# Simulator    : Synopsys Verilog Compiler Simulator
# Description  : Simulation script generated by export_simulation Tcl command
# Purpose      : Run 'compile', 'elaborate', 'simulate' steps for compiling, elaborating and simulating the
#                design. The script will copy the library mapping file from the compiled library directory,
#                create design library directories and library mappings in the mapping file.
#
# Usage        : base.sh
#                base.sh [-lib_map_path] [-step] [-keep_index] [-noclean_files]*
#                base.sh [-reset_run]
#                base.sh [-reset_log]
#                base.sh [-help]
#
#               * The -noclean_files switch is deprecated and will not peform any function (by default, the
#                 simulator generated files will not be removed unless -reset_run switch is used)
#
# Prerequisite : Before running export_simulation, you must first compile the AMD simulation library
#                using the 'compile_simlib' Tcl command (for more information, run 'compile_simlib -help'
#                command in the Vivado Tcl shell). After compiling the library, specify the -lib_map_path
#                switch with the directory path where the library is created while generating the script
#                with export_simulation.
#
#                Alternatively, you can set the library path by setting the following project property:-
#
#                 set_property compxlib.<simulator>_compiled_library_dir <path> [current_project]
#
#                You can also point to the simulation library by either setting the 'lib_map_path' global
#                variable in this script or specify it with the '-lib_map_path' switch while executing this
#                script (type 'base.sh -help' for more information).
#
#                Note: For pure RTL based designs, the -lib_map_path switch can be specified later with the
#                generated script, but if design is targetted for system simulation containing SystemC/C++/C
#                sources, then the library path MUST be specified upfront when calling export_simulation.
#
#                For more information, refer 'Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#**********************************************************************************************************

# catch pipeline exit status
set -Eeuo pipefail

# set vhdlan compile options
vhdlan_opts="-full64 -l .tmp_log"

# set vlogan compile options
vlogan_opts="-full64 -l .tmp_log"

# set vcs elaboration options
vcs_elab_opts="-full64 -t ps -licqueue -l elaborate.log"

# set vcs simulation options
vcs_sim_opts="-ucli -licqueue -l simulate.log "

# set design libraries
design_libs=(xilinx_vip xpm xil_defaultlib xlslice_v1_0_4 generic_baseblocks_v2_1_2 axi_infrastructure_v1_1_0 axi_register_slice_v2_1_31 fifo_generator_v13_2_10 axi_data_fifo_v2_1_30 axi_crossbar_v2_1_32 axi_protocol_converter_v2_1_31 axi_clock_converter_v2_1_30 blk_mem_gen_v8_4_8 axi_dwidth_converter_v2_1_31 axi_lite_ipif_v3_0_4 lib_cdc_v1_0_3 interrupt_control_v3_1_5 axi_gpio_v2_0_33 xlconcat_v2_1_6 xlconstant_v1_1_9 lib_pkg_v1_0_4 axi_iic_v2_1_7 axi_intc_v4_1_19 lmb_v10_v3_0_14 lmb_bram_if_cntlr_v4_0_24 microblaze_v11_0_13 axi_bram_ctrl_v4_1_10 proc_sys_reset_v5_0_15 dist_mem_gen_v8_0_15 lib_srl_fifo_v1_0_4 lib_fifo_v1_0_19 axi_quad_spi_v3_2_30 axi_timer_v2_0_33 axi_uartlite_v2_0_35 mdm_v3_2_26 axi_vip_v1_1_17 processing_system7_vip_v1_0_19 axi_datamover_v5_1_33 axi_sg_v4_1_18 axi_dma_v7_1_32 axis_infrastructure_v1_1_1 axis_data_fifo_v2_0_13 lib_bmg_v1_0_17 axi_vdma_v6_3_19 axis_register_slice_v1_1_31 v_vid_in_axi4s_v5_0_4 v_tc_v6_2_8 v_tc_v6_1_14 v_vid_in_axi4s_v4_0_11 v_axi4s_vid_out_v4_0_18)

# simulation root library directory
sim_lib_dir="vcs_lib"

# script info
echo -e "base.sh - Script generated by export_simulation (Vivado v2024.1 (64-bit)-id)\n"

# main steps
run()
{
  check_args $*
  setup
  if [[ ($b_step == 1) ]]; then
    case $step in
      "compile" )
       init_lib
       compile
      ;;
      "elaborate" )
       elaborate
      ;;
      "simulate" )
       simulate
      ;;
      * )
        echo -e "ERROR: Invalid or missing step '$step' (type \"./base.sh -help\" for more information)\n"
        exit 1
      esac
  else
    init_lib
    compile
    elaborate
    simulate
  fi
}

# RUN_STEP: <compile>
compile()
{
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
  "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee compile.log; cat .tmp_log > vlogan.log 2>/dev/null

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xpm $vhdlan_opts \
  "C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log > vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/377e/hdl/address_remap_v1_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_address_remap_0_0/sim/base_address_remap_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/0403/src/PdmDes.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/0403/src/PdmSer.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/0403/src/audio_direct_path.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/0403/src/d_axi_pdm_v1_2_S_AXI.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/0403/src/pdm_des.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/0403/src/pdm_rxtx.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/0403/src/pdm_ser.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/0403/hdl/audio_direct_v1_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_audio_direct_0_0/sim/base_audio_direct_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xlslice_v1_0_4 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_audio_path_sel_0/sim/base_audio_path_sel_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work generic_baseblocks_v2_1_2 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_register_slice_v2_1_31 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work fifo_generator_v13_2_10 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/1443/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work fifo_generator_v13_2_10 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/1443/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work fifo_generator_v13_2_10 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/1443/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_data_fifo_v2_1_30 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_crossbar_v2_1_32 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_0/sim/base_xbar_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_9/sim/base_s00_regslice_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s01_regslice_3/sim/base_s01_regslice_3.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s02_regslice_0/sim/base_s02_regslice_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_9/sim/base_m00_regslice_9.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_protocol_converter_v2_1_31 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_1/sim/base_xbar_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_10/sim/base_s00_regslice_10.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_clock_converter_v2_1_30 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work blk_mem_gen_v8_4_8 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/09bd/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_dwidth_converter_v2_1_31 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_us_0/sim/base_auto_us_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s01_regslice_4/sim/base_s01_regslice_4.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_10/sim/base_m00_regslice_10.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_1/sim/base_auto_pc_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_axi_protocol_convert_0_0/sim/base_axi_protocol_convert_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work axi_lite_ipif_v3_0_4 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work lib_cdc_v1_0_3 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work interrupt_control_v3_1_5 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_gpio_v2_0_33 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_btns_gpio_0/sim/base_btns_gpio_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xlconcat_v2_1_6 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_concat_arduino_0/sim/base_concat_arduino_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_concat_interrupts_0/sim/base_concat_interrupts_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_concat_pmoda_0/sim/base_concat_pmoda_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xlconstant_v1_1_9 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_constant_10bit_0_0/sim/base_constant_10bit_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_constant_8bit_0_0/sim/base_constant_8bit_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/10e3/dff_en_reset_vector.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/sim/base_dff_en_reset_vector_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_arduino_gpio_0/sim/base_arduino_gpio_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_ck_gpio_0/sim/base_ck_gpio_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work lib_pkg_v1_0_4 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/8c68/hdl/lib_pkg_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_iic_v2_1_7 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/00fd/hdl/axi_iic_v2_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_iic_direct_0/sim/base_iic_direct_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_intc_v4_1_19 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/558f/hdl/axi_intc_v4_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_intc_0/sim/base_intc_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_intr_0/sim/base_intr_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_0/sim/base_intr_concat_0.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch_bit.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_io_switch_0_0/sim/base_io_switch_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lmb_v10_v3_0_14 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_dlmb_v10_0/sim/base_dlmb_v10_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_ilmb_v10_0/sim/base_ilmb_v10_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_0/sim/base_lmb_bram_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lmb_bram_if_cntlr_v4_0_24 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/3eb2/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/sim/base_lmb_bram_if_cntlr_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_logic_1_0/sim/base_logic_1_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work microblaze_v11_0_13 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/aa1c/hdl/microblaze_v11_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_0/sim/base_mb_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_bram_ctrl_v4_1_10 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_0/sim/base_mb_bram_ctrl_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_2/sim/base_xbar_2.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_0_0/sim/base_tier2_xbar_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_1_0/sim/base_tier2_xbar_1_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_2_0/sim/base_tier2_xbar_2_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_13/sim/base_s00_regslice_13.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_13/sim/base_m00_regslice_13.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_8/sim/base_m01_regslice_8.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_8/sim/base_m02_regslice_8.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_8/sim/base_m03_regslice_8.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_6/sim/base_m04_regslice_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_6/sim/base_m05_regslice_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_6/sim/base_m06_regslice_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_6/sim/base_m07_regslice_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m08_regslice_4/sim/base_m08_regslice_4.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m09_regslice_4/sim/base_m09_regslice_4.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m10_regslice_2/sim/base_m10_regslice_2.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m11_regslice_0/sim/base_m11_regslice_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m12_regslice_0/sim/base_m12_regslice_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m13_regslice_0/sim/base_m13_regslice_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m14_regslice_0/sim/base_m14_regslice_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m15_regslice_0/sim/base_m15_regslice_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m16_regslice_0/sim/base_m16_regslice_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work proc_sys_reset_v5_0_15 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/sim/base_rst_clk_wiz_1_100M_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work dist_mem_gen_v8_0_15 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa7e/simulation/dist_mem_gen_v8_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lib_srl_fifo_v1_0_4 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work lib_fifo_v1_0_19 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_quad_spi_v3_2_30 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_spi_direct_0/sim/base_spi_direct_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_spi_shared_0/sim/base_spi_shared_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/sim/base_mb3_timer_capture_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/sim/base_mb3_timer_capture_1_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/sim/base_mb3_timer_capture_2_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/sim/base_mb3_timer_capture_3_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/sim/base_mb3_timer_capture_4_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/sim/base_mb3_timer_capture_5_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_6_0/sim/base_mb3_timer_capture_6_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_7_0/sim/base_mb3_timer_capture_7_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_generate_0/sim/base_mb3_timer_generate_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_pwm_0/sim/base_mb3_timer_pwm_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb3_timers_interrupt_0/sim/base_mb3_timers_interrupt_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work axi_timer_v2_0_33 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/a443/hdl/axi_timer_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_timer_0_0/sim/base_timer_0_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_timer_1_0/sim/base_timer_1_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_timer_2_0/sim/base_timer_2_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_timer_3_0/sim/base_timer_3_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_timer_4_0/sim/base_timer_4_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_timer_5_0/sim/base_timer_5_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_uartlite_v2_0_35 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_uartlite_0/sim/base_uartlite_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_conv_funs_pkg.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_proc_common_pkg.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_ipif_pkg.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_family_support.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_family.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_soft_reset.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_pselect_f.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_0_address_decoder.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_0_slave_attachment.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_xadc_0_interrupt_control.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_0_axi_lite_ipif.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0_xadc_core_drp.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0_axi_xadc.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_iop_interrupts_0/sim/base_iop_interrupts_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/sim/base_dff_en_reset_vector_0_1.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_gpio_0/sim/base_gpio_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_iic_0/sim/base_iic_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_intc_1/sim/base_intc_1.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_intr_1/sim/base_intr_1.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_1/sim/base_intr_concat_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_io_switch_1/sim/base_io_switch_1.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_dlmb_v10_1/sim/base_dlmb_v10_1.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_ilmb_v10_1/sim/base_ilmb_v10_1.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_1/sim/base_lmb_bram_1.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/sim/base_lmb_bram_if_cntlr_1.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_logic_1_1/sim/base_logic_1_1.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_1/sim/base_mb_1.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_1/sim/base_mb_bram_ctrl_1.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_3/sim/base_xbar_3.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_14/sim/base_s00_regslice_14.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_14/sim/base_m00_regslice_14.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_9/sim/base_m01_regslice_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_9/sim/base_m02_regslice_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_9/sim/base_m03_regslice_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_7/sim/base_m04_regslice_7.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_7/sim/base_m05_regslice_7.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_7/sim/base_m06_regslice_7.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_7/sim/base_m07_regslice_7.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/sim/base_rst_clk_wiz_1_100M_1.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_spi_0/sim/base_spi_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_timer_6/sim/base_timer_6.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/sim/base_dff_en_reset_vector_0_2.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_gpio_1/sim/base_gpio_1.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_iic_1/sim/base_iic_1.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_intc_2/sim/base_intc_2.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_intr_2/sim/base_intr_2.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_2/sim/base_intr_concat_2.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_io_switch_2/sim/base_io_switch_2.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_dlmb_v10_2/sim/base_dlmb_v10_2.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_ilmb_v10_2/sim/base_ilmb_v10_2.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_2/sim/base_lmb_bram_2.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/sim/base_lmb_bram_if_cntlr_2.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_logic_1_2/sim/base_logic_1_2.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_2/sim/base_mb_2.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_2/sim/base_mb_bram_ctrl_2.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_4/sim/base_xbar_4.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_15/sim/base_s00_regslice_15.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_15/sim/base_m00_regslice_15.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_10/sim/base_m01_regslice_10.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_10/sim/base_m02_regslice_10.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_10/sim/base_m03_regslice_10.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_8/sim/base_m04_regslice_8.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_8/sim/base_m05_regslice_8.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_8/sim/base_m06_regslice_8.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_8/sim/base_m07_regslice_8.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/sim/base_rst_clk_wiz_1_100M_2.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_spi_1/sim/base_spi_1.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_timer_7/sim/base_timer_7.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_leds_gpio_0/sim/base_leds_gpio_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_logic_1_3/sim/base_logic_1_3.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_arduino_intr_ack_0/sim/base_mb_iop_arduino_intr_ack_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_arduino_reset_0/sim/base_mb_iop_arduino_reset_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmoda_intr_ack_0/sim/base_mb_iop_pmoda_intr_ack_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmoda_reset_0/sim/base_mb_iop_pmoda_reset_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmodb_intr_ack_0/sim/base_mb_iop_pmodb_intr_ack_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmodb_reset_0/sim/base_mb_iop_pmodb_reset_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work mdm_v3_2_26 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/feb7/hdl/mdm_v3_2_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_mdm_1_0/sim/base_mdm_1_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work axi_vip_v1_1_17 $vlogan_opts -sverilog +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4d04/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work processing_system7_vip_v1_0_19 $vlogan_opts -sverilog +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_0/sim/base_ps7_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_5/sim/base_xbar_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_11/sim/base_s00_regslice_11.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_9/sim/base_auto_pc_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_11/sim/base_m00_regslice_11.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_2/sim/base_auto_pc_2.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_6/sim/base_m01_regslice_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_6/sim/base_m02_regslice_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_6/sim/base_m03_regslice_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_5/sim/base_m04_regslice_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_5/sim/base_m05_regslice_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_3/sim/base_auto_pc_3.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_5/sim/base_m06_regslice_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_4/sim/base_auto_pc_4.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_5/sim/base_m07_regslice_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_5/sim/base_auto_pc_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m08_regslice_3/sim/base_m08_regslice_3.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_6/sim/base_auto_pc_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m09_regslice_3/sim/base_m09_regslice_3.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_7/sim/base_auto_pc_7.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m10_regslice_1/sim/base_m10_regslice_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_8/sim/base_auto_pc_8.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_6/sim/base_xbar_6.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_12/sim/base_s00_regslice_12.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_10/sim/base_auto_pc_10.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_12/sim/base_m00_regslice_12.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_7/sim/base_m01_regslice_7.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_7/sim/base_m02_regslice_7.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_7/sim/base_m03_regslice_7.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/sim/base_rgbleds_gpio_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/sim/base_rst_ps7_0_fclk0_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/sim/base_rst_ps7_0_fclk1_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/sim/base_rst_ps7_0_fclk3_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/sim/base_slice_arduino_direct_iic_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_slice_arduino_gpio_0/sim/base_slice_arduino_gpio_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_slice_pmoda_gpio_0/sim/base_slice_pmoda_gpio_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_switches_gpio_0/sim/base_switches_gpio_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_system_interrupts_0/sim/base_system_interrupts_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_datamover_v5_1_33 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_sg_v4_1_18 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_dma_v7_1_32 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_axi_dma_0_0/sim/base_axi_dma_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work axis_infrastructure_v1_1_1 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axis_data_fifo_v2_0_13 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/2e12/hdl/axis_data_fifo_v2_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_0/sim/base_axis_data_fifo_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_0/sim/base_constant_tkeep_tstrb_0.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_flow_control_loop_pipe_sequential_init.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_hls_deadlock_idx0_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_hls_deadlock_idx1_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_regslice_both.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/sim/base_trace_cntrl_64_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_axi_dma_0_1/sim/base_axi_dma_0_1.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_1/sim/base_axis_data_fifo_0_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_1/sim/base_constant_tkeep_tstrb_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_flow_control_loop_pipe_sequential_init.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_hls_deadlock_idx0_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_hls_deadlock_idx1_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_regslice_both.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/sim/base_trace_cntrl_32_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_7/sim/base_xbar_7.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_16/sim/base_s00_regslice_16.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_11/sim/base_auto_pc_11.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_16/sim/base_m00_regslice_16.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_11/sim/base_m01_regslice_11.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_0/sim/base_auto_cc_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_11/sim/base_m02_regslice_11.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_1/sim/base_auto_cc_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_11/sim/base_m03_regslice_11.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_9/sim/base_m04_regslice_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_9/sim/base_m05_regslice_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_9/sim/base_m06_regslice_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_2/sim/base_auto_cc_2.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_9/sim/base_m07_regslice_9.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_3/sim/base_auto_cc_3.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m08_regslice_5/sim/base_m08_regslice_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m09_regslice_5/sim/base_m09_regslice_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xbar_8/sim/base_xbar_8.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_17/sim/base_s00_regslice_17.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_s01_regslice_5/sim/base_s01_regslice_5.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_us_1/sim/base_auto_us_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_17/sim/base_m00_regslice_17.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_12/sim/base_auto_pc_12.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lib_bmg_v1_0_17 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/3f29/hdl/lib_bmg_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work axi_vdma_v6_3_19 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl/axi_vdma_v6_3_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work axi_vdma_v6_3_19 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl/axi_vdma_v6_3_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_axi_vdma_0/sim/base_axi_vdma_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work axis_register_slice_v1_1_31 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/sim/base_axis_register_slice_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_control_s_axi.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_hls_deadlock_idx0_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_mul_10s_8ns_18_1_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_regslice_both.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/sim/base_color_convert_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/sim/base_axi_gpio_hdmiin_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4b6f/color_swap.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_color_swap_0_0/sim/base_color_swap_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/SyncBase.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/EEPROM_8b.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/TWI_SlaveCtl.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/GlitchFilter.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/SyncAsync.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/DVI_Constants.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/SyncAsyncReset.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/PhaseAlign.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/InputSERDES.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/ChannelBond.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/ResyncToBUFG.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/TMDS_Decoder.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/TMDS_Clocking.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/269e/src/dvi2rgb.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_dvi2rgb_0_0/sim/base_dvi2rgb_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work v_vid_in_axi4s_v5_0_4 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/9746/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/sim/base_v_vid_in_axi4s_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work v_tc_v6_2_8 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/5959/hdl/v_tc_v6_2_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_vtc_in_0/sim/base_vtc_in_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_control_s_axi.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_flow_control_loop_pipe_sequential_init.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx0_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx1_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx2_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx3_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx4_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx5_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_regslice_both.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/sim/base_pixel_pack_0.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/sim/base_axis_register_slice_0_1.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/sim/base_color_convert_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/9097/src/mmcme2_drp.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/9097/src/axi_dynclk.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_axi_dynclk_0/sim/base_axi_dynclk_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_color_swap_0_1/sim/base_color_swap_0_1.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/sim/base_hdmi_out_hpd_video_0.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/bd5a/src/ClockGen.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/bd5a/src/OutputSERDES.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/bd5a/src/TMDS_Encoder.vhd" \
  "../../../../base.gen/sources_1/bd/base/ipshared/bd5a/src/rgb2dvi.vhd" \
  "../../../../base.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/sim/base_rgb2dvi_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work v_tc_v6_1_14 $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ipshared/fd54/hdl/v_tc_v6_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work v_vid_in_axi4s_v4_0_11 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/4705/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work v_axi4s_vid_out_v4_0_18 $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/52cd/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/sim/base_v_axi4s_vid_out_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_vtc_out_0/sim/base_vtc_out_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_control_s_axi.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_flow_control_loop_pipe_sequential_init.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx0_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx1_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx2_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx3_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx4_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx5_monitor.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_regslice_both.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/sim/base_pixel_unpack_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/sim/base_proc_sys_reset_pixelclk_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../base.gen/sources_1/bd/base/ip/base_axi_vdma_0_0/sim/base_axi_vdma_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" +incdir+"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" +incdir+"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
  "../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_1/sim/base_xlconcat_0_1.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e99b/packer.v" \
  "../../../../base.gen/sources_1/bd/base/ipshared/e99b/pixel_generator.v" \
  "../../../../base.gen/sources_1/bd/base/ip/base_pixel_generator_0_0/sim/base_pixel_generator_0_0.v" \
  "../../../../base.gen/sources_1/bd/base/sim/base.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k \
  glbl.v \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null
}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.base xil_defaultlib.glbl -o base_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./base_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  # delete previous files for a clean rerun
  if [[ ($b_reset_run == 1) ]]; then
    reset_run
    echo -e "INFO: Simulation run files deleted.\n"
    exit 0
  fi

 # delete previous log files
  if [[ ($b_reset_log == 1) ]]; then
    reset_log
    echo -e "INFO: Simulation run log files deleted.\n"
    exit 0
  fi

  # add any setup/initialization commands here:-

  # <user specific commands>

}

# simulator index file/library directory processing
init_lib()
{
  if [[ ($b_keep_index == 1) ]]; then
    # keep previous design library mappings
    true
  else
    # define design library mappings
    create_lib_mappings
  fi

  if [[ ($b_keep_index == 1) ]]; then
    # do not recreate design library directories
    true
  else
    # create design library directories
    create_lib_dir
  fi
}

# define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($lib_map_path == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file


  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# create design library directory
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi
  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key base_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log lib_sc.so 64 AN.DB csrc base_simv.daidir vcs_lib c.obj)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# delete generated log files from the previous run
reset_log()
{
  files_to_remove=(vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# check switch argument value
check_arg_value()
{
  if [[ ($1 == "-step") && (($2 != "compile") && ($2 != "elaborate") && ($2 != "simulate")) ]];then
    echo -e "ERROR: Invalid or missing step '$2' (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($1 == "-lib_map_path") && ($2 == "") ]];then
    echo -e "ERROR: Simulation library directory path not specified (type \"./base.sh -help\" for more information)\n"
    exit 1
  fi
}

# check command line arguments
check_args()
{
  arg_count=$#
  if [[ ("$#" == 1) && (("$1" == "-help") || ("$1" == "-h")) ]]; then
    usage
  fi
  while [[ "$#" -gt 0 ]]; do
    case $1 in
      -step)          check_arg_value $1 $2;step=$2;         b_step=1;         shift;;
      -lib_map_path)  check_arg_value $1 $2;lib_map_path=$2; b_lib_map_path=1; shift;;
      -gen_bypass)    b_gen_bypass=1    ;;
      -reset_run)     b_reset_run=1     ;;
      -reset_log)     b_reset_log=1     ;;
      -keep_index)    b_keep_index=1    ;;
      -noclean_files) b_noclean_files=1 ;;
      -help|-h)       ;;
      *) echo -e "ERROR: Invalid option specified '$1' (type "./top.sh -help" for more information)\n"; exit 1 ;;
    esac
     shift
  done

  # -reset_run is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_run == 1) ]]; then
    echo -e "ERROR: -reset_run switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -reset_log is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_log == 1) ]]; then
    echo -e "ERROR: -reset_log switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -keep_index is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_keep_index == 1) ]]; then
    echo -e "ERROR: -keep_index switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -noclean_files is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_noclean_files == 1) ]]; then
    echo -e "ERROR: -noclean_files switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi
}

# script usage
usage()
{
  msg="Usage: base.sh [-help]\n\
Usage: base.sh [-step]\n\
Usage: base.sh [-lib_map_path]\n\
Usage: base.sh [-reset_run]\n\
Usage: base.sh [-reset_log]\n\
Usage: base.sh [-keep_index]\n\
Usage: base.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-step <name>] -- Execute specified step (compile, elaborate, simulate)\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Delete simulator generated data files from the previous run and recreate simulator setup\n\
file/library mappings for a clean run. This switch will not execute steps defined in the script.\n\n\
NOTE: To keep simulator index file settings from the previous run, use the -keep_index switch\n\
NOTE: To regenerate simulator index file but keep the simulator generated files, use the -noclean_files switch\n\n\
[-reset_log] -- Delete simulator generated log files from the previous run\n\n\
[-keep_index] -- Keep simulator index file settings from the previous run\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run\n"
  echo -e $msg
  exit 0
}

# initialize globals
step=""
lib_map_path=""
b_step=0
b_lib_map_path=0
b_gen_bypass=0
b_reset_run=0
b_reset_log=0
b_keep_index=0
b_noclean_files=0

# launch script
run $*
