
//			å¼?æ”¾çš„é€æ¬¡é€¼è¿‘ç®—æ³•

module sqrt_1
	#( 	
			parameter  		 							d_width = 48,
			parameter       							q_width = (d_width/2)-1,
			parameter       							r_width = q_width + 1
		)
	(
	input			wire									clk,
	input			wire									rst_n,
	input			wire									i_vaild,
	input			wire			[d_width-1:0]			data_i, //è¾“å…¥
	
	
	output		reg									o_vaild,
	output		reg			[q_width:0]			data_o //è¾“å‡º
	//output		reg			[r_width:0]			data_r  //ä½™æ•°
	
    );
//--------------------------------------------------------------------------------
	reg 							[d_width:0] 		D				[r_width:1]; //è¢«å¼€æ–¹æ•°
	reg 							[q_width:0] 		Q_z			[r_width:1]; //ä¸´æ—¶
	reg	 						[q_width:0] 		Q_q			[r_width:1]; //ç¡®è®¤
	reg 													ivalid_t		[r_width:1];
    reg		                 	[r_width:0]			data_r ; //ä½™æ•°
//--------------------------------------------------------------------------------
	always@(posedge	clk or negedge	rst_n)
		begin
			if(!rst_n)
				begin
					D[r_width] <= 0;
					Q_z[r_width] <= 0;
					Q_q[r_width] <= 0;
					ivalid_t[r_width] <= 0;
				end
			else	if(i_vaild)
				begin
					D[r_width] <= data_i;  //è¢«å¼€æ–¹æ•°æ?
					Q_z[r_width] <= {1'b1,{q_width{1'b0}}}; //å®éªŒå€¼è®¾ç½?
					Q_q[r_width] <= 0; //å®é™…è®¡ç®—ç»“æœ
					ivalid_t[r_width] <= 1;
				end
			else
				begin
					D[r_width] <= 0;
					Q_z[r_width] <= 0;
					Q_q[r_width] <= 0;
					ivalid_t[r_width] <= 0;
				end
		end
//-------------------------------------------------------------------------------
//		è¿­ä»£è®¡ç®—è¿‡ç¨‹
//-------------------------------------------------------------------------------
		generate
			genvar i;
				for(i=r_width-1;i>=1;i=i-1)
					begin:U
						always@(posedge clk or negedge	rst_n)
							begin
								if(!rst_n)
									begin
										D[i] <= 0;
										Q_z[i] <= 0;
										Q_q[i] <= 0;
										ivalid_t[i] <= 0;
									end
								else	if(ivalid_t[i+1])
									begin
										if(Q_z[i+1]*Q_z[i+1] > D[i+1])
											begin
												Q_z[i] <= {Q_q[i+1][q_width:i],1'b1,{{i-1}{1'b0}}};
												Q_q[i] <= Q_q[i+1];
											end
										else
											begin
												Q_z[i] <= {Q_z[i+1][q_width:i],1'b1,{{i-1}{1'b0}}};
												Q_q[i] <= Q_z[i+1];
											end
										D[i] <= D[i+1];
										ivalid_t[i] <= 1;
									end
								else
									begin
										ivalid_t[i] <= 0;
										D[i] <= 0;
										Q_q[i] <= 0;
										Q_z[i] <= 0;
									end
							end
					end
		endgenerate
//--------------------------------------------------------------------------------
//	è®¡ç®—ä½™æ•°ä¸æœ€ç»ˆå¹³æ–¹æ ¹
//--------------------------------------------------------------------------------
		always@(posedge	clk or negedge	rst_n) 
			begin
				if(!rst_n)
					begin
						data_o <= 0;
						data_r <= 0;
						o_vaild <= 0;
					end
				else	if(ivalid_t[1])
					begin
						if(Q_z[1]*Q_z[1] > D[1])
							begin
								data_o <= Q_q[1];
								data_r <= D[1] - Q_q[1]*Q_q[1];
								o_vaild <= 1;
							end
						else
							begin
								data_o <= {Q_q[1][q_width:1],Q_z[1][0]};
								data_r <= D[1] - {Q_q[1][q_width:1],Q_z[1][0]}*{Q_q[1][q_width:1],Q_z[1][0]};
								o_vaild <= 1;
							end
					end
				else
					begin
						data_o <= 0;
						data_r <= 0;
						o_vaild <= 0;
					end
			end
endmodule
