# defaults
SIM ?= ${simulator}
TOPLEVEL_LANG ?= ${lang}

${LANG}_SOURCES += ${source_files}

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = ${topname}

# MODULE is the basename of the Python test file
MODULE = ${pyname}

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim
