-- VHDL for IBM SMS ALD page 14.71.35.1
-- Title: E AR READOUT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/7/2020 10:45:45 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_35_1_E_AR_READOUT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_CE_RO_E_AR:	 in STD_LOGIC;
		PS_E_CYCLE_CTRL:	 in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO:	 in STD_LOGIC;
		PS_STORE_ADDR_REG_OPS_RO_GATE:	 in STD_LOGIC;
		PS_E_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_RO_E_AR:	 out STD_LOGIC);
end ALD_14_71_35_1_E_AR_READOUT;

architecture behavioral of ALD_14_71_35_1_E_AR_READOUT is 

	signal OUT_5B_C: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_1B_G: STD_LOGIC;
	signal OUT_3C_R: STD_LOGIC;

begin

	OUT_5B_C <= NOT(PS_E_CYCLE_CTRL AND PS_E_CH_OVLP_IN_PROCESS AND MS_CONSOLE_INHIBIT_AR_RO );
	OUT_2B_D <= NOT(OUT_5B_C AND MV_CE_RO_E_AR AND OUT_3C_R );
	OUT_1B_G <= OUT_2B_D;
	OUT_3C_R <= NOT(PS_STORE_ADDR_REG_OPS_RO_GATE AND PS_E_SYMBOL_OP_MODIFIER );

	PS_RO_E_AR <= OUT_1B_G;


end;
