

================================================================
== Vivado HLS Report for 'makeItZero'
================================================================
* Date:           Thu Apr 13 22:43:44 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.138|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  821|  821|  821|  821|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  820|  820|        82|          -|          -|    10|    no    |
        | + Loop 1.1      |   80|   80|        10|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |    8|    8|         1|          -|          -|     8|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 5 [1/1] (1.17ns)   --->   "br label %.loopexit" [lib/utils.cpp:5]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%f_0 = phi i4 [ 0, %0 ], [ %f, %.loopexit.loopexit ]"   --->   Operation 6 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.08ns)   --->   "%icmp_ln5 = icmp eq i4 %f_0, -6" [lib/utils.cpp:5]   --->   Operation 7 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.40ns)   --->   "%f = add i4 %f_0, 1" [lib/utils.cpp:5]   --->   Operation 9 'add' 'f' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5, label %1, label %.preheader19.preheader" [lib/utils.cpp:5]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.17ns)   --->   "br label %.preheader19" [lib/utils.cpp:6]   --->   Operation 11 'br' <Predicate = (!icmp_ln5)> <Delay = 1.17>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [lib/utils.cpp:9]   --->   Operation 12 'ret' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ %row, %.preheader19.loopexit ], [ 0, %.preheader19.preheader ]"   --->   Operation 13 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.08ns)   --->   "%icmp_ln6 = icmp eq i4 %row_0, -8" [lib/utils.cpp:6]   --->   Operation 14 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 15 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.40ns)   --->   "%row = add i4 %row_0, 1" [lib/utils.cpp:6]   --->   Operation 16 'add' 'row' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %.loopexit.loopexit, label %.preheader.preheader" [lib/utils.cpp:6]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %row_0, i3 0)" [lib/utils.cpp:8]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i7 %tmp to i8" [lib/utils.cpp:7]   --->   Operation 19 'zext' 'zext_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.17ns)   --->   "br label %.preheader" [lib/utils.cpp:7]   --->   Operation 20 'br' <Predicate = (!icmp_ln6)> <Delay = 1.17>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 21 'br' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.13>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ %col, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.08ns)   --->   "%icmp_ln7 = icmp eq i4 %col_0, -8" [lib/utils.cpp:7]   --->   Operation 23 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 24 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.40ns)   --->   "%col = add i4 %col_0, 1" [lib/utils.cpp:7]   --->   Operation 25 'add' 'col' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %.preheader19.loopexit, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [lib/utils.cpp:7]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %col_0 to i8" [lib/utils.cpp:8]   --->   Operation 27 'zext' 'zext_ln203' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.57ns)   --->   "%add_ln203 = add i8 %zext_ln7, %zext_ln203" [lib/utils.cpp:8]   --->   Operation 28 'add' 'add_ln203' <Predicate = (!icmp_ln7)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i8 %add_ln203 to i64" [lib/utils.cpp:8]   --->   Operation 29 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%A_0_V_addr = getelementptr [64 x i14]* %A_0_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 30 'getelementptr' 'A_0_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%A_1_V_addr = getelementptr [64 x i14]* %A_1_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 31 'getelementptr' 'A_1_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%A_2_V_addr = getelementptr [64 x i14]* %A_2_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 32 'getelementptr' 'A_2_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%A_3_V_addr = getelementptr [64 x i14]* %A_3_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 33 'getelementptr' 'A_3_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%A_4_V_addr = getelementptr [64 x i14]* %A_4_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 34 'getelementptr' 'A_4_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%A_5_V_addr = getelementptr [64 x i14]* %A_5_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 35 'getelementptr' 'A_5_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%A_6_V_addr = getelementptr [64 x i14]* %A_6_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 36 'getelementptr' 'A_6_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%A_7_V_addr = getelementptr [64 x i14]* %A_7_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 37 'getelementptr' 'A_7_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%A_8_V_addr = getelementptr [64 x i14]* %A_8_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 38 'getelementptr' 'A_8_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%A_9_V_addr = getelementptr [64 x i14]* %A_9_V, i64 0, i64 %zext_ln203_5" [lib/utils.cpp:8]   --->   Operation 39 'getelementptr' 'A_9_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.14ns)   --->   "switch i4 %f_0, label %branch9 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]" [lib/utils.cpp:8]   --->   Operation 40 'switch' <Predicate = (!icmp_ln7)> <Delay = 1.14>
ST_4 : Operation 41 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_8_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 41 'store' <Predicate = (!icmp_ln7 & f_0 == 8)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 42 'br' <Predicate = (!icmp_ln7 & f_0 == 8)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_7_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 43 'store' <Predicate = (!icmp_ln7 & f_0 == 7)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 44 'br' <Predicate = (!icmp_ln7 & f_0 == 7)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_6_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 45 'store' <Predicate = (!icmp_ln7 & f_0 == 6)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 46 'br' <Predicate = (!icmp_ln7 & f_0 == 6)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_5_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 47 'store' <Predicate = (!icmp_ln7 & f_0 == 5)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 48 'br' <Predicate = (!icmp_ln7 & f_0 == 5)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_4_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 49 'store' <Predicate = (!icmp_ln7 & f_0 == 4)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 50 'br' <Predicate = (!icmp_ln7 & f_0 == 4)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_3_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 51 'store' <Predicate = (!icmp_ln7 & f_0 == 3)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 52 'br' <Predicate = (!icmp_ln7 & f_0 == 3)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_2_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 53 'store' <Predicate = (!icmp_ln7 & f_0 == 2)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 54 'br' <Predicate = (!icmp_ln7 & f_0 == 2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_1_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 55 'store' <Predicate = (!icmp_ln7 & f_0 == 1)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 56 'br' <Predicate = (!icmp_ln7 & f_0 == 1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_0_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 57 'store' <Predicate = (!icmp_ln7 & f_0 == 0)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 58 'br' <Predicate = (!icmp_ln7 & f_0 == 0)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.56ns)   --->   "store i14 0, i14* %A_9_V_addr, align 2" [lib/utils.cpp:8]   --->   Operation 59 'store' <Predicate = (!icmp_ln7 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4 & f_0 != 5 & f_0 != 6 & f_0 != 7 & f_0 != 8)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit19" [lib/utils.cpp:8]   --->   Operation 60 'br' <Predicate = (!icmp_ln7 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4 & f_0 != 5 & f_0 != 6 & f_0 != 7 & f_0 != 8)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [lib/utils.cpp:7]   --->   Operation 61 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader19"   --->   Operation 62 'br' <Predicate = (icmp_ln7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', lib/utils.cpp:5) [13]  (1.18 ns)

 <State 2>: 1.41ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', lib/utils.cpp:5) [13]  (0 ns)
	'add' operation ('f', lib/utils.cpp:5) [16]  (1.41 ns)

 <State 3>: 1.41ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', lib/utils.cpp:6) [21]  (0 ns)
	'add' operation ('row', lib/utils.cpp:6) [24]  (1.41 ns)

 <State 4>: 3.14ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', lib/utils.cpp:7) [31]  (0 ns)
	'add' operation ('add_ln203', lib/utils.cpp:8) [38]  (1.57 ns)
	'getelementptr' operation ('A_8_V_addr', lib/utils.cpp:8) [48]  (0 ns)
	'store' operation ('store_ln8', lib/utils.cpp:8) of constant 0 on array 'A_8_V' [52]  (1.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
