

================================================================
== Vitis HLS Report for 'reduce_accum8_ii_is_1_Pipeline_accum8'
================================================================
* Date:           Sun Jul 10 12:43:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  10.290 us|  10.290 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- accum8  |     2056|     2056|        11|          2|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     104|    -|
|Register         |        -|     -|     252|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     252|     200|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_88_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln54_fu_82_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          23|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2              |   9|          2|   11|         22|
    |j_fu_36                           |   9|          2|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 104|         23|   31|         63|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_143                    |  32|   0|   32|          0|
    |accum_addr_reg_137                |   3|   0|    3|          0|
    |accum_load_reg_148                |  32|   0|   32|          0|
    |add_reg_158                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln54_reg_128                 |   1|   0|    1|          0|
    |j_fu_36                           |  11|   0|   11|          0|
    |accum_addr_reg_137                |  64|  32|    3|          0|
    |icmp_ln54_reg_128                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 252|  64|  128|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|grp_fu_122_p_din0    |  out|   32|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|grp_fu_122_p_din1    |  out|   32|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|grp_fu_122_p_opcode  |  out|    2|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|grp_fu_122_p_dout0   |   in|   32|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|grp_fu_122_p_ce      |  out|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1_Pipeline_accum8|  return value|
|A_address0           |  out|   10|   ap_memory|                                      A|         array|
|A_ce0                |  out|    1|   ap_memory|                                      A|         array|
|A_q0                 |   in|   32|   ap_memory|                                      A|         array|
|accum_address0       |  out|    3|   ap_memory|                                  accum|         array|
|accum_ce0            |  out|    1|   ap_memory|                                  accum|         array|
|accum_we0            |  out|    1|   ap_memory|                                  accum|         array|
|accum_d0             |  out|   32|   ap_memory|                                  accum|         array|
|accum_address1       |  out|    3|   ap_memory|                                  accum|         array|
|accum_ce1            |  out|    1|   ap_memory|                                  accum|         array|
|accum_q1             |   in|   32|   ap_memory|                                  accum|         array|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

