// Seed: 1397253110
module module_0 (
    input tri id_0,
    output wor id_1,
    output wand id_2,
    input uwire id_3,
    input supply0 id_4,
    output supply0 id_5
);
  wire id_7;
endmodule
module module_1 (
    output wor   id_0,
    output tri1  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  wire  id_6,
    output wand  id_7,
    input  logic id_8
);
  always @(id_8 or negedge 1'b0) force id_7 = id_8;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
