##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClkDrvr
		4.2::Critical Path Report for ClkDrvr_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ClkDrvr_1:R vs. ClkDrvr_1:R)
		5.2::Critical Path Report for (ClkDrvr:R vs. ClkDrvr:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: ClkDrvr       | Frequency: 62.72 MHz  | Target: 3.20 MHz   | 
Clock: ClkDrvr_1     | Frequency: 61.93 MHz  | Target: 3.20 MHz   | 
Clock: CyBUS_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 48.00 MHz  | 
Clock: CyScBoostClk  | N/A                   | Target: 9.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClkDrvr       ClkDrvr        312500           296556      N/A              N/A         N/A              N/A         N/A              N/A         
ClkDrvr_1     ClkDrvr_1      312500           296353      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
Servo1(0)_PAD  24188         ClkDrvr:R         
Servo2(0)_PAD  22992         ClkDrvr:R         
Servo3(0)_PAD  24827         ClkDrvr_1:R       
Servo4(0)_PAD  24366         ClkDrvr_1:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClkDrvr
*************************************
Clock: ClkDrvr
Frequency: 62.72 MHz | Target: 3.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMA:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWMA:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 296556p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 308270

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3084   6584  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11714  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11714  296556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for ClkDrvr_1
***************************************
Clock: ClkDrvr_1
Frequency: 61.93 MHz | Target: 3.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMB:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWMB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 296353p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     308270

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11917
-------------------------------------   ----- 
End-of-path arrival time (ps)           11917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3287   6787  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11917  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11917  296353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ClkDrvr_1:R vs. ClkDrvr_1:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMB:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWMB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 296353p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     308270

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11917
-------------------------------------   ----- 
End-of-path arrival time (ps)           11917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3287   6787  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11917  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11917  296353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (ClkDrvr:R vs. ClkDrvr:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMA:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWMA:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 296556p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 308270

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3084   6584  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11714  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11714  296556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMB:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWMB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 296353p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     308270

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11917
-------------------------------------   ----- 
End-of-path arrival time (ps)           11917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3287   6787  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11917  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11917  296353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMA:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWMA:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 296556p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 308270

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3084   6584  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11714  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11714  296556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMB:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 299545p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     312000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12455
-------------------------------------   ----- 
End-of-path arrival time (ps)           12455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  296353  RISE       1
\PWMB:PWMUDB:status_2\/main_1          macrocell1      3291   6791  299545  RISE       1
\PWMB:PWMUDB:status_2\/q               macrocell1      3350  10141  299545  RISE       1
\PWMB:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2314  12455  299545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMB:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWMB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 299644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     306440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6796
-------------------------------------   ---- 
End-of-path arrival time (ps)           6796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3296   6796  299644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMB:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMB:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 299653p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     306440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6787
-------------------------------------   ---- 
End-of-path arrival time (ps)           6787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  296353  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3287   6787  299653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMA:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWMA:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 299856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 306440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   3084   6584  299856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMA:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMA:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 299856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 306440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3084   6584  299856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMA:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMA:PWMUDB:genblk8:stsreg\/clock
Path slack     : 299894p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 312000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12106
-------------------------------------   ----- 
End-of-path arrival time (ps)           12106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  296556  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  296556  RISE       1
\PWMA:PWMUDB:status_2\/main_1          macrocell2      2941   6441  299894  RISE       1
\PWMA:PWMUDB:status_2\/q               macrocell2      3350   9791  299894  RISE       1
\PWMA:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  12106  299894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:genblk8:stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMA:PWMUDB:db_cnt_0\/main_7
Capture Clock  : \PWMA:PWMUDB:db_cnt_0\/clock_0
Path slack     : 300676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8314
-------------------------------------   ---- 
End-of-path arrival time (ps)           8314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  300676  RISE       1
\PWMA:PWMUDB:db_cnt_0\/main_7         macrocell19     4564   8314  300676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMA:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWMA:PWMUDB:db_cnt_1\/clock_0
Path slack     : 300692p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  300676  RISE       1
\PWMA:PWMUDB:db_cnt_1\/main_7         macrocell18     4548   8298  300692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:runmode_enable\/q
Path End       : \PWMA:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWMA:PWMUDB:db_cnt_0\/clock_0
Path slack     : 301222p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7768
-------------------------------------   ---- 
End-of-path arrival time (ps)           7768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  298668  RISE       1
\PWMA:PWMUDB:db_cnt_0\/main_0   macrocell19   6518   7768  301222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMB:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMB:PWMUDB:prevCompare1\/clock_0
Path slack     : 301393p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  301393  RISE       1
\PWMB:PWMUDB:prevCompare1\/main_0     macrocell9      3847   7597  301393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:prevCompare1\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMB:PWMUDB:status_0\/main_1
Capture Clock  : \PWMB:PWMUDB:status_0\/clock_0
Path slack     : 301393p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  301393  RISE       1
\PWMB:PWMUDB:status_0\/main_1         macrocell11     3847   7597  301393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:status_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN1_0/main_7
Capture Clock  : MODIN1_0/clock_0
Path slack     : 301534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  301393  RISE       1
MODIN1_0/main_7                       macrocell8      3706   7456  301534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN1_1/main_7
Capture Clock  : MODIN1_1/clock_0
Path slack     : 301551p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  301393  RISE       1
MODIN1_1/main_7                       macrocell7      3689   7439  301551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_1268/main_1
Capture Clock  : Net_1268/clock_0
Path slack     : 301594p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  301594  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  301594  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  301594  RISE       1
Net_1268/main_1                       macrocell13     3526   7396  301594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1268/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMA:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWMA:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 301761p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7229
-------------------------------------   ---- 
End-of-path arrival time (ps)           7229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  300676  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/main_5  macrocell17     3479   7229  301761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:runmode_enable\/q
Path End       : \PWMA:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWMA:PWMUDB:db_cnt_1\/clock_0
Path slack     : 301785p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  298668  RISE       1
\PWMA:PWMUDB:db_cnt_1\/main_0   macrocell18   5955   7205  301785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:runmode_enable\/q
Path End       : \PWMB:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMB:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 301926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     306440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:runmode_enable\/q         macrocell3      1250   1250  298626  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3264   4514  301926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:runmode_enable\/q
Path End       : \PWMA:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWMA:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 301951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 306440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  298668  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3239   4489  301951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:runmode_enable\/q
Path End       : \PWMB:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWMB:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 301966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     306440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:runmode_enable\/q         macrocell3      1250   1250  298626  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3224   4474  301966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:runmode_enable\/q
Path End       : \PWMA:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMA:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 301968p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 306440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  298668  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3222   4472  301968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:pwm_db_reg\/q
Path End       : \PWMA:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWMA:PWMUDB:db_cnt_1\/clock_0
Path slack     : 301982p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7008
-------------------------------------   ---- 
End-of-path arrival time (ps)           7008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:pwm_db_reg\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:pwm_db_reg\/q     macrocell15   1250   1250  301982  RISE       1
\PWMA:PWMUDB:db_cnt_1\/main_1  macrocell18   5758   7008  301982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:pwm_db_reg\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 302238p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:pwm_db_reg\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:pwm_db_reg\/q  macrocell4    1250   1250  302238  RISE       1
MODIN1_0/main_1             macrocell8    5502   6752  302238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWMA:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWMA:PWMUDB:db_cnt_1\/clock_0
Path slack     : 302294p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_ph1_run_temp\/q  macrocell16   1250   1250  302294  RISE       1
\PWMA:PWMUDB:db_cnt_1\/main_2    macrocell18   5446   6696  302294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMB:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWMB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 302318p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  301393  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/main_5  macrocell6      2922   6672  302318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWMA:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWMA:PWMUDB:prevCompare2\/clock_0
Path slack     : 302319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  302319  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  302319  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  302319  RISE       1
\PWMA:PWMUDB:prevCompare2\/main_0     macrocell21     2801   6671  302319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:prevCompare2\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_1187/main_1
Capture Clock  : Net_1187/clock_0
Path slack     : 302319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  302319  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  302319  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  302319  RISE       1
Net_1187/main_1                       macrocell24     2801   6671  302319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1187/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMB:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWMB:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 302327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  301393  RISE       1
\PWMB:PWMUDB:pwm_db_reg\/main_1       macrocell4      2913   6663  302327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:pwm_db_reg\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMB:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWMB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 302327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  301393  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  301393  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/main_5  macrocell5      2913   6663  302327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWMA:PWMUDB:status_1\/main_1
Capture Clock  : \PWMA:PWMUDB:status_1\/clock_0
Path slack     : 302337p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  302319  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  302319  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  302319  RISE       1
\PWMA:PWMUDB:status_1\/main_1         macrocell23     2783   6653  302337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:status_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWMB:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWMB:PWMUDB:prevCompare2\/clock_0
Path slack     : 302520p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  301594  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  301594  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  301594  RISE       1
\PWMB:PWMUDB:prevCompare2\/main_0     macrocell10     2600   6470  302520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:prevCompare2\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWMB:PWMUDB:status_1\/main_1
Capture Clock  : \PWMB:PWMUDB:status_1\/clock_0
Path slack     : 302529p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  301594  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  301594  RISE       1
\PWMB:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  301594  RISE       1
\PWMB:PWMUDB:status_1\/main_1         macrocell12     2591   6461  302529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:status_1\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:pwm_db_reg\/q
Path End       : \PWMA:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWMA:PWMUDB:db_cnt_0\/clock_0
Path slack     : 302538p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6452
-------------------------------------   ---- 
End-of-path arrival time (ps)           6452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:pwm_db_reg\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:pwm_db_reg\/q     macrocell15   1250   1250  301982  RISE       1
\PWMA:PWMUDB:db_cnt_0\/main_1  macrocell19   5202   6452  302538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMA:PWMUDB:status_0\/main_1
Capture Clock  : \PWMA:PWMUDB:status_0\/clock_0
Path slack     : 302624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  300676  RISE       1
\PWMA:PWMUDB:status_0\/main_1         macrocell22     2616   6366  302624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:status_0\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMA:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWMA:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 302639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  300676  RISE       1
\PWMA:PWMUDB:pwm_db_reg\/main_1       macrocell15     2601   6351  302639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:pwm_db_reg\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMA:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWMA:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 302639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  300676  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/main_5  macrocell16     2601   6351  302639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMA:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMA:PWMUDB:prevCompare1\/clock_0
Path slack     : 302639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  300676  RISE       1
\PWMA:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  300676  RISE       1
\PWMA:PWMUDB:prevCompare1\/main_0     macrocell20     2601   6351  302639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:prevCompare1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWMA:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWMA:PWMUDB:db_cnt_0\/clock_0
Path slack     : 302848p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_ph1_run_temp\/q  macrocell16   1250   1250  302294  RISE       1
\PWMA:PWMUDB:db_cnt_0\/main_2    macrocell19   4892   6142  302848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:pwm_db_reg\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 303096p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:pwm_db_reg\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:pwm_db_reg\/q  macrocell4    1250   1250  302238  RISE       1
MODIN1_1/main_1             macrocell7    4644   5894  303096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_cnt_0\/q
Path End       : \PWMA:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWMA:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 303114p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_cnt_0\/q              macrocell19   1250   1250  303114  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/main_4  macrocell16   4626   5876  303114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:pwm_db_reg\/q
Path End       : \PWMB:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWMB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 303155p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:pwm_db_reg\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:pwm_db_reg\/q            macrocell4    1250   1250  302238  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/main_1  macrocell5    4585   5835  303155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_cnt_1\/q
Path End       : \PWMA:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWMA:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 303450p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_cnt_1\/q              macrocell18   1250   1250  303450  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/main_3  macrocell16   4290   5540  303450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:runmode_enable\/q
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 303564p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:runmode_enable\/q  macrocell3    1250   1250  298626  RISE       1
MODIN1_0/main_0                 macrocell8    4176   5426  303564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:runmode_enable\/q
Path End       : Net_1268/main_0
Capture Clock  : Net_1268/clock_0
Path slack     : 303596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:runmode_enable\/q  macrocell3    1250   1250  298626  RISE       1
Net_1268/main_0                 macrocell13   4144   5394  303596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1268/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:runmode_enable\/q
Path End       : \PWMA:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWMA:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 303603p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:runmode_enable\/q        macrocell14   1250   1250  298668  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/main_0  macrocell17   4137   5387  303603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:runmode_enable\/q
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 303624p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:runmode_enable\/q  macrocell3    1250   1250  298626  RISE       1
MODIN1_1/main_0                 macrocell7    4116   5366  303624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:pwm_db_reg\/q
Path End       : \PWMA:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWMA:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 303703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:pwm_db_reg\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:pwm_db_reg\/q            macrocell15   1250   1250  301982  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/main_1  macrocell17   4037   5287  303703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_cnt_0\/q
Path End       : \PWMA:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWMA:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 303730p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_cnt_0\/q              macrocell19   1250   1250  303114  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/main_4  macrocell17   4010   5260  303730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:pwm_db_reg\/q
Path End       : \PWMB:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWMB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 303813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:pwm_db_reg\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:pwm_db_reg\/q            macrocell4    1250   1250  302238  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/main_1  macrocell6    3927   5177  303813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PWMB:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWMB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 303892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                            macrocell7    1250   1250  303892  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/main_3  macrocell5    3848   5098  303892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_cnt_1\/q
Path End       : \PWMA:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWMA:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 303900p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_cnt_1\/q              macrocell18   1250   1250  303450  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/main_3  macrocell17   3840   5090  303900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWMA:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWMA:PWMUDB:db_cnt_1\/clock_0
Path slack     : 304028p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_ph2_run_temp\/q  macrocell17   1250   1250  304028  RISE       1
\PWMA:PWMUDB:db_cnt_1\/main_3    macrocell18   3712   4962  304028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PWMB:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWMB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 304029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                            macrocell8    1250   1250  304029  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/main_4  macrocell6    3711   4961  304029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWMA:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWMA:PWMUDB:db_cnt_0\/clock_0
Path slack     : 304031p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_ph2_run_temp\/q  macrocell17   1250   1250  304028  RISE       1
\PWMA:PWMUDB:db_cnt_0\/main_3    macrocell19   3709   4959  304031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PWMB:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWMB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 304057p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                            macrocell8    1250   1250  304029  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/main_4  macrocell5    3683   4933  304057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PWMB:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWMB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 304172p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                            macrocell7    1250   1250  303892  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/main_3  macrocell6    3568   4818  304172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 304209p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:db_ph1_run_temp\/q  macrocell5    1250   1250  304209  RISE       1
MODIN1_1/main_2                  macrocell7    3531   4781  304209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 304341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:db_ph1_run_temp\/q  macrocell5    1250   1250  304209  RISE       1
MODIN1_0/main_2                  macrocell8    3399   4649  304341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 304368p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:db_ph2_run_temp\/q  macrocell6    1250   1250  304368  RISE       1
MODIN1_0/main_3                  macrocell8    3372   4622  304368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 304382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:db_ph2_run_temp\/q  macrocell6    1250   1250  304368  RISE       1
MODIN1_1/main_3                  macrocell7    3358   4608  304382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:runmode_enable\/q
Path End       : \PWMB:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWMB:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 304484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:runmode_enable\/q   macrocell3    1250   1250  298626  RISE       1
\PWMB:PWMUDB:pwm_db_reg\/main_0  macrocell4    3256   4506  304484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:pwm_db_reg\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:runmode_enable\/q
Path End       : \PWMB:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWMB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 304484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:runmode_enable\/q        macrocell3    1250   1250  298626  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/main_0  macrocell5    3256   4506  304484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:runmode_enable\/q
Path End       : Net_1187/main_0
Capture Clock  : Net_1187/clock_0
Path slack     : 304509p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  298668  RISE       1
Net_1187/main_0                 macrocell24   3231   4481  304509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1187/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:runmode_enable\/q
Path End       : \PWMA:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWMA:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 304514p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:runmode_enable\/q   macrocell14   1250   1250  298668  RISE       1
\PWMA:PWMUDB:pwm_db_reg\/main_0  macrocell15   3226   4476  304514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:pwm_db_reg\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:runmode_enable\/q
Path End       : \PWMA:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWMA:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 304514p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:runmode_enable\/q        macrocell14   1250   1250  298668  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/main_0  macrocell16   3226   4476  304514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:runmode_enable\/q
Path End       : \PWMB:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWMB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 304524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:runmode_enable\/q        macrocell3    1250   1250  298626  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/main_0  macrocell6    3216   4466  304524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_cnt_0\/q
Path End       : \PWMA:PWMUDB:db_cnt_0\/main_6
Capture Clock  : \PWMA:PWMUDB:db_cnt_0\/clock_0
Path slack     : 304624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_cnt_0\/q       macrocell19   1250   1250  303114  RISE       1
\PWMA:PWMUDB:db_cnt_0\/main_6  macrocell19   3116   4366  304624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_cnt_0\/q
Path End       : \PWMA:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWMA:PWMUDB:db_cnt_1\/clock_0
Path slack     : 304655p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_cnt_0\/q       macrocell19   1250   1250  303114  RISE       1
\PWMA:PWMUDB:db_cnt_1\/main_6  macrocell18   3085   4335  304655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWMA:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWMA:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 304798p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_ph2_run_temp\/q       macrocell17   1250   1250  304028  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/main_2  macrocell17   2942   4192  304798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 304803p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell7    1250   1250  303892  RISE       1
MODIN1_0/main_5  macrocell8    2937   4187  304803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 304809p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell7    1250   1250  303892  RISE       1
MODIN1_1/main_5  macrocell7    2931   4181  304809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_cnt_1\/q
Path End       : \PWMA:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWMA:PWMUDB:db_cnt_0\/clock_0
Path slack     : 304821p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_cnt_1\/q       macrocell18   1250   1250  303450  RISE       1
\PWMA:PWMUDB:db_cnt_0\/main_5  macrocell19   2919   4169  304821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_cnt_1\/q
Path End       : \PWMA:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWMA:PWMUDB:db_cnt_1\/clock_0
Path slack     : 304826p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_cnt_1\/q       macrocell18   1250   1250  303450  RISE       1
\PWMA:PWMUDB:db_cnt_1\/main_5  macrocell18   2914   4164  304826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 304955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell8    1250   1250  304029  RISE       1
MODIN1_1/main_6  macrocell7    2785   4035  304955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 304967p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell8    1250   1250  304029  RISE       1
MODIN1_0/main_6  macrocell8    2773   4023  304967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWMB:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWMB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 305112p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:db_ph1_run_temp\/q       macrocell5    1250   1250  304209  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/main_2  macrocell5    2628   3878  305112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:pwm_db_reg\/q
Path End       : \PWMA:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWMA:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 305119p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:pwm_db_reg\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:pwm_db_reg\/q            macrocell15   1250   1250  301982  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/main_1  macrocell16   2621   3871  305119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:prevCompare2\/q
Path End       : \PWMB:PWMUDB:status_1\/main_0
Capture Clock  : \PWMB:PWMUDB:status_1\/clock_0
Path slack     : 305428p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:prevCompare2\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:prevCompare2\/q   macrocell10   1250   1250  305428  RISE       1
\PWMB:PWMUDB:status_1\/main_0  macrocell12   2312   3562  305428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:status_1\/clock_0                             macrocell12         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWMA:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWMA:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 305433p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:db_ph1_run_temp\/q       macrocell16   1250   1250  302294  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/main_2  macrocell16   2307   3557  305433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:prevCompare1\/q
Path End       : \PWMB:PWMUDB:status_0\/main_0
Capture Clock  : \PWMB:PWMUDB:status_0\/clock_0
Path slack     : 305438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:prevCompare1\/clock_0                         macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:prevCompare1\/q   macrocell9    1250   1250  305438  RISE       1
\PWMB:PWMUDB:status_0\/main_0  macrocell11   2302   3552  305438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:status_0\/clock_0                             macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWMB:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWMB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 305439p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:db_ph2_run_temp\/q       macrocell6    1250   1250  304368  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/main_2  macrocell6    2301   3551  305439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMB:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMB:PWMUDB:runmode_enable\/clock_0
Path slack     : 305440p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  305440  RISE       1
\PWMB:PWMUDB:runmode_enable\/main_0      macrocell3     2340   3550  305440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:runmode_enable\/clock_0                       macrocell3          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:prevCompare2\/q
Path End       : \PWMA:PWMUDB:status_1\/main_0
Capture Clock  : \PWMA:PWMUDB:status_1\/clock_0
Path slack     : 305451p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:prevCompare2\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:prevCompare2\/q   macrocell21   1250   1250  305451  RISE       1
\PWMA:PWMUDB:status_1\/main_0  macrocell23   2289   3539  305451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:status_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:prevCompare1\/q
Path End       : \PWMA:PWMUDB:status_0\/main_0
Capture Clock  : \PWMA:PWMUDB:status_0\/clock_0
Path slack     : 305456p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:prevCompare1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:prevCompare1\/q   macrocell20   1250   1250  305456  RISE       1
\PWMA:PWMUDB:status_0\/main_0  macrocell22   2284   3534  305456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:status_0\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 305460p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:genblk7:dbctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell2   1210   1210  305460  RISE       1
MODIN1_1/main_4                            macrocell7     2320   3530  305460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : \PWMA:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWMA:PWMUDB:db_cnt_1\/clock_0
Path slack     : 305466p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:genblk7:dbctrlreg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell4   1210   1210  305466  RISE       1
\PWMA:PWMUDB:db_cnt_1\/main_4              macrocell18    2314   3524  305466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_1\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:genblk7:dbctrlreg\/control_0
Path End       : \PWMA:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWMA:PWMUDB:db_cnt_0\/clock_0
Path slack     : 305475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:genblk7:dbctrlreg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:genblk7:dbctrlreg\/control_0  controlcell4   1210   1210  305475  RISE       1
\PWMA:PWMUDB:db_cnt_0\/main_4              macrocell19    2305   3515  305475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:db_cnt_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMA:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMA:PWMUDB:runmode_enable\/clock_0
Path slack     : 305479p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  305479  RISE       1
\PWMA:PWMUDB:runmode_enable\/main_0      macrocell14    2301   3511  305479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:runmode_enable\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:genblk7:dbctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 305482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     308990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:genblk7:dbctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:genblk7:dbctrlreg\/control_0  controlcell2   1210   1210  305482  RISE       1
MODIN1_0/main_4                            macrocell8     2298   3508  305482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:status_0\/q
Path End       : \PWMB:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 307820p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     312000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:status_0\/clock_0                             macrocell11         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:status_0\/q               macrocell11    1250   1250  307820  RISE       1
\PWMB:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2930   4180  307820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB:PWMUDB:status_1\/q
Path End       : \PWMB:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWMB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 308429p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (ClkDrvr_1:R#1 vs. ClkDrvr_1:R#2)   312500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     312000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:status_1\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMB:PWMUDB:status_1\/q               macrocell12    1250   1250  308429  RISE       1
\PWMB:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  308429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMB:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:status_0\/q
Path End       : \PWMA:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMA:PWMUDB:genblk8:stsreg\/clock
Path slack     : 308439p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 312000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:status_0\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:status_0\/q               macrocell22    1250   1250  308439  RISE       1
\PWMA:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2311   3561  308439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:genblk8:stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMA:PWMUDB:status_1\/q
Path End       : \PWMA:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWMA:PWMUDB:genblk8:stsreg\/clock
Path slack     : 308451p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (ClkDrvr:R#1 vs. ClkDrvr:R#2)   312500
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 312000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:status_1\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\PWMA:PWMUDB:status_1\/q               macrocell23    1250   1250  308451  RISE       1
\PWMA:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2299   3549  308451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWMA:PWMUDB:genblk8:stsreg\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

