
STM32L010RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000436c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  0800442c  0800442c  0001442c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004624  08004624  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004624  08004624  00014624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800462c  0800462c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800462c  0800462c  0001462c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004630  08004630  00014630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004634  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000070  080046a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  080046a4  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bbc8  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ae4  00000000  00000000  0002bc60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  0002d748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a90  00000000  00000000  0002e280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011d54  00000000  00000000  0002ed10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc74  00000000  00000000  00040a64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006fdc7  00000000  00000000  0004c6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bc49f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c34  00000000  00000000  000bc4f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004414 	.word	0x08004414

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004414 	.word	0x08004414

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	1c08      	adds	r0, r1, #0
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f82e 	bl	80002d4 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	0415      	lsls	r5, r2, #16
 8000288:	0c2d      	lsrs	r5, r5, #16
 800028a:	000f      	movs	r7, r1
 800028c:	0001      	movs	r1, r0
 800028e:	002e      	movs	r6, r5
 8000290:	46c6      	mov	lr, r8
 8000292:	4684      	mov	ip, r0
 8000294:	0400      	lsls	r0, r0, #16
 8000296:	0c14      	lsrs	r4, r2, #16
 8000298:	0c00      	lsrs	r0, r0, #16
 800029a:	0c09      	lsrs	r1, r1, #16
 800029c:	4346      	muls	r6, r0
 800029e:	434d      	muls	r5, r1
 80002a0:	4360      	muls	r0, r4
 80002a2:	4361      	muls	r1, r4
 80002a4:	1940      	adds	r0, r0, r5
 80002a6:	0c34      	lsrs	r4, r6, #16
 80002a8:	1824      	adds	r4, r4, r0
 80002aa:	b500      	push	{lr}
 80002ac:	42a5      	cmp	r5, r4
 80002ae:	d903      	bls.n	80002b8 <__aeabi_lmul+0x34>
 80002b0:	2080      	movs	r0, #128	; 0x80
 80002b2:	0240      	lsls	r0, r0, #9
 80002b4:	4680      	mov	r8, r0
 80002b6:	4441      	add	r1, r8
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	186d      	adds	r5, r5, r1
 80002bc:	4661      	mov	r1, ip
 80002be:	4359      	muls	r1, r3
 80002c0:	437a      	muls	r2, r7
 80002c2:	0430      	lsls	r0, r6, #16
 80002c4:	1949      	adds	r1, r1, r5
 80002c6:	0424      	lsls	r4, r4, #16
 80002c8:	0c00      	lsrs	r0, r0, #16
 80002ca:	1820      	adds	r0, r4, r0
 80002cc:	1889      	adds	r1, r1, r2
 80002ce:	bc80      	pop	{r7}
 80002d0:	46b8      	mov	r8, r7
 80002d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002d4 <__udivmoddi4>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	4657      	mov	r7, sl
 80002d8:	464e      	mov	r6, r9
 80002da:	4645      	mov	r5, r8
 80002dc:	46de      	mov	lr, fp
 80002de:	b5e0      	push	{r5, r6, r7, lr}
 80002e0:	0004      	movs	r4, r0
 80002e2:	000d      	movs	r5, r1
 80002e4:	4692      	mov	sl, r2
 80002e6:	4699      	mov	r9, r3
 80002e8:	b083      	sub	sp, #12
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d830      	bhi.n	8000350 <__udivmoddi4+0x7c>
 80002ee:	d02d      	beq.n	800034c <__udivmoddi4+0x78>
 80002f0:	4649      	mov	r1, r9
 80002f2:	4650      	mov	r0, sl
 80002f4:	f000 f8ba 	bl	800046c <__clzdi2>
 80002f8:	0029      	movs	r1, r5
 80002fa:	0006      	movs	r6, r0
 80002fc:	0020      	movs	r0, r4
 80002fe:	f000 f8b5 	bl	800046c <__clzdi2>
 8000302:	1a33      	subs	r3, r6, r0
 8000304:	4698      	mov	r8, r3
 8000306:	3b20      	subs	r3, #32
 8000308:	469b      	mov	fp, r3
 800030a:	d433      	bmi.n	8000374 <__udivmoddi4+0xa0>
 800030c:	465a      	mov	r2, fp
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	4642      	mov	r2, r8
 8000314:	001f      	movs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d83a      	bhi.n	8000396 <__udivmoddi4+0xc2>
 8000320:	42af      	cmp	r7, r5
 8000322:	d100      	bne.n	8000326 <__udivmoddi4+0x52>
 8000324:	e078      	b.n	8000418 <__udivmoddi4+0x144>
 8000326:	465b      	mov	r3, fp
 8000328:	1ba4      	subs	r4, r4, r6
 800032a:	41bd      	sbcs	r5, r7
 800032c:	2b00      	cmp	r3, #0
 800032e:	da00      	bge.n	8000332 <__udivmoddi4+0x5e>
 8000330:	e075      	b.n	800041e <__udivmoddi4+0x14a>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	465a      	mov	r2, fp
 800033e:	4093      	lsls	r3, r2
 8000340:	9301      	str	r3, [sp, #4]
 8000342:	2301      	movs	r3, #1
 8000344:	4642      	mov	r2, r8
 8000346:	4093      	lsls	r3, r2
 8000348:	9300      	str	r3, [sp, #0]
 800034a:	e028      	b.n	800039e <__udivmoddi4+0xca>
 800034c:	4282      	cmp	r2, r0
 800034e:	d9cf      	bls.n	80002f0 <__udivmoddi4+0x1c>
 8000350:	2200      	movs	r2, #0
 8000352:	2300      	movs	r3, #0
 8000354:	9200      	str	r2, [sp, #0]
 8000356:	9301      	str	r3, [sp, #4]
 8000358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <__udivmoddi4+0x8e>
 800035e:	601c      	str	r4, [r3, #0]
 8000360:	605d      	str	r5, [r3, #4]
 8000362:	9800      	ldr	r0, [sp, #0]
 8000364:	9901      	ldr	r1, [sp, #4]
 8000366:	b003      	add	sp, #12
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	46bb      	mov	fp, r7
 800036c:	46b2      	mov	sl, r6
 800036e:	46a9      	mov	r9, r5
 8000370:	46a0      	mov	r8, r4
 8000372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000374:	4642      	mov	r2, r8
 8000376:	2320      	movs	r3, #32
 8000378:	1a9b      	subs	r3, r3, r2
 800037a:	4652      	mov	r2, sl
 800037c:	40da      	lsrs	r2, r3
 800037e:	4641      	mov	r1, r8
 8000380:	0013      	movs	r3, r2
 8000382:	464a      	mov	r2, r9
 8000384:	408a      	lsls	r2, r1
 8000386:	0017      	movs	r7, r2
 8000388:	4642      	mov	r2, r8
 800038a:	431f      	orrs	r7, r3
 800038c:	4653      	mov	r3, sl
 800038e:	4093      	lsls	r3, r2
 8000390:	001e      	movs	r6, r3
 8000392:	42af      	cmp	r7, r5
 8000394:	d9c4      	bls.n	8000320 <__udivmoddi4+0x4c>
 8000396:	2200      	movs	r2, #0
 8000398:	2300      	movs	r3, #0
 800039a:	9200      	str	r2, [sp, #0]
 800039c:	9301      	str	r3, [sp, #4]
 800039e:	4643      	mov	r3, r8
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d0d9      	beq.n	8000358 <__udivmoddi4+0x84>
 80003a4:	07fb      	lsls	r3, r7, #31
 80003a6:	0872      	lsrs	r2, r6, #1
 80003a8:	431a      	orrs	r2, r3
 80003aa:	4646      	mov	r6, r8
 80003ac:	087b      	lsrs	r3, r7, #1
 80003ae:	e00e      	b.n	80003ce <__udivmoddi4+0xfa>
 80003b0:	42ab      	cmp	r3, r5
 80003b2:	d101      	bne.n	80003b8 <__udivmoddi4+0xe4>
 80003b4:	42a2      	cmp	r2, r4
 80003b6:	d80c      	bhi.n	80003d2 <__udivmoddi4+0xfe>
 80003b8:	1aa4      	subs	r4, r4, r2
 80003ba:	419d      	sbcs	r5, r3
 80003bc:	2001      	movs	r0, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2100      	movs	r1, #0
 80003c4:	3e01      	subs	r6, #1
 80003c6:	1824      	adds	r4, r4, r0
 80003c8:	414d      	adcs	r5, r1
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d006      	beq.n	80003dc <__udivmoddi4+0x108>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	d9ee      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80003d2:	3e01      	subs	r6, #1
 80003d4:	1924      	adds	r4, r4, r4
 80003d6:	416d      	adcs	r5, r5
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d1f8      	bne.n	80003ce <__udivmoddi4+0xfa>
 80003dc:	9800      	ldr	r0, [sp, #0]
 80003de:	9901      	ldr	r1, [sp, #4]
 80003e0:	465b      	mov	r3, fp
 80003e2:	1900      	adds	r0, r0, r4
 80003e4:	4169      	adcs	r1, r5
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db24      	blt.n	8000434 <__udivmoddi4+0x160>
 80003ea:	002b      	movs	r3, r5
 80003ec:	465a      	mov	r2, fp
 80003ee:	4644      	mov	r4, r8
 80003f0:	40d3      	lsrs	r3, r2
 80003f2:	002a      	movs	r2, r5
 80003f4:	40e2      	lsrs	r2, r4
 80003f6:	001c      	movs	r4, r3
 80003f8:	465b      	mov	r3, fp
 80003fa:	0015      	movs	r5, r2
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	db2a      	blt.n	8000456 <__udivmoddi4+0x182>
 8000400:	0026      	movs	r6, r4
 8000402:	409e      	lsls	r6, r3
 8000404:	0033      	movs	r3, r6
 8000406:	0026      	movs	r6, r4
 8000408:	4647      	mov	r7, r8
 800040a:	40be      	lsls	r6, r7
 800040c:	0032      	movs	r2, r6
 800040e:	1a80      	subs	r0, r0, r2
 8000410:	4199      	sbcs	r1, r3
 8000412:	9000      	str	r0, [sp, #0]
 8000414:	9101      	str	r1, [sp, #4]
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x84>
 8000418:	42a3      	cmp	r3, r4
 800041a:	d8bc      	bhi.n	8000396 <__udivmoddi4+0xc2>
 800041c:	e783      	b.n	8000326 <__udivmoddi4+0x52>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	2100      	movs	r1, #0
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	2200      	movs	r2, #0
 8000428:	9100      	str	r1, [sp, #0]
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	2201      	movs	r2, #1
 800042e:	40da      	lsrs	r2, r3
 8000430:	9201      	str	r2, [sp, #4]
 8000432:	e786      	b.n	8000342 <__udivmoddi4+0x6e>
 8000434:	4642      	mov	r2, r8
 8000436:	2320      	movs	r3, #32
 8000438:	1a9b      	subs	r3, r3, r2
 800043a:	002a      	movs	r2, r5
 800043c:	4646      	mov	r6, r8
 800043e:	409a      	lsls	r2, r3
 8000440:	0023      	movs	r3, r4
 8000442:	40f3      	lsrs	r3, r6
 8000444:	4644      	mov	r4, r8
 8000446:	4313      	orrs	r3, r2
 8000448:	002a      	movs	r2, r5
 800044a:	40e2      	lsrs	r2, r4
 800044c:	001c      	movs	r4, r3
 800044e:	465b      	mov	r3, fp
 8000450:	0015      	movs	r5, r2
 8000452:	2b00      	cmp	r3, #0
 8000454:	dad4      	bge.n	8000400 <__udivmoddi4+0x12c>
 8000456:	4642      	mov	r2, r8
 8000458:	002f      	movs	r7, r5
 800045a:	2320      	movs	r3, #32
 800045c:	0026      	movs	r6, r4
 800045e:	4097      	lsls	r7, r2
 8000460:	1a9b      	subs	r3, r3, r2
 8000462:	40de      	lsrs	r6, r3
 8000464:	003b      	movs	r3, r7
 8000466:	4333      	orrs	r3, r6
 8000468:	e7cd      	b.n	8000406 <__udivmoddi4+0x132>
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzdi2>:
 800046c:	b510      	push	{r4, lr}
 800046e:	2900      	cmp	r1, #0
 8000470:	d103      	bne.n	800047a <__clzdi2+0xe>
 8000472:	f000 f807 	bl	8000484 <__clzsi2>
 8000476:	3020      	adds	r0, #32
 8000478:	e002      	b.n	8000480 <__clzdi2+0x14>
 800047a:	1c08      	adds	r0, r1, #0
 800047c:	f000 f802 	bl	8000484 <__clzsi2>
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__clzsi2>:
 8000484:	211c      	movs	r1, #28
 8000486:	2301      	movs	r3, #1
 8000488:	041b      	lsls	r3, r3, #16
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0xe>
 800048e:	0c00      	lsrs	r0, r0, #16
 8000490:	3910      	subs	r1, #16
 8000492:	0a1b      	lsrs	r3, r3, #8
 8000494:	4298      	cmp	r0, r3
 8000496:	d301      	bcc.n	800049c <__clzsi2+0x18>
 8000498:	0a00      	lsrs	r0, r0, #8
 800049a:	3908      	subs	r1, #8
 800049c:	091b      	lsrs	r3, r3, #4
 800049e:	4298      	cmp	r0, r3
 80004a0:	d301      	bcc.n	80004a6 <__clzsi2+0x22>
 80004a2:	0900      	lsrs	r0, r0, #4
 80004a4:	3904      	subs	r1, #4
 80004a6:	a202      	add	r2, pc, #8	; (adr r2, 80004b0 <__clzsi2+0x2c>)
 80004a8:	5c10      	ldrb	r0, [r2, r0]
 80004aa:	1840      	adds	r0, r0, r1
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	02020304 	.word	0x02020304
 80004b4:	01010101 	.word	0x01010101
	...

080004c0 <Print>:
ADC_HandleTypeDef hadc;

// ----- Functions ----- 

static void Print(char* msg)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	0018      	movs	r0, r3
 80004cc:	f7ff fe1c 	bl	8000108 <strlen>
 80004d0:	0003      	movs	r3, r0
 80004d2:	b29a      	uxth	r2, r3
 80004d4:	6879      	ldr	r1, [r7, #4]
 80004d6:	4804      	ldr	r0, [pc, #16]	; (80004e8 <Print+0x28>)
 80004d8:	2364      	movs	r3, #100	; 0x64
 80004da:	f002 febf 	bl	800325c <HAL_UART_Transmit>
}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	46bd      	mov	sp, r7
 80004e2:	b002      	add	sp, #8
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	200000f4 	.word	0x200000f4

080004ec <Error_Handler>:

void Error_Handler(char* err_msg)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f4:	b672      	cpsid	i
}
 80004f6:	46c0      	nop			; (mov r8, r8)
     __disable_irq();
    while (1)
	{
    	Print(err_msg);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	0018      	movs	r0, r3
 80004fc:	f7ff ffe0 	bl	80004c0 <Print>
 8000500:	e7fa      	b.n	80004f8 <Error_Handler+0xc>
	...

08000504 <SystemClock_Config>:
	}
}

void SystemClock_Config(void)
{
 8000504:	b590      	push	{r4, r7, lr}
 8000506:	b093      	sub	sp, #76	; 0x4c
 8000508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800050a:	2414      	movs	r4, #20
 800050c:	193b      	adds	r3, r7, r4
 800050e:	0018      	movs	r0, r3
 8000510:	2334      	movs	r3, #52	; 0x34
 8000512:	001a      	movs	r2, r3
 8000514:	2100      	movs	r1, #0
 8000516:	f003 fb4f 	bl	8003bb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800051a:	003b      	movs	r3, r7
 800051c:	0018      	movs	r0, r3
 800051e:	2314      	movs	r3, #20
 8000520:	001a      	movs	r2, r3
 8000522:	2100      	movs	r1, #0
 8000524:	f003 fb48 	bl	8003bb8 <memset>

  //Configure the main internal regulator output voltage
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000528:	4b20      	ldr	r3, [pc, #128]	; (80005ac <SystemClock_Config+0xa8>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a20      	ldr	r2, [pc, #128]	; (80005b0 <SystemClock_Config+0xac>)
 800052e:	401a      	ands	r2, r3
 8000530:	4b1e      	ldr	r3, [pc, #120]	; (80005ac <SystemClock_Config+0xa8>)
 8000532:	2180      	movs	r1, #128	; 0x80
 8000534:	0109      	lsls	r1, r1, #4
 8000536:	430a      	orrs	r2, r1
 8000538:	601a      	str	r2, [r3, #0]

  //Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800053a:	0021      	movs	r1, r4
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2210      	movs	r2, #16
 8000540:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2201      	movs	r2, #1
 8000546:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2200      	movs	r2, #0
 800054c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800054e:	187b      	adds	r3, r7, r1
 8000550:	22a0      	movs	r2, #160	; 0xa0
 8000552:	0212      	lsls	r2, r2, #8
 8000554:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2200      	movs	r2, #0
 800055a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800055c:	187b      	adds	r3, r7, r1
 800055e:	0018      	movs	r0, r3
 8000560:	f001 fa2c 	bl	80019bc <HAL_RCC_OscConfig>
 8000564:	1e03      	subs	r3, r0, #0
 8000566:	d003      	beq.n	8000570 <SystemClock_Config+0x6c>
  {
    Error_Handler("HAL_RCC_OscConfig failed!");
 8000568:	4b12      	ldr	r3, [pc, #72]	; (80005b4 <SystemClock_Config+0xb0>)
 800056a:	0018      	movs	r0, r3
 800056c:	f7ff ffbe 	bl	80004ec <Error_Handler>
  }
  
  //Initializes the CPU, AHB and APB buses clocks
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000570:	003b      	movs	r3, r7
 8000572:	220f      	movs	r2, #15
 8000574:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000576:	003b      	movs	r3, r7
 8000578:	2200      	movs	r2, #0
 800057a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800057c:	003b      	movs	r3, r7
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000582:	003b      	movs	r3, r7
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000588:	003b      	movs	r3, r7
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800058e:	003b      	movs	r3, r7
 8000590:	2100      	movs	r1, #0
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fd8e 	bl	80020b4 <HAL_RCC_ClockConfig>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d003      	beq.n	80005a4 <SystemClock_Config+0xa0>
  {
    Error_Handler("HAL_RCC_ClockConfig failed!");
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <SystemClock_Config+0xb4>)
 800059e:	0018      	movs	r0, r3
 80005a0:	f7ff ffa4 	bl	80004ec <Error_Handler>
  }
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	b013      	add	sp, #76	; 0x4c
 80005aa:	bd90      	pop	{r4, r7, pc}
 80005ac:	40007000 	.word	0x40007000
 80005b0:	ffffe7ff 	.word	0xffffe7ff
 80005b4:	0800442c 	.word	0x0800442c
 80005b8:	08004448 	.word	0x08004448

080005bc <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80005c0:	4b15      	ldr	r3, [pc, #84]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005c2:	4a16      	ldr	r2, [pc, #88]	; (800061c <MX_USART2_UART_Init+0x60>)
 80005c4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80005c6:	4b14      	ldr	r3, [pc, #80]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005c8:	22e1      	movs	r2, #225	; 0xe1
 80005ca:	0252      	lsls	r2, r2, #9
 80005cc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ce:	4b12      	ldr	r3, [pc, #72]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80005d4:	4b10      	ldr	r3, [pc, #64]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80005da:	4b0f      	ldr	r3, [pc, #60]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005dc:	2200      	movs	r2, #0
 80005de:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80005e0:	4b0d      	ldr	r3, [pc, #52]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005e2:	220c      	movs	r2, #12
 80005e4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005e6:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005ec:	4b0a      	ldr	r3, [pc, #40]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005f2:	4b09      	ldr	r3, [pc, #36]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005f8:	4b07      	ldr	r3, [pc, #28]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK)
 80005fe:	4b06      	ldr	r3, [pc, #24]	; (8000618 <MX_USART2_UART_Init+0x5c>)
 8000600:	0018      	movs	r0, r3
 8000602:	f002 fdd7 	bl	80031b4 <HAL_UART_Init>
 8000606:	1e03      	subs	r3, r0, #0
 8000608:	d003      	beq.n	8000612 <MX_USART2_UART_Init+0x56>
	{
		Error_Handler("HAL_UART_Init failed!");
 800060a:	4b05      	ldr	r3, [pc, #20]	; (8000620 <MX_USART2_UART_Init+0x64>)
 800060c:	0018      	movs	r0, r3
 800060e:	f7ff ff6d 	bl	80004ec <Error_Handler>
	}
}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	200000f4 	.word	0x200000f4
 800061c:	40004400 	.word	0x40004400
 8000620:	08004464 	.word	0x08004464

08000624 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	; 0x28
 8000628:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800062a:	2318      	movs	r3, #24
 800062c:	18fb      	adds	r3, r7, r3
 800062e:	0018      	movs	r0, r3
 8000630:	2310      	movs	r3, #16
 8000632:	001a      	movs	r2, r3
 8000634:	2100      	movs	r1, #0
 8000636:	f003 fabf 	bl	8003bb8 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800063a:	2310      	movs	r3, #16
 800063c:	18fb      	adds	r3, r7, r3
 800063e:	0018      	movs	r0, r3
 8000640:	2308      	movs	r3, #8
 8000642:	001a      	movs	r2, r3
 8000644:	2100      	movs	r1, #0
 8000646:	f003 fab7 	bl	8003bb8 <memset>
	TIM_OC_InitTypeDef sConfigOC = {0};
 800064a:	003b      	movs	r3, r7
 800064c:	0018      	movs	r0, r3
 800064e:	2310      	movs	r3, #16
 8000650:	001a      	movs	r2, r3
 8000652:	2100      	movs	r1, #0
 8000654:	f003 fab0 	bl	8003bb8 <memset>

	//Configure timer 2
	htim2.Instance = TIM2;
 8000658:	4b35      	ldr	r3, [pc, #212]	; (8000730 <MX_TIM2_Init+0x10c>)
 800065a:	2280      	movs	r2, #128	; 0x80
 800065c:	05d2      	lsls	r2, r2, #23
 800065e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 209; //2.097 MHZ divided by 209 results in 10000 oscillations per second
 8000660:	4b33      	ldr	r3, [pc, #204]	; (8000730 <MX_TIM2_Init+0x10c>)
 8000662:	22d1      	movs	r2, #209	; 0xd1
 8000664:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000666:	4b32      	ldr	r3, [pc, #200]	; (8000730 <MX_TIM2_Init+0x10c>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 100; //Counter goes up to 100, then starts anew. This results in 100 counter restarts per second
 800066c:	4b30      	ldr	r3, [pc, #192]	; (8000730 <MX_TIM2_Init+0x10c>)
 800066e:	2264      	movs	r2, #100	; 0x64
 8000670:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000672:	4b2f      	ldr	r3, [pc, #188]	; (8000730 <MX_TIM2_Init+0x10c>)
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000678:	4b2d      	ldr	r3, [pc, #180]	; (8000730 <MX_TIM2_Init+0x10c>)
 800067a:	2200      	movs	r2, #0
 800067c:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800067e:	4b2c      	ldr	r3, [pc, #176]	; (8000730 <MX_TIM2_Init+0x10c>)
 8000680:	0018      	movs	r0, r3
 8000682:	f001 ff3b 	bl	80024fc <HAL_TIM_Base_Init>
 8000686:	1e03      	subs	r3, r0, #0
 8000688:	d003      	beq.n	8000692 <MX_TIM2_Init+0x6e>
	{
		Error_Handler("HAL_TIM_Base_Init failed!");
 800068a:	4b2a      	ldr	r3, [pc, #168]	; (8000734 <MX_TIM2_Init+0x110>)
 800068c:	0018      	movs	r0, r3
 800068e:	f7ff ff2d 	bl	80004ec <Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL; //Use internal clock as a clock source (at 2 MHZ, max. 32 MHZ)
 8000692:	2118      	movs	r1, #24
 8000694:	187b      	adds	r3, r7, r1
 8000696:	2280      	movs	r2, #128	; 0x80
 8000698:	0152      	lsls	r2, r2, #5
 800069a:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800069c:	187a      	adds	r2, r7, r1
 800069e:	4b24      	ldr	r3, [pc, #144]	; (8000730 <MX_TIM2_Init+0x10c>)
 80006a0:	0011      	movs	r1, r2
 80006a2:	0018      	movs	r0, r3
 80006a4:	f002 fa2e 	bl	8002b04 <HAL_TIM_ConfigClockSource>
 80006a8:	1e03      	subs	r3, r0, #0
 80006aa:	d003      	beq.n	80006b4 <MX_TIM2_Init+0x90>
	{
		Error_Handler("HAL_TIM_ConfigClockSource failed!");
 80006ac:	4b22      	ldr	r3, [pc, #136]	; (8000738 <MX_TIM2_Init+0x114>)
 80006ae:	0018      	movs	r0, r3
 80006b0:	f7ff ff1c 	bl	80004ec <Error_Handler>
	}

	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80006b4:	4b1e      	ldr	r3, [pc, #120]	; (8000730 <MX_TIM2_Init+0x10c>)
 80006b6:	0018      	movs	r0, r3
 80006b8:	f001 ffac 	bl	8002614 <HAL_TIM_PWM_Init>
 80006bc:	1e03      	subs	r3, r0, #0
 80006be:	d003      	beq.n	80006c8 <MX_TIM2_Init+0xa4>
  	{
   		Error_Handler("HAL_TIM_PWM_Init failed!");
 80006c0:	4b1e      	ldr	r3, [pc, #120]	; (800073c <MX_TIM2_Init+0x118>)
 80006c2:	0018      	movs	r0, r3
 80006c4:	f7ff ff12 	bl	80004ec <Error_Handler>
  	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006c8:	2110      	movs	r1, #16
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2200      	movs	r2, #0
 80006d4:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006d6:	187a      	adds	r2, r7, r1
 80006d8:	4b15      	ldr	r3, [pc, #84]	; (8000730 <MX_TIM2_Init+0x10c>)
 80006da:	0011      	movs	r1, r2
 80006dc:	0018      	movs	r0, r3
 80006de:	f002 fd11 	bl	8003104 <HAL_TIMEx_MasterConfigSynchronization>
 80006e2:	1e03      	subs	r3, r0, #0
 80006e4:	d003      	beq.n	80006ee <MX_TIM2_Init+0xca>
	{
		Error_Handler("HAL_TIMEx_MasterConfigSynchronization failed!");
 80006e6:	4b16      	ldr	r3, [pc, #88]	; (8000740 <MX_TIM2_Init+0x11c>)
 80006e8:	0018      	movs	r0, r3
 80006ea:	f7ff feff 	bl	80004ec <Error_Handler>
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006ee:	003b      	movs	r3, r7
 80006f0:	2260      	movs	r2, #96	; 0x60
 80006f2:	601a      	str	r2, [r3, #0]
  	sConfigOC.Pulse = 50;
 80006f4:	003b      	movs	r3, r7
 80006f6:	2232      	movs	r2, #50	; 0x32
 80006f8:	605a      	str	r2, [r3, #4]
  	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006fa:	003b      	movs	r3, r7
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000700:	003b      	movs	r3, r7
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000706:	0039      	movs	r1, r7
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_TIM2_Init+0x10c>)
 800070a:	2200      	movs	r2, #0
 800070c:	0018      	movs	r0, r3
 800070e:	f002 f93d 	bl	800298c <HAL_TIM_PWM_ConfigChannel>
 8000712:	1e03      	subs	r3, r0, #0
 8000714:	d003      	beq.n	800071e <MX_TIM2_Init+0xfa>
  	{
   		Error_Handler("HAL_TIM_PWM_ConfigChannel failed!");
 8000716:	4b0b      	ldr	r3, [pc, #44]	; (8000744 <MX_TIM2_Init+0x120>)
 8000718:	0018      	movs	r0, r3
 800071a:	f7ff fee7 	bl	80004ec <Error_Handler>
  	}

	HAL_TIM_MspPostInit(&htim2);
 800071e:	4b04      	ldr	r3, [pc, #16]	; (8000730 <MX_TIM2_Init+0x10c>)
 8000720:	0018      	movs	r0, r3
 8000722:	f000 f9b3 	bl	8000a8c <HAL_TIM_MspPostInit>
}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b00a      	add	sp, #40	; 0x28
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	200000b4 	.word	0x200000b4
 8000734:	0800447c 	.word	0x0800447c
 8000738:	08004498 	.word	0x08004498
 800073c:	080044bc 	.word	0x080044bc
 8000740:	080044d8 	.word	0x080044d8
 8000744:	08004508 	.word	0x08004508

08000748 <MX_ADC_Init>:

static void MX_ADC_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800074e:	003b      	movs	r3, r7
 8000750:	0018      	movs	r0, r3
 8000752:	2308      	movs	r3, #8
 8000754:	001a      	movs	r2, r3
 8000756:	2100      	movs	r1, #0
 8000758:	f003 fa2e 	bl	8003bb8 <memset>

  //Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  hadc.Instance = ADC1;
 800075c:	4b2c      	ldr	r3, [pc, #176]	; (8000810 <MX_ADC_Init+0xc8>)
 800075e:	4a2d      	ldr	r2, [pc, #180]	; (8000814 <MX_ADC_Init+0xcc>)
 8000760:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000762:	4b2b      	ldr	r3, [pc, #172]	; (8000810 <MX_ADC_Init+0xc8>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000768:	4b29      	ldr	r3, [pc, #164]	; (8000810 <MX_ADC_Init+0xc8>)
 800076a:	22c0      	movs	r2, #192	; 0xc0
 800076c:	0612      	lsls	r2, r2, #24
 800076e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000770:	4b27      	ldr	r3, [pc, #156]	; (8000810 <MX_ADC_Init+0xc8>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000776:	4b26      	ldr	r3, [pc, #152]	; (8000810 <MX_ADC_Init+0xc8>)
 8000778:	2200      	movs	r2, #0
 800077a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800077c:	4b24      	ldr	r3, [pc, #144]	; (8000810 <MX_ADC_Init+0xc8>)
 800077e:	2201      	movs	r2, #1
 8000780:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000782:	4b23      	ldr	r3, [pc, #140]	; (8000810 <MX_ADC_Init+0xc8>)
 8000784:	2200      	movs	r2, #0
 8000786:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000788:	4b21      	ldr	r3, [pc, #132]	; (8000810 <MX_ADC_Init+0xc8>)
 800078a:	2220      	movs	r2, #32
 800078c:	2100      	movs	r1, #0
 800078e:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000790:	4b1f      	ldr	r3, [pc, #124]	; (8000810 <MX_ADC_Init+0xc8>)
 8000792:	2221      	movs	r2, #33	; 0x21
 8000794:	2100      	movs	r1, #0
 8000796:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000798:	4b1d      	ldr	r3, [pc, #116]	; (8000810 <MX_ADC_Init+0xc8>)
 800079a:	2200      	movs	r2, #0
 800079c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800079e:	4b1c      	ldr	r3, [pc, #112]	; (8000810 <MX_ADC_Init+0xc8>)
 80007a0:	22c2      	movs	r2, #194	; 0xc2
 80007a2:	32ff      	adds	r2, #255	; 0xff
 80007a4:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80007a6:	4b1a      	ldr	r3, [pc, #104]	; (8000810 <MX_ADC_Init+0xc8>)
 80007a8:	222c      	movs	r2, #44	; 0x2c
 80007aa:	2100      	movs	r1, #0
 80007ac:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ae:	4b18      	ldr	r3, [pc, #96]	; (8000810 <MX_ADC_Init+0xc8>)
 80007b0:	2204      	movs	r2, #4
 80007b2:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007b4:	4b16      	ldr	r3, [pc, #88]	; (8000810 <MX_ADC_Init+0xc8>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80007ba:	4b15      	ldr	r3, [pc, #84]	; (8000810 <MX_ADC_Init+0xc8>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 80007c0:	4b13      	ldr	r3, [pc, #76]	; (8000810 <MX_ADC_Init+0xc8>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80007c6:	4b12      	ldr	r3, [pc, #72]	; (8000810 <MX_ADC_Init+0xc8>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80007cc:	4b10      	ldr	r3, [pc, #64]	; (8000810 <MX_ADC_Init+0xc8>)
 80007ce:	0018      	movs	r0, r3
 80007d0:	f000 fb2a 	bl	8000e28 <HAL_ADC_Init>
 80007d4:	1e03      	subs	r3, r0, #0
 80007d6:	d003      	beq.n	80007e0 <MX_ADC_Init+0x98>
  {
    Error_Handler("HAL_ADC_Init failed!");
 80007d8:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <MX_ADC_Init+0xd0>)
 80007da:	0018      	movs	r0, r3
 80007dc:	f7ff fe86 	bl	80004ec <Error_Handler>
  }

  sConfig.Channel = ADC_CHANNEL_0;
 80007e0:	003b      	movs	r3, r7
 80007e2:	2201      	movs	r2, #1
 80007e4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80007e6:	003b      	movs	r3, r7
 80007e8:	2280      	movs	r2, #128	; 0x80
 80007ea:	0152      	lsls	r2, r2, #5
 80007ec:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80007ee:	003a      	movs	r2, r7
 80007f0:	4b07      	ldr	r3, [pc, #28]	; (8000810 <MX_ADC_Init+0xc8>)
 80007f2:	0011      	movs	r1, r2
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 fd81 	bl	80012fc <HAL_ADC_ConfigChannel>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d003      	beq.n	8000806 <MX_ADC_Init+0xbe>
  {
    Error_Handler("HAL_ADC_ConfigChannel failed!");
 80007fe:	4b07      	ldr	r3, [pc, #28]	; (800081c <MX_ADC_Init+0xd4>)
 8000800:	0018      	movs	r0, r3
 8000802:	f7ff fe73 	bl	80004ec <Error_Handler>
  }
}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	b002      	add	sp, #8
 800080c:	bd80      	pop	{r7, pc}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	20000178 	.word	0x20000178
 8000814:	40012400 	.word	0x40012400
 8000818:	0800452c 	.word	0x0800452c
 800081c:	08004544 	.word	0x08004544

08000820 <PortInit>:

static void PortInit(void)
{
 8000820:	b590      	push	{r4, r7, lr}
 8000822:	b08b      	sub	sp, #44	; 0x2c
 8000824:	af00      	add	r7, sp, #0
	//Enable GPIO Ports Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000826:	4b31      	ldr	r3, [pc, #196]	; (80008ec <PortInit+0xcc>)
 8000828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800082a:	4b30      	ldr	r3, [pc, #192]	; (80008ec <PortInit+0xcc>)
 800082c:	2101      	movs	r1, #1
 800082e:	430a      	orrs	r2, r1
 8000830:	62da      	str	r2, [r3, #44]	; 0x2c
 8000832:	4b2e      	ldr	r3, [pc, #184]	; (80008ec <PortInit+0xcc>)
 8000834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000836:	2201      	movs	r2, #1
 8000838:	4013      	ands	r3, r2
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800083e:	4b2b      	ldr	r3, [pc, #172]	; (80008ec <PortInit+0xcc>)
 8000840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000842:	4b2a      	ldr	r3, [pc, #168]	; (80008ec <PortInit+0xcc>)
 8000844:	2102      	movs	r1, #2
 8000846:	430a      	orrs	r2, r1
 8000848:	62da      	str	r2, [r3, #44]	; 0x2c
 800084a:	4b28      	ldr	r3, [pc, #160]	; (80008ec <PortInit+0xcc>)
 800084c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800084e:	2202      	movs	r2, #2
 8000850:	4013      	ands	r3, r2
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000856:	4b25      	ldr	r3, [pc, #148]	; (80008ec <PortInit+0xcc>)
 8000858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800085a:	4b24      	ldr	r3, [pc, #144]	; (80008ec <PortInit+0xcc>)
 800085c:	2104      	movs	r1, #4
 800085e:	430a      	orrs	r2, r1
 8000860:	62da      	str	r2, [r3, #44]	; 0x2c
 8000862:	4b22      	ldr	r3, [pc, #136]	; (80008ec <PortInit+0xcc>)
 8000864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000866:	2204      	movs	r2, #4
 8000868:	4013      	ands	r3, r2
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800086e:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <PortInit+0xcc>)
 8000870:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000872:	4b1e      	ldr	r3, [pc, #120]	; (80008ec <PortInit+0xcc>)
 8000874:	2180      	movs	r1, #128	; 0x80
 8000876:	430a      	orrs	r2, r1
 8000878:	62da      	str	r2, [r3, #44]	; 0x2c
 800087a:	4b1c      	ldr	r3, [pc, #112]	; (80008ec <PortInit+0xcc>)
 800087c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800087e:	2280      	movs	r2, #128	; 0x80
 8000880:	4013      	ands	r3, r2
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

	//Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000886:	2414      	movs	r4, #20
 8000888:	193b      	adds	r3, r7, r4
 800088a:	0018      	movs	r0, r3
 800088c:	2314      	movs	r3, #20
 800088e:	001a      	movs	r2, r3
 8000890:	2100      	movs	r1, #0
 8000892:	f003 f991 	bl	8003bb8 <memset>

	//Initialize all Output-Pins of Port A
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000896:	193b      	adds	r3, r7, r4
 8000898:	2220      	movs	r2, #32
 800089a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	193b      	adds	r3, r7, r4
 800089e:	2201      	movs	r2, #1
 80008a0:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ae:	193a      	adds	r2, r7, r4
 80008b0:	23a0      	movs	r3, #160	; 0xa0
 80008b2:	05db      	lsls	r3, r3, #23
 80008b4:	0011      	movs	r1, r2
 80008b6:	0018      	movs	r0, r3
 80008b8:	f000 fee6 	bl	8001688 <HAL_GPIO_Init>

	//Initialize all Input-Pins of Port C
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008bc:	0021      	movs	r1, r4
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2280      	movs	r2, #128	; 0x80
 80008c2:	0192      	lsls	r2, r2, #6
 80008c4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	2200      	movs	r2, #0
 80008ca:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2200      	movs	r2, #0
 80008d6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	4a05      	ldr	r2, [pc, #20]	; (80008f0 <PortInit+0xd0>)
 80008dc:	0019      	movs	r1, r3
 80008de:	0010      	movs	r0, r2
 80008e0:	f000 fed2 	bl	8001688 <HAL_GPIO_Init>
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b00b      	add	sp, #44	; 0x2c
 80008ea:	bd90      	pop	{r4, r7, pc}
 80008ec:	40021000 	.word	0x40021000
 80008f0:	50000800 	.word	0x50000800

080008f4 <HAL_TIM_PeriodElapsedCallback>:

//Timed interupt callback function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{	
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
	static uint32_t val = 0;
	static char buffer[15];
	static uint32_t pulse = 0;
		
	//Get ADC value
	HAL_ADC_Start(&hadc);
 80008fc:	4b33      	ldr	r3, [pc, #204]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80008fe:	0018      	movs	r0, r3
 8000900:	f000 fc06 	bl	8001110 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, 100);
 8000904:	4b31      	ldr	r3, [pc, #196]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000906:	2164      	movs	r1, #100	; 0x64
 8000908:	0018      	movs	r0, r3
 800090a:	f000 fc55 	bl	80011b8 <HAL_ADC_PollForConversion>
	val = HAL_ADC_GetValue(&hadc);
 800090e:	4b2f      	ldr	r3, [pc, #188]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000910:	0018      	movs	r0, r3
 8000912:	f000 fce7 	bl	80012e4 <HAL_ADC_GetValue>
 8000916:	0002      	movs	r2, r0
 8000918:	4b2d      	ldr	r3, [pc, #180]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800091a:	601a      	str	r2, [r3, #0]
	sprintf(buffer, "value = %lu\r\n", val);
 800091c:	4b2c      	ldr	r3, [pc, #176]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	492c      	ldr	r1, [pc, #176]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000922:	4b2d      	ldr	r3, [pc, #180]	; (80009d8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000924:	0018      	movs	r0, r3
 8000926:	f003 f94f 	bl	8003bc8 <siprintf>
	Print(buffer);
 800092a:	4b2b      	ldr	r3, [pc, #172]	; (80009d8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800092c:	0018      	movs	r0, r3
 800092e:	f7ff fdc7 	bl	80004c0 <Print>
	
	//Check if 1 sec. elapsed
	if((elapsedTime % 10000) == 0)
 8000932:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	492a      	ldr	r1, [pc, #168]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000938:	0018      	movs	r0, r3
 800093a:	f7ff fc7d 	bl	8000238 <__aeabi_uidivmod>
 800093e:	1e0b      	subs	r3, r1, #0
 8000940:	d105      	bne.n	800094e <HAL_TIM_PeriodElapsedCallback+0x5a>
	{
		//Toggle Onboard-LED (1 sec. on and 1 sec. off)
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);			
 8000942:	23a0      	movs	r3, #160	; 0xa0
 8000944:	05db      	lsls	r3, r3, #23
 8000946:	2120      	movs	r1, #32
 8000948:	0018      	movs	r0, r3
 800094a:	f001 f81b 	bl	8001984 <HAL_GPIO_TogglePin>
	}	

	//Increment elapsed time
	elapsedTime += 100;
 800094e:	4b23      	ldr	r3, [pc, #140]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	3364      	adds	r3, #100	; 0x64
 8000954:	001a      	movs	r2, r3
 8000956:	4b21      	ldr	r3, [pc, #132]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000958:	601a      	str	r2, [r3, #0]

	if(elapsedTime > 10000)
 800095a:	4b20      	ldr	r3, [pc, #128]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4a20      	ldr	r2, [pc, #128]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d905      	bls.n	8000970 <HAL_TIM_PeriodElapsedCallback+0x7c>
		elapsedTime -= 10000;
 8000964:	4b1d      	ldr	r3, [pc, #116]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a1e      	ldr	r2, [pc, #120]	; (80009e4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800096a:	189a      	adds	r2, r3, r2
 800096c:	4b1b      	ldr	r3, [pc, #108]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800096e:	601a      	str	r2, [r3, #0]
	
	//Convert ADC value into a usable pulse width
	pulse = val / 40;
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2128      	movs	r1, #40	; 0x28
 8000976:	0018      	movs	r0, r3
 8000978:	f7ff fbd8 	bl	800012c <__udivsi3>
 800097c:	0003      	movs	r3, r0
 800097e:	001a      	movs	r2, r3
 8000980:	4b19      	ldr	r3, [pc, #100]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000982:	601a      	str	r2, [r3, #0]
	if(pulse > 100)
 8000984:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	2b64      	cmp	r3, #100	; 0x64
 800098a:	d903      	bls.n	8000994 <HAL_TIM_PeriodElapsedCallback+0xa0>
		pulse = 100;
 800098c:	4b16      	ldr	r3, [pc, #88]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800098e:	2264      	movs	r2, #100	; 0x64
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	e006      	b.n	80009a2 <HAL_TIM_PeriodElapsedCallback+0xae>
	else if(pulse < 2)
 8000994:	4b14      	ldr	r3, [pc, #80]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b01      	cmp	r3, #1
 800099a:	d802      	bhi.n	80009a2 <HAL_TIM_PeriodElapsedCallback+0xae>
		pulse = 0;	
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]

	//Update PWM with new pulse width
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse);
 80009a2:	4b12      	ldr	r3, [pc, #72]	; (80009ec <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a10      	ldr	r2, [pc, #64]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80009a8:	6812      	ldr	r2, [r2, #0]
 80009aa:	635a      	str	r2, [r3, #52]	; 0x34
	sprintf(buffer, "pulse = %lu\r\n", pulse);
 80009ac:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	490f      	ldr	r1, [pc, #60]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80009b2:	4b09      	ldr	r3, [pc, #36]	; (80009d8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80009b4:	0018      	movs	r0, r3
 80009b6:	f003 f907 	bl	8003bc8 <siprintf>
	Print(buffer);
 80009ba:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80009bc:	0018      	movs	r0, r3
 80009be:	f7ff fd7f 	bl	80004c0 <Print>
}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	b002      	add	sp, #8
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	20000178 	.word	0x20000178
 80009d0:	2000008c 	.word	0x2000008c
 80009d4:	08004564 	.word	0x08004564
 80009d8:	20000090 	.word	0x20000090
 80009dc:	200000a0 	.word	0x200000a0
 80009e0:	00002710 	.word	0x00002710
 80009e4:	ffffd8f0 	.word	0xffffd8f0
 80009e8:	200000a4 	.word	0x200000a4
 80009ec:	200000b4 	.word	0x200000b4
 80009f0:	08004574 	.word	0x08004574

080009f4 <main>:

int main(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
	//Init stuff
	HAL_Init();
 80009f8:	f000 f9a6 	bl	8000d48 <HAL_Init>
	SystemClock_Config();
 80009fc:	f7ff fd82 	bl	8000504 <SystemClock_Config>
	PortInit();
 8000a00:	f7ff ff0e 	bl	8000820 <PortInit>
	MX_TIM2_Init();
 8000a04:	f7ff fe0e 	bl	8000624 <MX_TIM2_Init>
	MX_USART2_UART_Init();
 8000a08:	f7ff fdd8 	bl	80005bc <MX_USART2_UART_Init>
	MX_ADC_Init();
 8000a0c:	f7ff fe9c 	bl	8000748 <MX_ADC_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 8000a10:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <main+0x30>)
 8000a12:	0018      	movs	r0, r3
 8000a14:	f001 fdb2 	bl	800257c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000a18:	4b02      	ldr	r3, [pc, #8]	; (8000a24 <main+0x30>)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f001 fe41 	bl	80026a4 <HAL_TIM_PWM_Start>

	while (1)
 8000a22:	e7fe      	b.n	8000a22 <main+0x2e>
 8000a24:	200000b4 	.word	0x200000b4

08000a28 <HAL_MspInit>:
#include "main.h"

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);

void HAL_MspInit(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2c:	4b07      	ldr	r3, [pc, #28]	; (8000a4c <HAL_MspInit+0x24>)
 8000a2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a30:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HAL_MspInit+0x24>)
 8000a32:	2101      	movs	r1, #1
 8000a34:	430a      	orrs	r2, r1
 8000a36:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a38:	4b04      	ldr	r3, [pc, #16]	; (8000a4c <HAL_MspInit+0x24>)
 8000a3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a3c:	4b03      	ldr	r3, [pc, #12]	; (8000a4c <HAL_MspInit+0x24>)
 8000a3e:	2180      	movs	r1, #128	; 0x80
 8000a40:	0549      	lsls	r1, r1, #21
 8000a42:	430a      	orrs	r2, r1
 8000a44:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	40021000 	.word	0x40021000

08000a50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	2380      	movs	r3, #128	; 0x80
 8000a5e:	05db      	lsls	r3, r3, #23
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d10d      	bne.n	8000a80 <HAL_TIM_Base_MspInit+0x30>
  {
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_TIM_Base_MspInit+0x38>)
 8000a66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a68:	4b07      	ldr	r3, [pc, #28]	; (8000a88 <HAL_TIM_Base_MspInit+0x38>)
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	639a      	str	r2, [r3, #56]	; 0x38

    //TIM2 interrupt Init
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a70:	2200      	movs	r2, #0
 8000a72:	2100      	movs	r1, #0
 8000a74:	200f      	movs	r0, #15
 8000a76:	f000 fdd5 	bl	8001624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a7a:	200f      	movs	r0, #15
 8000a7c:	f000 fde7 	bl	800164e <HAL_NVIC_EnableIRQ>
  }
}
 8000a80:	46c0      	nop			; (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	b002      	add	sp, #8
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40021000 	.word	0x40021000

08000a8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b089      	sub	sp, #36	; 0x24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	240c      	movs	r4, #12
 8000a96:	193b      	adds	r3, r7, r4
 8000a98:	0018      	movs	r0, r3
 8000a9a:	2314      	movs	r3, #20
 8000a9c:	001a      	movs	r2, r3
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	f003 f88a 	bl	8003bb8 <memset>
  if(htim->Instance==TIM2)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	2380      	movs	r3, #128	; 0x80
 8000aaa:	05db      	lsls	r3, r3, #23
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d123      	bne.n	8000af8 <HAL_TIM_MspPostInit+0x6c>
  {
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab0:	4b13      	ldr	r3, [pc, #76]	; (8000b00 <HAL_TIM_MspPostInit+0x74>)
 8000ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ab4:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <HAL_TIM_MspPostInit+0x74>)
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	62da      	str	r2, [r3, #44]	; 0x2c
 8000abc:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <HAL_TIM_MspPostInit+0x74>)
 8000abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	68bb      	ldr	r3, [r7, #8]

    //TIM2 GPIO Configuration - PA15 ------> TIM2_CH1
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	2280      	movs	r2, #128	; 0x80
 8000acc:	0212      	lsls	r2, r2, #8
 8000ace:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad0:	0021      	movs	r1, r4
 8000ad2:	187b      	adds	r3, r7, r1
 8000ad4:	2202      	movs	r2, #2
 8000ad6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	187b      	adds	r3, r7, r1
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ade:	187b      	adds	r3, r7, r1
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2205      	movs	r2, #5
 8000ae8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aea:	187a      	adds	r2, r7, r1
 8000aec:	23a0      	movs	r3, #160	; 0xa0
 8000aee:	05db      	lsls	r3, r3, #23
 8000af0:	0011      	movs	r1, r2
 8000af2:	0018      	movs	r0, r3
 8000af4:	f000 fdc8 	bl	8001688 <HAL_GPIO_Init>
  }
}
 8000af8:	46c0      	nop			; (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b009      	add	sp, #36	; 0x24
 8000afe:	bd90      	pop	{r4, r7, pc}
 8000b00:	40021000 	.word	0x40021000

08000b04 <HAL_UART_MspInit>:
    HAL_NVIC_DisableIRQ(TIM2_IRQn);
  }
}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b04:	b590      	push	{r4, r7, lr}
 8000b06:	b089      	sub	sp, #36	; 0x24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	240c      	movs	r4, #12
 8000b0e:	193b      	adds	r3, r7, r4
 8000b10:	0018      	movs	r0, r3
 8000b12:	2314      	movs	r3, #20
 8000b14:	001a      	movs	r2, r3
 8000b16:	2100      	movs	r1, #0
 8000b18:	f003 f84e 	bl	8003bb8 <memset>
  if(huart->Instance==USART2)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a18      	ldr	r2, [pc, #96]	; (8000b84 <HAL_UART_MspInit+0x80>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d129      	bne.n	8000b7a <HAL_UART_MspInit+0x76>
  {
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b26:	4b18      	ldr	r3, [pc, #96]	; (8000b88 <HAL_UART_MspInit+0x84>)
 8000b28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b2a:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <HAL_UART_MspInit+0x84>)
 8000b2c:	2180      	movs	r1, #128	; 0x80
 8000b2e:	0289      	lsls	r1, r1, #10
 8000b30:	430a      	orrs	r2, r1
 8000b32:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b34:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <HAL_UART_MspInit+0x84>)
 8000b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b38:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <HAL_UART_MspInit+0x84>)
 8000b3a:	2101      	movs	r1, #1
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b40:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <HAL_UART_MspInit+0x84>)
 8000b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b44:	2201      	movs	r2, #1
 8000b46:	4013      	ands	r3, r2
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	68bb      	ldr	r3, [r7, #8]

    //USART2 GPIO Configuration
    //PA2     ------> USART2_TX
    //PA3     ------> USART2_RX
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b4c:	0021      	movs	r1, r4
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	220c      	movs	r2, #12
 8000b52:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	2202      	movs	r2, #2
 8000b58:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	2203      	movs	r2, #3
 8000b64:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000b66:	187b      	adds	r3, r7, r1
 8000b68:	2204      	movs	r2, #4
 8000b6a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6c:	187a      	adds	r2, r7, r1
 8000b6e:	23a0      	movs	r3, #160	; 0xa0
 8000b70:	05db      	lsls	r3, r3, #23
 8000b72:	0011      	movs	r1, r2
 8000b74:	0018      	movs	r0, r3
 8000b76:	f000 fd87 	bl	8001688 <HAL_GPIO_Init>
  }
}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b009      	add	sp, #36	; 0x24
 8000b80:	bd90      	pop	{r4, r7, pc}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	40004400 	.word	0x40004400
 8000b88:	40021000 	.word	0x40021000

08000b8c <HAL_ADC_MspInit>:
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
  }
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b089      	sub	sp, #36	; 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	240c      	movs	r4, #12
 8000b96:	193b      	adds	r3, r7, r4
 8000b98:	0018      	movs	r0, r3
 8000b9a:	2314      	movs	r3, #20
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	f003 f80a 	bl	8003bb8 <memset>
  if(hadc->Instance==ADC1)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a14      	ldr	r2, [pc, #80]	; (8000bfc <HAL_ADC_MspInit+0x70>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d122      	bne.n	8000bf4 <HAL_ADC_MspInit+0x68>
  {
    //Peripheral clock enable
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bae:	4b14      	ldr	r3, [pc, #80]	; (8000c00 <HAL_ADC_MspInit+0x74>)
 8000bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bb2:	4b13      	ldr	r3, [pc, #76]	; (8000c00 <HAL_ADC_MspInit+0x74>)
 8000bb4:	2180      	movs	r1, #128	; 0x80
 8000bb6:	0089      	lsls	r1, r1, #2
 8000bb8:	430a      	orrs	r2, r1
 8000bba:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbc:	4b10      	ldr	r3, [pc, #64]	; (8000c00 <HAL_ADC_MspInit+0x74>)
 8000bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <HAL_ADC_MspInit+0x74>)
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000bc8:	4b0d      	ldr	r3, [pc, #52]	; (8000c00 <HAL_ADC_MspInit+0x74>)
 8000bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bcc:	2201      	movs	r2, #1
 8000bce:	4013      	ands	r3, r2
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	68bb      	ldr	r3, [r7, #8]

    //ADC GPIO Configuration - PA0 ------> ADC_IN0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bda:	193b      	adds	r3, r7, r4
 8000bdc:	2203      	movs	r2, #3
 8000bde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	193b      	adds	r3, r7, r4
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	193a      	adds	r2, r7, r4
 8000be8:	23a0      	movs	r3, #160	; 0xa0
 8000bea:	05db      	lsls	r3, r3, #23
 8000bec:	0011      	movs	r1, r2
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f000 fd4a 	bl	8001688 <HAL_GPIO_Init>
  }
}
 8000bf4:	46c0      	nop			; (mov r8, r8)
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	b009      	add	sp, #36	; 0x24
 8000bfa:	bd90      	pop	{r4, r7, pc}
 8000bfc:	40012400 	.word	0x40012400
 8000c00:	40021000 	.word	0x40021000

08000c04 <NMI_Handler>:
#include "stm32l0xx_it.h"

extern TIM_HandleTypeDef htim2;

void NMI_Handler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  while (1)
 8000c08:	e7fe      	b.n	8000c08 <NMI_Handler+0x4>

08000c0a <HardFault_Handler>:

  }
}

void HardFault_Handler(void)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	af00      	add	r7, sp, #0
  while (1)
 8000c0e:	e7fe      	b.n	8000c0e <HardFault_Handler+0x4>

08000c10 <SVC_Handler>:

  }
}

void SVC_Handler(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0

}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <PendSV_Handler>:


void PendSV_Handler(void)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	af00      	add	r7, sp, #0

}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000c28:	f000 f8e2 	bl	8000df0 <HAL_IncTick>
}
 8000c2c:	46c0      	nop			; (mov r8, r8)
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
	...

08000c34 <TIM2_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32l0xx.s).                    */
/******************************************************************************/

void TIM2_IRQHandler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim2);
 8000c38:	4b03      	ldr	r3, [pc, #12]	; (8000c48 <TIM2_IRQHandler+0x14>)
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	f001 fdbe 	bl	80027bc <HAL_TIM_IRQHandler>
 8000c40:	46c0      	nop			; (mov r8, r8)
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	200000b4 	.word	0x200000b4

08000c4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c54:	4a14      	ldr	r2, [pc, #80]	; (8000ca8 <_sbrk+0x5c>)
 8000c56:	4b15      	ldr	r3, [pc, #84]	; (8000cac <_sbrk+0x60>)
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c60:	4b13      	ldr	r3, [pc, #76]	; (8000cb0 <_sbrk+0x64>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d102      	bne.n	8000c6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c68:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <_sbrk+0x64>)
 8000c6a:	4a12      	ldr	r2, [pc, #72]	; (8000cb4 <_sbrk+0x68>)
 8000c6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c6e:	4b10      	ldr	r3, [pc, #64]	; (8000cb0 <_sbrk+0x64>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	18d3      	adds	r3, r2, r3
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d207      	bcs.n	8000c8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c7c:	f002 ff72 	bl	8003b64 <__errno>
 8000c80:	0003      	movs	r3, r0
 8000c82:	220c      	movs	r2, #12
 8000c84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c86:	2301      	movs	r3, #1
 8000c88:	425b      	negs	r3, r3
 8000c8a:	e009      	b.n	8000ca0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c8c:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <_sbrk+0x64>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c92:	4b07      	ldr	r3, [pc, #28]	; (8000cb0 <_sbrk+0x64>)
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	18d2      	adds	r2, r2, r3
 8000c9a:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <_sbrk+0x64>)
 8000c9c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b006      	add	sp, #24
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20005000 	.word	0x20005000
 8000cac:	00000400 	.word	0x00000400
 8000cb0:	200000a8 	.word	0x200000a8
 8000cb4:	200001e8 	.word	0x200001e8

08000cb8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cbc:	46c0      	nop			; (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
	...

08000cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000cc4:	4813      	ldr	r0, [pc, #76]	; (8000d14 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000cc6:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000cc8:	4813      	ldr	r0, [pc, #76]	; (8000d18 <LoopForever+0x6>)
    LDR R1, [R0]
 8000cca:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000ccc:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000cce:	4a13      	ldr	r2, [pc, #76]	; (8000d1c <LoopForever+0xa>)
    CMP R1, R2
 8000cd0:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000cd2:	d105      	bne.n	8000ce0 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000cd4:	4812      	ldr	r0, [pc, #72]	; (8000d20 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000cd6:	4913      	ldr	r1, [pc, #76]	; (8000d24 <LoopForever+0x12>)
    STR R1, [R0]
 8000cd8:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000cda:	4813      	ldr	r0, [pc, #76]	; (8000d28 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000cdc:	4913      	ldr	r1, [pc, #76]	; (8000d2c <LoopForever+0x1a>)
    STR R1, [R0]
 8000cde:	6001      	str	r1, [r0, #0]

08000ce0 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ce0:	4813      	ldr	r0, [pc, #76]	; (8000d30 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000ce2:	4914      	ldr	r1, [pc, #80]	; (8000d34 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000ce4:	4a14      	ldr	r2, [pc, #80]	; (8000d38 <LoopForever+0x26>)
  movs r3, #0
 8000ce6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce8:	e002      	b.n	8000cf0 <LoopCopyDataInit>

08000cea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cee:	3304      	adds	r3, #4

08000cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf4:	d3f9      	bcc.n	8000cea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf6:	4a11      	ldr	r2, [pc, #68]	; (8000d3c <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000cf8:	4c11      	ldr	r4, [pc, #68]	; (8000d40 <LoopForever+0x2e>)
  movs r3, #0
 8000cfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cfc:	e001      	b.n	8000d02 <LoopFillZerobss>

08000cfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d00:	3204      	adds	r2, #4

08000d02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d04:	d3fb      	bcc.n	8000cfe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d06:	f7ff ffd7 	bl	8000cb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d0a:	f002 ff31 	bl	8003b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d0e:	f7ff fe71 	bl	80009f4 <main>

08000d12 <LoopForever>:

LoopForever:
    b LoopForever
 8000d12:	e7fe      	b.n	8000d12 <LoopForever>
   ldr   r0, =_estack
 8000d14:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8000d18:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000d1c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000d20:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000d24:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000d28:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000d2c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d34:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d38:	08004634 	.word	0x08004634
  ldr r2, =_sbss
 8000d3c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d40:	200001e8 	.word	0x200001e8

08000d44 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d44:	e7fe      	b.n	8000d44 <ADC1_IRQHandler>
	...

08000d48 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d4e:	1dfb      	adds	r3, r7, #7
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <HAL_Init+0x3c>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	4b0a      	ldr	r3, [pc, #40]	; (8000d84 <HAL_Init+0x3c>)
 8000d5a:	2140      	movs	r1, #64	; 0x40
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d60:	2000      	movs	r0, #0
 8000d62:	f000 f811 	bl	8000d88 <HAL_InitTick>
 8000d66:	1e03      	subs	r3, r0, #0
 8000d68:	d003      	beq.n	8000d72 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000d6a:	1dfb      	adds	r3, r7, #7
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	701a      	strb	r2, [r3, #0]
 8000d70:	e001      	b.n	8000d76 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d72:	f7ff fe59 	bl	8000a28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	781b      	ldrb	r3, [r3, #0]
}
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b002      	add	sp, #8
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	40022000 	.word	0x40022000

08000d88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d90:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <HAL_InitTick+0x5c>)
 8000d92:	681c      	ldr	r4, [r3, #0]
 8000d94:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <HAL_InitTick+0x60>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	0019      	movs	r1, r3
 8000d9a:	23fa      	movs	r3, #250	; 0xfa
 8000d9c:	0098      	lsls	r0, r3, #2
 8000d9e:	f7ff f9c5 	bl	800012c <__udivsi3>
 8000da2:	0003      	movs	r3, r0
 8000da4:	0019      	movs	r1, r3
 8000da6:	0020      	movs	r0, r4
 8000da8:	f7ff f9c0 	bl	800012c <__udivsi3>
 8000dac:	0003      	movs	r3, r0
 8000dae:	0018      	movs	r0, r3
 8000db0:	f000 fc5d 	bl	800166e <HAL_SYSTICK_Config>
 8000db4:	1e03      	subs	r3, r0, #0
 8000db6:	d001      	beq.n	8000dbc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000db8:	2301      	movs	r3, #1
 8000dba:	e00f      	b.n	8000ddc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b03      	cmp	r3, #3
 8000dc0:	d80b      	bhi.n	8000dda <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc2:	6879      	ldr	r1, [r7, #4]
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	425b      	negs	r3, r3
 8000dc8:	2200      	movs	r2, #0
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f000 fc2a 	bl	8001624 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dd0:	4b06      	ldr	r3, [pc, #24]	; (8000dec <HAL_InitTick+0x64>)
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	e000      	b.n	8000ddc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
}
 8000ddc:	0018      	movs	r0, r3
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b003      	add	sp, #12
 8000de2:	bd90      	pop	{r4, r7, pc}
 8000de4:	20000000 	.word	0x20000000
 8000de8:	20000008 	.word	0x20000008
 8000dec:	20000004 	.word	0x20000004

08000df0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df4:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <HAL_IncTick+0x1c>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	001a      	movs	r2, r3
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <HAL_IncTick+0x20>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	18d2      	adds	r2, r2, r3
 8000e00:	4b03      	ldr	r3, [pc, #12]	; (8000e10 <HAL_IncTick+0x20>)
 8000e02:	601a      	str	r2, [r3, #0]
}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	200001d4 	.word	0x200001d4

08000e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b02      	ldr	r3, [pc, #8]	; (8000e24 <HAL_GetTick+0x10>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	200001d4 	.word	0x200001d4

08000e28 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d101      	bne.n	8000e3a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
 8000e38:	e159      	b.n	80010ee <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d10a      	bne.n	8000e58 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2200      	movs	r2, #0
 8000e46:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2250      	movs	r2, #80	; 0x50
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	0018      	movs	r0, r3
 8000e54:	f7ff fe9a 	bl	8000b8c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e5c:	2210      	movs	r2, #16
 8000e5e:	4013      	ands	r3, r2
 8000e60:	2b10      	cmp	r3, #16
 8000e62:	d005      	beq.n	8000e70 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	2204      	movs	r2, #4
 8000e6c:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e6e:	d00b      	beq.n	8000e88 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e74:	2210      	movs	r2, #16
 8000e76:	431a      	orrs	r2, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2250      	movs	r2, #80	; 0x50
 8000e80:	2100      	movs	r1, #0
 8000e82:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000e84:	2301      	movs	r3, #1
 8000e86:	e132      	b.n	80010ee <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e8c:	4a9a      	ldr	r2, [pc, #616]	; (80010f8 <HAL_ADC_Init+0x2d0>)
 8000e8e:	4013      	ands	r3, r2
 8000e90:	2202      	movs	r2, #2
 8000e92:	431a      	orrs	r2, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	2203      	movs	r2, #3
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d108      	bne.n	8000eb8 <HAL_ADC_Init+0x90>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2201      	movs	r2, #1
 8000eae:	4013      	ands	r3, r2
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d101      	bne.n	8000eb8 <HAL_ADC_Init+0x90>
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e000      	b.n	8000eba <HAL_ADC_Init+0x92>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d149      	bne.n	8000f52 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	685a      	ldr	r2, [r3, #4]
 8000ec2:	23c0      	movs	r3, #192	; 0xc0
 8000ec4:	061b      	lsls	r3, r3, #24
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d00b      	beq.n	8000ee2 <HAL_ADC_Init+0xba>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685a      	ldr	r2, [r3, #4]
 8000ece:	2380      	movs	r3, #128	; 0x80
 8000ed0:	05db      	lsls	r3, r3, #23
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d005      	beq.n	8000ee2 <HAL_ADC_Init+0xba>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685a      	ldr	r2, [r3, #4]
 8000eda:	2380      	movs	r3, #128	; 0x80
 8000edc:	061b      	lsls	r3, r3, #24
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d111      	bne.n	8000f06 <HAL_ADC_Init+0xde>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	691a      	ldr	r2, [r3, #16]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	0092      	lsls	r2, r2, #2
 8000eee:	0892      	lsrs	r2, r2, #2
 8000ef0:	611a      	str	r2, [r3, #16]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	6919      	ldr	r1, [r3, #16]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685a      	ldr	r2, [r3, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	430a      	orrs	r2, r1
 8000f02:	611a      	str	r2, [r3, #16]
 8000f04:	e014      	b.n	8000f30 <HAL_ADC_Init+0x108>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	691a      	ldr	r2, [r3, #16]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	0092      	lsls	r2, r2, #2
 8000f12:	0892      	lsrs	r2, r2, #2
 8000f14:	611a      	str	r2, [r3, #16]
 8000f16:	4b79      	ldr	r3, [pc, #484]	; (80010fc <HAL_ADC_Init+0x2d4>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	4b78      	ldr	r3, [pc, #480]	; (80010fc <HAL_ADC_Init+0x2d4>)
 8000f1c:	4978      	ldr	r1, [pc, #480]	; (8001100 <HAL_ADC_Init+0x2d8>)
 8000f1e:	400a      	ands	r2, r1
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	4b76      	ldr	r3, [pc, #472]	; (80010fc <HAL_ADC_Init+0x2d4>)
 8000f24:	6819      	ldr	r1, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	685a      	ldr	r2, [r3, #4]
 8000f2a:	4b74      	ldr	r3, [pc, #464]	; (80010fc <HAL_ADC_Init+0x2d4>)
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	68da      	ldr	r2, [r3, #12]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2118      	movs	r1, #24
 8000f3c:	438a      	bics	r2, r1
 8000f3e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	68d9      	ldr	r1, [r3, #12]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	689a      	ldr	r2, [r3, #8]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000f52:	4b6a      	ldr	r3, [pc, #424]	; (80010fc <HAL_ADC_Init+0x2d4>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	4b69      	ldr	r3, [pc, #420]	; (80010fc <HAL_ADC_Init+0x2d4>)
 8000f58:	496a      	ldr	r1, [pc, #424]	; (8001104 <HAL_ADC_Init+0x2dc>)
 8000f5a:	400a      	ands	r2, r1
 8000f5c:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8000f5e:	4b67      	ldr	r3, [pc, #412]	; (80010fc <HAL_ADC_Init+0x2d4>)
 8000f60:	6819      	ldr	r1, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f66:	065a      	lsls	r2, r3, #25
 8000f68:	4b64      	ldr	r3, [pc, #400]	; (80010fc <HAL_ADC_Init+0x2d4>)
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	689a      	ldr	r2, [r3, #8]
 8000f74:	2380      	movs	r3, #128	; 0x80
 8000f76:	055b      	lsls	r3, r3, #21
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d108      	bne.n	8000f8e <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	689a      	ldr	r2, [r3, #8]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2180      	movs	r1, #128	; 0x80
 8000f88:	0549      	lsls	r1, r1, #21
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	68da      	ldr	r2, [r3, #12]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	495b      	ldr	r1, [pc, #364]	; (8001108 <HAL_ADC_Init+0x2e0>)
 8000f9a:	400a      	ands	r2, r1
 8000f9c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	68d9      	ldr	r1, [r3, #12]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	691b      	ldr	r3, [r3, #16]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d101      	bne.n	8000fb4 <HAL_ADC_Init+0x18c>
 8000fb0:	2304      	movs	r3, #4
 8000fb2:	e000      	b.n	8000fb6 <HAL_ADC_Init+0x18e>
 8000fb4:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000fb6:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2020      	movs	r0, #32
 8000fbc:	5c1b      	ldrb	r3, [r3, r0]
 8000fbe:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000fc0:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	202c      	movs	r0, #44	; 0x2c
 8000fc6:	5c1b      	ldrb	r3, [r3, r0]
 8000fc8:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000fca:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000fd0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000fd8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000fe0:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fee:	23c2      	movs	r3, #194	; 0xc2
 8000ff0:	33ff      	adds	r3, #255	; 0xff
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d00b      	beq.n	800100e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	68d9      	ldr	r1, [r3, #12]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001004:	431a      	orrs	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	430a      	orrs	r2, r1
 800100c:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2221      	movs	r2, #33	; 0x21
 8001012:	5c9b      	ldrb	r3, [r3, r2]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d11a      	bne.n	800104e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2220      	movs	r2, #32
 800101c:	5c9b      	ldrb	r3, [r3, r2]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d109      	bne.n	8001036 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	68da      	ldr	r2, [r3, #12]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2180      	movs	r1, #128	; 0x80
 800102e:	0249      	lsls	r1, r1, #9
 8001030:	430a      	orrs	r2, r1
 8001032:	60da      	str	r2, [r3, #12]
 8001034:	e00b      	b.n	800104e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800103a:	2220      	movs	r2, #32
 800103c:	431a      	orrs	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001046:	2201      	movs	r2, #1
 8001048:	431a      	orrs	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001052:	2b01      	cmp	r3, #1
 8001054:	d11f      	bne.n	8001096 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	691a      	ldr	r2, [r3, #16]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	492a      	ldr	r1, [pc, #168]	; (800110c <HAL_ADC_Init+0x2e4>)
 8001062:	400a      	ands	r2, r1
 8001064:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	6919      	ldr	r1, [r3, #16]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001074:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 800107a:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	430a      	orrs	r2, r1
 8001082:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	691a      	ldr	r2, [r3, #16]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2101      	movs	r1, #1
 8001090:	430a      	orrs	r2, r1
 8001092:	611a      	str	r2, [r3, #16]
 8001094:	e00e      	b.n	80010b4 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	691b      	ldr	r3, [r3, #16]
 800109c:	2201      	movs	r2, #1
 800109e:	4013      	ands	r3, r2
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d107      	bne.n	80010b4 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	691a      	ldr	r2, [r3, #16]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2101      	movs	r1, #1
 80010b0:	438a      	bics	r2, r1
 80010b2:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	695a      	ldr	r2, [r3, #20]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2107      	movs	r1, #7
 80010c0:	438a      	bics	r2, r1
 80010c2:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6959      	ldr	r1, [r3, #20]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	430a      	orrs	r2, r1
 80010d4:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2200      	movs	r2, #0
 80010da:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010e0:	2203      	movs	r2, #3
 80010e2:	4393      	bics	r3, r2
 80010e4:	2201      	movs	r2, #1
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80010ec:	2300      	movs	r3, #0
}
 80010ee:	0018      	movs	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	b002      	add	sp, #8
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	fffffefd 	.word	0xfffffefd
 80010fc:	40012708 	.word	0x40012708
 8001100:	ffc3ffff 	.word	0xffc3ffff
 8001104:	fdffffff 	.word	0xfdffffff
 8001108:	fffe0219 	.word	0xfffe0219
 800110c:	fffffc03 	.word	0xfffffc03

08001110 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001118:	230f      	movs	r3, #15
 800111a:	18fb      	adds	r3, r7, r3
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	2204      	movs	r2, #4
 8001128:	4013      	ands	r3, r2
 800112a:	d138      	bne.n	800119e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2250      	movs	r2, #80	; 0x50
 8001130:	5c9b      	ldrb	r3, [r3, r2]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d101      	bne.n	800113a <HAL_ADC_Start+0x2a>
 8001136:	2302      	movs	r3, #2
 8001138:	e038      	b.n	80011ac <HAL_ADC_Start+0x9c>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2250      	movs	r2, #80	; 0x50
 800113e:	2101      	movs	r1, #1
 8001140:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d007      	beq.n	800115a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800114a:	230f      	movs	r3, #15
 800114c:	18fc      	adds	r4, r7, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	0018      	movs	r0, r3
 8001152:	f000 f93b 	bl	80013cc <ADC_Enable>
 8001156:	0003      	movs	r3, r0
 8001158:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800115a:	230f      	movs	r3, #15
 800115c:	18fb      	adds	r3, r7, r3
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d120      	bne.n	80011a6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001168:	4a12      	ldr	r2, [pc, #72]	; (80011b4 <HAL_ADC_Start+0xa4>)
 800116a:	4013      	ands	r3, r2
 800116c:	2280      	movs	r2, #128	; 0x80
 800116e:	0052      	lsls	r2, r2, #1
 8001170:	431a      	orrs	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2250      	movs	r2, #80	; 0x50
 8001180:	2100      	movs	r1, #0
 8001182:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	221c      	movs	r2, #28
 800118a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	689a      	ldr	r2, [r3, #8]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2104      	movs	r1, #4
 8001198:	430a      	orrs	r2, r1
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	e003      	b.n	80011a6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800119e:	230f      	movs	r3, #15
 80011a0:	18fb      	adds	r3, r7, r3
 80011a2:	2202      	movs	r2, #2
 80011a4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011a6:	230f      	movs	r3, #15
 80011a8:	18fb      	adds	r3, r7, r3
 80011aa:	781b      	ldrb	r3, [r3, #0]
}
 80011ac:	0018      	movs	r0, r3
 80011ae:	46bd      	mov	sp, r7
 80011b0:	b005      	add	sp, #20
 80011b2:	bd90      	pop	{r4, r7, pc}
 80011b4:	fffff0fe 	.word	0xfffff0fe

080011b8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	2b08      	cmp	r3, #8
 80011d0:	d102      	bne.n	80011d8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80011d2:	2308      	movs	r3, #8
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	e014      	b.n	8001202 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	2201      	movs	r2, #1
 80011e0:	4013      	ands	r3, r2
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d10b      	bne.n	80011fe <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011ea:	2220      	movs	r2, #32
 80011ec:	431a      	orrs	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2250      	movs	r2, #80	; 0x50
 80011f6:	2100      	movs	r1, #0
 80011f8:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e06c      	b.n	80012d8 <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80011fe:	230c      	movs	r3, #12
 8001200:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001202:	f7ff fe07 	bl	8000e14 <HAL_GetTick>
 8001206:	0003      	movs	r3, r0
 8001208:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800120a:	e019      	b.n	8001240 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	3301      	adds	r3, #1
 8001210:	d016      	beq.n	8001240 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d007      	beq.n	8001228 <HAL_ADC_PollForConversion+0x70>
 8001218:	f7ff fdfc 	bl	8000e14 <HAL_GetTick>
 800121c:	0002      	movs	r2, r0
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	429a      	cmp	r2, r3
 8001226:	d20b      	bcs.n	8001240 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800122c:	2204      	movs	r2, #4
 800122e:	431a      	orrs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2250      	movs	r2, #80	; 0x50
 8001238:	2100      	movs	r1, #0
 800123a:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 800123c:	2303      	movs	r3, #3
 800123e:	e04b      	b.n	80012d8 <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	4013      	ands	r3, r2
 800124a:	d0df      	beq.n	800120c <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001250:	2280      	movs	r2, #128	; 0x80
 8001252:	0092      	lsls	r2, r2, #2
 8001254:	431a      	orrs	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	68da      	ldr	r2, [r3, #12]
 8001260:	23c0      	movs	r3, #192	; 0xc0
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	4013      	ands	r3, r2
 8001266:	d12e      	bne.n	80012c6 <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2220      	movs	r2, #32
 800126c:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800126e:	2b00      	cmp	r3, #0
 8001270:	d129      	bne.n	80012c6 <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2208      	movs	r2, #8
 800127a:	4013      	ands	r3, r2
 800127c:	2b08      	cmp	r3, #8
 800127e:	d122      	bne.n	80012c6 <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	2204      	movs	r2, #4
 8001288:	4013      	ands	r3, r2
 800128a:	d110      	bne.n	80012ae <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	210c      	movs	r1, #12
 8001298:	438a      	bics	r2, r1
 800129a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012a0:	4a0f      	ldr	r2, [pc, #60]	; (80012e0 <HAL_ADC_PollForConversion+0x128>)
 80012a2:	4013      	ands	r3, r2
 80012a4:	2201      	movs	r2, #1
 80012a6:	431a      	orrs	r2, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	655a      	str	r2, [r3, #84]	; 0x54
 80012ac:	e00b      	b.n	80012c6 <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012b2:	2220      	movs	r2, #32
 80012b4:	431a      	orrs	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012be:	2201      	movs	r2, #1
 80012c0:	431a      	orrs	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	699b      	ldr	r3, [r3, #24]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d103      	bne.n	80012d6 <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	220c      	movs	r2, #12
 80012d4:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	0018      	movs	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	b004      	add	sp, #16
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	fffffefe 	.word	0xfffffefe

080012e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80012f2:	0018      	movs	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2250      	movs	r2, #80	; 0x50
 800130a:	5c9b      	ldrb	r3, [r3, r2]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d101      	bne.n	8001314 <HAL_ADC_ConfigChannel+0x18>
 8001310:	2302      	movs	r3, #2
 8001312:	e050      	b.n	80013b6 <HAL_ADC_ConfigChannel+0xba>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2250      	movs	r2, #80	; 0x50
 8001318:	2101      	movs	r1, #1
 800131a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	2204      	movs	r2, #4
 8001324:	4013      	ands	r3, r2
 8001326:	d00b      	beq.n	8001340 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800132c:	2220      	movs	r2, #32
 800132e:	431a      	orrs	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2250      	movs	r2, #80	; 0x50
 8001338:	2100      	movs	r1, #0
 800133a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e03a      	b.n	80013b6 <HAL_ADC_ConfigChannel+0xba>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	4a1e      	ldr	r2, [pc, #120]	; (80013c0 <HAL_ADC_ConfigChannel+0xc4>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d018      	beq.n	800137c <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	035b      	lsls	r3, r3, #13
 8001356:	0b5a      	lsrs	r2, r3, #13
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	430a      	orrs	r2, r1
 800135e:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	2380      	movs	r3, #128	; 0x80
 8001366:	029b      	lsls	r3, r3, #10
 8001368:	4013      	ands	r3, r2
 800136a:	d01f      	beq.n	80013ac <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <HAL_ADC_ConfigChannel+0xc8>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <HAL_ADC_ConfigChannel+0xc8>)
 8001372:	2180      	movs	r1, #128	; 0x80
 8001374:	03c9      	lsls	r1, r1, #15
 8001376:	430a      	orrs	r2, r1
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	e017      	b.n	80013ac <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	035b      	lsls	r3, r3, #13
 8001388:	0b5b      	lsrs	r3, r3, #13
 800138a:	43d9      	mvns	r1, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	400a      	ands	r2, r1
 8001392:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;   
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	2380      	movs	r3, #128	; 0x80
 800139a:	029b      	lsls	r3, r3, #10
 800139c:	4013      	ands	r3, r2
 800139e:	d005      	beq.n	80013ac <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <HAL_ADC_ConfigChannel+0xc8>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b07      	ldr	r3, [pc, #28]	; (80013c4 <HAL_ADC_ConfigChannel+0xc8>)
 80013a6:	4908      	ldr	r1, [pc, #32]	; (80013c8 <HAL_ADC_ConfigChannel+0xcc>)
 80013a8:	400a      	ands	r2, r1
 80013aa:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2250      	movs	r2, #80	; 0x50
 80013b0:	2100      	movs	r1, #0
 80013b2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	0018      	movs	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	b002      	add	sp, #8
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	00001001 	.word	0x00001001
 80013c4:	40012708 	.word	0x40012708
 80013c8:	ffbfffff 	.word	0xffbfffff

080013cc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	2203      	movs	r2, #3
 80013e0:	4013      	ands	r3, r2
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d108      	bne.n	80013f8 <ADC_Enable+0x2c>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2201      	movs	r2, #1
 80013ee:	4013      	ands	r3, r2
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d101      	bne.n	80013f8 <ADC_Enable+0x2c>
 80013f4:	2301      	movs	r3, #1
 80013f6:	e000      	b.n	80013fa <ADC_Enable+0x2e>
 80013f8:	2300      	movs	r3, #0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d13f      	bne.n	800147e <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	4a20      	ldr	r2, [pc, #128]	; (8001488 <ADC_Enable+0xbc>)
 8001406:	4013      	ands	r3, r2
 8001408:	d00d      	beq.n	8001426 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800140e:	2210      	movs	r2, #16
 8001410:	431a      	orrs	r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800141a:	2201      	movs	r2, #1
 800141c:	431a      	orrs	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e02c      	b.n	8001480 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2101      	movs	r1, #1
 8001432:	430a      	orrs	r2, r1
 8001434:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001436:	2001      	movs	r0, #1
 8001438:	f000 f828 	bl	800148c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800143c:	f7ff fcea 	bl	8000e14 <HAL_GetTick>
 8001440:	0003      	movs	r3, r0
 8001442:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001444:	e014      	b.n	8001470 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001446:	f7ff fce5 	bl	8000e14 <HAL_GetTick>
 800144a:	0002      	movs	r2, r0
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b0a      	cmp	r3, #10
 8001452:	d90d      	bls.n	8001470 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001458:	2210      	movs	r2, #16
 800145a:	431a      	orrs	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001464:	2201      	movs	r2, #1
 8001466:	431a      	orrs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e007      	b.n	8001480 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	2201      	movs	r2, #1
 8001478:	4013      	ands	r3, r2
 800147a:	2b01      	cmp	r3, #1
 800147c:	d1e3      	bne.n	8001446 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800147e:	2300      	movs	r3, #0
}
 8001480:	0018      	movs	r0, r3
 8001482:	46bd      	mov	sp, r7
 8001484:	b004      	add	sp, #16
 8001486:	bd80      	pop	{r7, pc}
 8001488:	80000017 	.word	0x80000017

0800148c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <ADC_DelayMicroSecond+0x38>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	490b      	ldr	r1, [pc, #44]	; (80014c8 <ADC_DelayMicroSecond+0x3c>)
 800149a:	0018      	movs	r0, r3
 800149c:	f7fe fe46 	bl	800012c <__udivsi3>
 80014a0:	0003      	movs	r3, r0
 80014a2:	001a      	movs	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4353      	muls	r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80014aa:	e002      	b.n	80014b2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	3b01      	subs	r3, #1
 80014b0:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1f9      	bne.n	80014ac <ADC_DelayMicroSecond+0x20>
  } 
}
 80014b8:	46c0      	nop			; (mov r8, r8)
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	46bd      	mov	sp, r7
 80014be:	b004      	add	sp, #16
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	20000000 	.word	0x20000000
 80014c8:	000f4240 	.word	0x000f4240

080014cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	0002      	movs	r2, r0
 80014d4:	1dfb      	adds	r3, r7, #7
 80014d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80014d8:	1dfb      	adds	r3, r7, #7
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b7f      	cmp	r3, #127	; 0x7f
 80014de:	d809      	bhi.n	80014f4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014e0:	1dfb      	adds	r3, r7, #7
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	001a      	movs	r2, r3
 80014e6:	231f      	movs	r3, #31
 80014e8:	401a      	ands	r2, r3
 80014ea:	4b04      	ldr	r3, [pc, #16]	; (80014fc <__NVIC_EnableIRQ+0x30>)
 80014ec:	2101      	movs	r1, #1
 80014ee:	4091      	lsls	r1, r2
 80014f0:	000a      	movs	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]
  }
}
 80014f4:	46c0      	nop			; (mov r8, r8)
 80014f6:	46bd      	mov	sp, r7
 80014f8:	b002      	add	sp, #8
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	e000e100 	.word	0xe000e100

08001500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001500:	b590      	push	{r4, r7, lr}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	0002      	movs	r2, r0
 8001508:	6039      	str	r1, [r7, #0]
 800150a:	1dfb      	adds	r3, r7, #7
 800150c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800150e:	1dfb      	adds	r3, r7, #7
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b7f      	cmp	r3, #127	; 0x7f
 8001514:	d828      	bhi.n	8001568 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001516:	4a2f      	ldr	r2, [pc, #188]	; (80015d4 <__NVIC_SetPriority+0xd4>)
 8001518:	1dfb      	adds	r3, r7, #7
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	b25b      	sxtb	r3, r3
 800151e:	089b      	lsrs	r3, r3, #2
 8001520:	33c0      	adds	r3, #192	; 0xc0
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	589b      	ldr	r3, [r3, r2]
 8001526:	1dfa      	adds	r2, r7, #7
 8001528:	7812      	ldrb	r2, [r2, #0]
 800152a:	0011      	movs	r1, r2
 800152c:	2203      	movs	r2, #3
 800152e:	400a      	ands	r2, r1
 8001530:	00d2      	lsls	r2, r2, #3
 8001532:	21ff      	movs	r1, #255	; 0xff
 8001534:	4091      	lsls	r1, r2
 8001536:	000a      	movs	r2, r1
 8001538:	43d2      	mvns	r2, r2
 800153a:	401a      	ands	r2, r3
 800153c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	019b      	lsls	r3, r3, #6
 8001542:	22ff      	movs	r2, #255	; 0xff
 8001544:	401a      	ands	r2, r3
 8001546:	1dfb      	adds	r3, r7, #7
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	0018      	movs	r0, r3
 800154c:	2303      	movs	r3, #3
 800154e:	4003      	ands	r3, r0
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001554:	481f      	ldr	r0, [pc, #124]	; (80015d4 <__NVIC_SetPriority+0xd4>)
 8001556:	1dfb      	adds	r3, r7, #7
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	b25b      	sxtb	r3, r3
 800155c:	089b      	lsrs	r3, r3, #2
 800155e:	430a      	orrs	r2, r1
 8001560:	33c0      	adds	r3, #192	; 0xc0
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001566:	e031      	b.n	80015cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001568:	4a1b      	ldr	r2, [pc, #108]	; (80015d8 <__NVIC_SetPriority+0xd8>)
 800156a:	1dfb      	adds	r3, r7, #7
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	0019      	movs	r1, r3
 8001570:	230f      	movs	r3, #15
 8001572:	400b      	ands	r3, r1
 8001574:	3b08      	subs	r3, #8
 8001576:	089b      	lsrs	r3, r3, #2
 8001578:	3306      	adds	r3, #6
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	18d3      	adds	r3, r2, r3
 800157e:	3304      	adds	r3, #4
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	1dfa      	adds	r2, r7, #7
 8001584:	7812      	ldrb	r2, [r2, #0]
 8001586:	0011      	movs	r1, r2
 8001588:	2203      	movs	r2, #3
 800158a:	400a      	ands	r2, r1
 800158c:	00d2      	lsls	r2, r2, #3
 800158e:	21ff      	movs	r1, #255	; 0xff
 8001590:	4091      	lsls	r1, r2
 8001592:	000a      	movs	r2, r1
 8001594:	43d2      	mvns	r2, r2
 8001596:	401a      	ands	r2, r3
 8001598:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	019b      	lsls	r3, r3, #6
 800159e:	22ff      	movs	r2, #255	; 0xff
 80015a0:	401a      	ands	r2, r3
 80015a2:	1dfb      	adds	r3, r7, #7
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	0018      	movs	r0, r3
 80015a8:	2303      	movs	r3, #3
 80015aa:	4003      	ands	r3, r0
 80015ac:	00db      	lsls	r3, r3, #3
 80015ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015b0:	4809      	ldr	r0, [pc, #36]	; (80015d8 <__NVIC_SetPriority+0xd8>)
 80015b2:	1dfb      	adds	r3, r7, #7
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	001c      	movs	r4, r3
 80015b8:	230f      	movs	r3, #15
 80015ba:	4023      	ands	r3, r4
 80015bc:	3b08      	subs	r3, #8
 80015be:	089b      	lsrs	r3, r3, #2
 80015c0:	430a      	orrs	r2, r1
 80015c2:	3306      	adds	r3, #6
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	18c3      	adds	r3, r0, r3
 80015c8:	3304      	adds	r3, #4
 80015ca:	601a      	str	r2, [r3, #0]
}
 80015cc:	46c0      	nop			; (mov r8, r8)
 80015ce:	46bd      	mov	sp, r7
 80015d0:	b003      	add	sp, #12
 80015d2:	bd90      	pop	{r4, r7, pc}
 80015d4:	e000e100 	.word	0xe000e100
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	1e5a      	subs	r2, r3, #1
 80015e8:	2380      	movs	r3, #128	; 0x80
 80015ea:	045b      	lsls	r3, r3, #17
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d301      	bcc.n	80015f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015f0:	2301      	movs	r3, #1
 80015f2:	e010      	b.n	8001616 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015f4:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <SysTick_Config+0x44>)
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	3a01      	subs	r2, #1
 80015fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015fc:	2301      	movs	r3, #1
 80015fe:	425b      	negs	r3, r3
 8001600:	2103      	movs	r1, #3
 8001602:	0018      	movs	r0, r3
 8001604:	f7ff ff7c 	bl	8001500 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001608:	4b05      	ldr	r3, [pc, #20]	; (8001620 <SysTick_Config+0x44>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800160e:	4b04      	ldr	r3, [pc, #16]	; (8001620 <SysTick_Config+0x44>)
 8001610:	2207      	movs	r2, #7
 8001612:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001614:	2300      	movs	r3, #0
}
 8001616:	0018      	movs	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	b002      	add	sp, #8
 800161c:	bd80      	pop	{r7, pc}
 800161e:	46c0      	nop			; (mov r8, r8)
 8001620:	e000e010 	.word	0xe000e010

08001624 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	60b9      	str	r1, [r7, #8]
 800162c:	607a      	str	r2, [r7, #4]
 800162e:	210f      	movs	r1, #15
 8001630:	187b      	adds	r3, r7, r1
 8001632:	1c02      	adds	r2, r0, #0
 8001634:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	187b      	adds	r3, r7, r1
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b25b      	sxtb	r3, r3
 800163e:	0011      	movs	r1, r2
 8001640:	0018      	movs	r0, r3
 8001642:	f7ff ff5d 	bl	8001500 <__NVIC_SetPriority>
}
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	46bd      	mov	sp, r7
 800164a:	b004      	add	sp, #16
 800164c:	bd80      	pop	{r7, pc}

0800164e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b082      	sub	sp, #8
 8001652:	af00      	add	r7, sp, #0
 8001654:	0002      	movs	r2, r0
 8001656:	1dfb      	adds	r3, r7, #7
 8001658:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800165a:	1dfb      	adds	r3, r7, #7
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b25b      	sxtb	r3, r3
 8001660:	0018      	movs	r0, r3
 8001662:	f7ff ff33 	bl	80014cc <__NVIC_EnableIRQ>
}
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	46bd      	mov	sp, r7
 800166a:	b002      	add	sp, #8
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	0018      	movs	r0, r3
 800167a:	f7ff ffaf 	bl	80015dc <SysTick_Config>
 800167e:	0003      	movs	r3, r0
}
 8001680:	0018      	movs	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	b002      	add	sp, #8
 8001686:	bd80      	pop	{r7, pc}

08001688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800169e:	e155      	b.n	800194c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2101      	movs	r1, #1
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	4091      	lsls	r1, r2
 80016aa:	000a      	movs	r2, r1
 80016ac:	4013      	ands	r3, r2
 80016ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d100      	bne.n	80016b8 <HAL_GPIO_Init+0x30>
 80016b6:	e146      	b.n	8001946 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d00b      	beq.n	80016d8 <HAL_GPIO_Init+0x50>
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d007      	beq.n	80016d8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016cc:	2b11      	cmp	r3, #17
 80016ce:	d003      	beq.n	80016d8 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	2b12      	cmp	r3, #18
 80016d6:	d130      	bne.n	800173a <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	2203      	movs	r2, #3
 80016e4:	409a      	lsls	r2, r3
 80016e6:	0013      	movs	r3, r2
 80016e8:	43da      	mvns	r2, r3
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	4013      	ands	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	409a      	lsls	r2, r3
 80016fa:	0013      	movs	r3, r2
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	4313      	orrs	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800170e:	2201      	movs	r2, #1
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	409a      	lsls	r2, r3
 8001714:	0013      	movs	r3, r2
 8001716:	43da      	mvns	r2, r3
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	4013      	ands	r3, r2
 800171c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	091b      	lsrs	r3, r3, #4
 8001724:	2201      	movs	r2, #1
 8001726:	401a      	ands	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	409a      	lsls	r2, r3
 800172c:	0013      	movs	r3, r2
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	4313      	orrs	r3, r2
 8001732:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	2203      	movs	r2, #3
 8001746:	409a      	lsls	r2, r3
 8001748:	0013      	movs	r3, r2
 800174a:	43da      	mvns	r2, r3
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	4013      	ands	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	409a      	lsls	r2, r3
 800175c:	0013      	movs	r3, r2
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	4313      	orrs	r3, r2
 8001762:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b02      	cmp	r3, #2
 8001770:	d003      	beq.n	800177a <HAL_GPIO_Init+0xf2>
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b12      	cmp	r3, #18
 8001778:	d123      	bne.n	80017c2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	08da      	lsrs	r2, r3, #3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3208      	adds	r2, #8
 8001782:	0092      	lsls	r2, r2, #2
 8001784:	58d3      	ldr	r3, [r2, r3]
 8001786:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	2207      	movs	r2, #7
 800178c:	4013      	ands	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	220f      	movs	r2, #15
 8001792:	409a      	lsls	r2, r3
 8001794:	0013      	movs	r3, r2
 8001796:	43da      	mvns	r2, r3
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	4013      	ands	r3, r2
 800179c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	691a      	ldr	r2, [r3, #16]
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	2107      	movs	r1, #7
 80017a6:	400b      	ands	r3, r1
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	409a      	lsls	r2, r3
 80017ac:	0013      	movs	r3, r2
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	08da      	lsrs	r2, r3, #3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3208      	adds	r2, #8
 80017bc:	0092      	lsls	r2, r2, #2
 80017be:	6939      	ldr	r1, [r7, #16]
 80017c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	2203      	movs	r2, #3
 80017ce:	409a      	lsls	r2, r3
 80017d0:	0013      	movs	r3, r2
 80017d2:	43da      	mvns	r2, r3
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	4013      	ands	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2203      	movs	r2, #3
 80017e0:	401a      	ands	r2, r3
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	409a      	lsls	r2, r3
 80017e8:	0013      	movs	r3, r2
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	2380      	movs	r3, #128	; 0x80
 80017fc:	055b      	lsls	r3, r3, #21
 80017fe:	4013      	ands	r3, r2
 8001800:	d100      	bne.n	8001804 <HAL_GPIO_Init+0x17c>
 8001802:	e0a0      	b.n	8001946 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001804:	4b57      	ldr	r3, [pc, #348]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 8001806:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001808:	4b56      	ldr	r3, [pc, #344]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 800180a:	2101      	movs	r1, #1
 800180c:	430a      	orrs	r2, r1
 800180e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001810:	4a55      	ldr	r2, [pc, #340]	; (8001968 <HAL_GPIO_Init+0x2e0>)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	089b      	lsrs	r3, r3, #2
 8001816:	3302      	adds	r3, #2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	589b      	ldr	r3, [r3, r2]
 800181c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2203      	movs	r2, #3
 8001822:	4013      	ands	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	220f      	movs	r2, #15
 8001828:	409a      	lsls	r2, r3
 800182a:	0013      	movs	r3, r2
 800182c:	43da      	mvns	r2, r3
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	4013      	ands	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	23a0      	movs	r3, #160	; 0xa0
 8001838:	05db      	lsls	r3, r3, #23
 800183a:	429a      	cmp	r2, r3
 800183c:	d01f      	beq.n	800187e <HAL_GPIO_Init+0x1f6>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a4a      	ldr	r2, [pc, #296]	; (800196c <HAL_GPIO_Init+0x2e4>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d019      	beq.n	800187a <HAL_GPIO_Init+0x1f2>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a49      	ldr	r2, [pc, #292]	; (8001970 <HAL_GPIO_Init+0x2e8>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d013      	beq.n	8001876 <HAL_GPIO_Init+0x1ee>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a48      	ldr	r2, [pc, #288]	; (8001974 <HAL_GPIO_Init+0x2ec>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d00d      	beq.n	8001872 <HAL_GPIO_Init+0x1ea>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a47      	ldr	r2, [pc, #284]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d007      	beq.n	800186e <HAL_GPIO_Init+0x1e6>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a46      	ldr	r2, [pc, #280]	; (800197c <HAL_GPIO_Init+0x2f4>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d101      	bne.n	800186a <HAL_GPIO_Init+0x1e2>
 8001866:	2305      	movs	r3, #5
 8001868:	e00a      	b.n	8001880 <HAL_GPIO_Init+0x1f8>
 800186a:	2306      	movs	r3, #6
 800186c:	e008      	b.n	8001880 <HAL_GPIO_Init+0x1f8>
 800186e:	2304      	movs	r3, #4
 8001870:	e006      	b.n	8001880 <HAL_GPIO_Init+0x1f8>
 8001872:	2303      	movs	r3, #3
 8001874:	e004      	b.n	8001880 <HAL_GPIO_Init+0x1f8>
 8001876:	2302      	movs	r3, #2
 8001878:	e002      	b.n	8001880 <HAL_GPIO_Init+0x1f8>
 800187a:	2301      	movs	r3, #1
 800187c:	e000      	b.n	8001880 <HAL_GPIO_Init+0x1f8>
 800187e:	2300      	movs	r3, #0
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	2103      	movs	r1, #3
 8001884:	400a      	ands	r2, r1
 8001886:	0092      	lsls	r2, r2, #2
 8001888:	4093      	lsls	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	4313      	orrs	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001890:	4935      	ldr	r1, [pc, #212]	; (8001968 <HAL_GPIO_Init+0x2e0>)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	089b      	lsrs	r3, r3, #2
 8001896:	3302      	adds	r3, #2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800189e:	4b38      	ldr	r3, [pc, #224]	; (8001980 <HAL_GPIO_Init+0x2f8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	43da      	mvns	r2, r3
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	4013      	ands	r3, r2
 80018ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	025b      	lsls	r3, r3, #9
 80018b6:	4013      	ands	r3, r2
 80018b8:	d003      	beq.n	80018c2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4313      	orrs	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018c2:	4b2f      	ldr	r3, [pc, #188]	; (8001980 <HAL_GPIO_Init+0x2f8>)
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80018c8:	4b2d      	ldr	r3, [pc, #180]	; (8001980 <HAL_GPIO_Init+0x2f8>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	43da      	mvns	r2, r3
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	4013      	ands	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	2380      	movs	r3, #128	; 0x80
 80018de:	029b      	lsls	r3, r3, #10
 80018e0:	4013      	ands	r3, r2
 80018e2:	d003      	beq.n	80018ec <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018ec:	4b24      	ldr	r3, [pc, #144]	; (8001980 <HAL_GPIO_Init+0x2f8>)
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018f2:	4b23      	ldr	r3, [pc, #140]	; (8001980 <HAL_GPIO_Init+0x2f8>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	43da      	mvns	r2, r3
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	4013      	ands	r3, r2
 8001900:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	035b      	lsls	r3, r3, #13
 800190a:	4013      	ands	r3, r2
 800190c:	d003      	beq.n	8001916 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	4313      	orrs	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001916:	4b1a      	ldr	r3, [pc, #104]	; (8001980 <HAL_GPIO_Init+0x2f8>)
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800191c:	4b18      	ldr	r3, [pc, #96]	; (8001980 <HAL_GPIO_Init+0x2f8>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	43da      	mvns	r2, r3
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	4013      	ands	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685a      	ldr	r2, [r3, #4]
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	039b      	lsls	r3, r3, #14
 8001934:	4013      	ands	r3, r2
 8001936:	d003      	beq.n	8001940 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	4313      	orrs	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001940:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <HAL_GPIO_Init+0x2f8>)
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	3301      	adds	r3, #1
 800194a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	40da      	lsrs	r2, r3
 8001954:	1e13      	subs	r3, r2, #0
 8001956:	d000      	beq.n	800195a <HAL_GPIO_Init+0x2d2>
 8001958:	e6a2      	b.n	80016a0 <HAL_GPIO_Init+0x18>
  }
}
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	46c0      	nop			; (mov r8, r8)
 800195e:	46bd      	mov	sp, r7
 8001960:	b006      	add	sp, #24
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40021000 	.word	0x40021000
 8001968:	40010000 	.word	0x40010000
 800196c:	50000400 	.word	0x50000400
 8001970:	50000800 	.word	0x50000800
 8001974:	50000c00 	.word	0x50000c00
 8001978:	50001000 	.word	0x50001000
 800197c:	50001c00 	.word	0x50001c00
 8001980:	40010400 	.word	0x40010400

08001984 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	000a      	movs	r2, r1
 800198e:	1cbb      	adds	r3, r7, #2
 8001990:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	695b      	ldr	r3, [r3, #20]
 8001996:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001998:	1cbb      	adds	r3, r7, #2
 800199a:	881b      	ldrh	r3, [r3, #0]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	4013      	ands	r3, r2
 80019a0:	041a      	lsls	r2, r3, #16
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	43db      	mvns	r3, r3
 80019a6:	1cb9      	adds	r1, r7, #2
 80019a8:	8809      	ldrh	r1, [r1, #0]
 80019aa:	400b      	ands	r3, r1
 80019ac:	431a      	orrs	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	619a      	str	r2, [r3, #24]
}
 80019b2:	46c0      	nop			; (mov r8, r8)
 80019b4:	46bd      	mov	sp, r7
 80019b6:	b004      	add	sp, #16
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019bc:	b5b0      	push	{r4, r5, r7, lr}
 80019be:	b08a      	sub	sp, #40	; 0x28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d102      	bne.n	80019d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	f000 fb6c 	bl	80020a8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019d0:	4bc8      	ldr	r3, [pc, #800]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	220c      	movs	r2, #12
 80019d6:	4013      	ands	r3, r2
 80019d8:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019da:	4bc6      	ldr	r3, [pc, #792]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 80019dc:	68da      	ldr	r2, [r3, #12]
 80019de:	2380      	movs	r3, #128	; 0x80
 80019e0:	025b      	lsls	r3, r3, #9
 80019e2:	4013      	ands	r3, r2
 80019e4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2201      	movs	r2, #1
 80019ec:	4013      	ands	r3, r2
 80019ee:	d100      	bne.n	80019f2 <HAL_RCC_OscConfig+0x36>
 80019f0:	e07d      	b.n	8001aee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	2b08      	cmp	r3, #8
 80019f6:	d007      	beq.n	8001a08 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	2b0c      	cmp	r3, #12
 80019fc:	d112      	bne.n	8001a24 <HAL_RCC_OscConfig+0x68>
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	2380      	movs	r3, #128	; 0x80
 8001a02:	025b      	lsls	r3, r3, #9
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d10d      	bne.n	8001a24 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a08:	4bba      	ldr	r3, [pc, #744]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	2380      	movs	r3, #128	; 0x80
 8001a0e:	029b      	lsls	r3, r3, #10
 8001a10:	4013      	ands	r3, r2
 8001a12:	d100      	bne.n	8001a16 <HAL_RCC_OscConfig+0x5a>
 8001a14:	e06a      	b.n	8001aec <HAL_RCC_OscConfig+0x130>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d166      	bne.n	8001aec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	f000 fb42 	bl	80020a8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	025b      	lsls	r3, r3, #9
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d107      	bne.n	8001a40 <HAL_RCC_OscConfig+0x84>
 8001a30:	4bb0      	ldr	r3, [pc, #704]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4baf      	ldr	r3, [pc, #700]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a36:	2180      	movs	r1, #128	; 0x80
 8001a38:	0249      	lsls	r1, r1, #9
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	e027      	b.n	8001a90 <HAL_RCC_OscConfig+0xd4>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	23a0      	movs	r3, #160	; 0xa0
 8001a46:	02db      	lsls	r3, r3, #11
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d10e      	bne.n	8001a6a <HAL_RCC_OscConfig+0xae>
 8001a4c:	4ba9      	ldr	r3, [pc, #676]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4ba8      	ldr	r3, [pc, #672]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a52:	2180      	movs	r1, #128	; 0x80
 8001a54:	02c9      	lsls	r1, r1, #11
 8001a56:	430a      	orrs	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	4ba6      	ldr	r3, [pc, #664]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	4ba5      	ldr	r3, [pc, #660]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a60:	2180      	movs	r1, #128	; 0x80
 8001a62:	0249      	lsls	r1, r1, #9
 8001a64:	430a      	orrs	r2, r1
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	e012      	b.n	8001a90 <HAL_RCC_OscConfig+0xd4>
 8001a6a:	4ba2      	ldr	r3, [pc, #648]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	4ba1      	ldr	r3, [pc, #644]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a70:	49a1      	ldr	r1, [pc, #644]	; (8001cf8 <HAL_RCC_OscConfig+0x33c>)
 8001a72:	400a      	ands	r2, r1
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	4b9f      	ldr	r3, [pc, #636]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	2380      	movs	r3, #128	; 0x80
 8001a7c:	025b      	lsls	r3, r3, #9
 8001a7e:	4013      	ands	r3, r2
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	4b9b      	ldr	r3, [pc, #620]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	4b9a      	ldr	r3, [pc, #616]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a8a:	499c      	ldr	r1, [pc, #624]	; (8001cfc <HAL_RCC_OscConfig+0x340>)
 8001a8c:	400a      	ands	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d014      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a98:	f7ff f9bc 	bl	8000e14 <HAL_GetTick>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aa2:	f7ff f9b7 	bl	8000e14 <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b64      	cmp	r3, #100	; 0x64
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e2f9      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ab4:	4b8f      	ldr	r3, [pc, #572]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	2380      	movs	r3, #128	; 0x80
 8001aba:	029b      	lsls	r3, r3, #10
 8001abc:	4013      	ands	r3, r2
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCC_OscConfig+0xe6>
 8001ac0:	e015      	b.n	8001aee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac2:	f7ff f9a7 	bl	8000e14 <HAL_GetTick>
 8001ac6:	0003      	movs	r3, r0
 8001ac8:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001acc:	f7ff f9a2 	bl	8000e14 <HAL_GetTick>
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b64      	cmp	r3, #100	; 0x64
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e2e4      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ade:	4b85      	ldr	r3, [pc, #532]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	2380      	movs	r3, #128	; 0x80
 8001ae4:	029b      	lsls	r3, r3, #10
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d1f0      	bne.n	8001acc <HAL_RCC_OscConfig+0x110>
 8001aea:	e000      	b.n	8001aee <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aec:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2202      	movs	r2, #2
 8001af4:	4013      	ands	r3, r2
 8001af6:	d100      	bne.n	8001afa <HAL_RCC_OscConfig+0x13e>
 8001af8:	e099      	b.n	8001c2e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b02:	2220      	movs	r2, #32
 8001b04:	4013      	ands	r3, r2
 8001b06:	d009      	beq.n	8001b1c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001b08:	4b7a      	ldr	r3, [pc, #488]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b79      	ldr	r3, [pc, #484]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001b0e:	2120      	movs	r1, #32
 8001b10:	430a      	orrs	r2, r1
 8001b12:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b16:	2220      	movs	r2, #32
 8001b18:	4393      	bics	r3, r2
 8001b1a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d005      	beq.n	8001b2e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	2b0c      	cmp	r3, #12
 8001b26:	d13e      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x1ea>
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d13b      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001b2e:	4b71      	ldr	r3, [pc, #452]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2204      	movs	r2, #4
 8001b34:	4013      	ands	r3, r2
 8001b36:	d004      	beq.n	8001b42 <HAL_RCC_OscConfig+0x186>
 8001b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d101      	bne.n	8001b42 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e2b2      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b42:	4b6c      	ldr	r3, [pc, #432]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	4a6e      	ldr	r2, [pc, #440]	; (8001d00 <HAL_RCC_OscConfig+0x344>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	0019      	movs	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	021a      	lsls	r2, r3, #8
 8001b52:	4b68      	ldr	r3, [pc, #416]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001b54:	430a      	orrs	r2, r1
 8001b56:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001b58:	4b66      	ldr	r3, [pc, #408]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2209      	movs	r2, #9
 8001b5e:	4393      	bics	r3, r2
 8001b60:	0019      	movs	r1, r3
 8001b62:	4b64      	ldr	r3, [pc, #400]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b66:	430a      	orrs	r2, r1
 8001b68:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b6a:	f000 fbeb 	bl	8002344 <HAL_RCC_GetSysClockFreq>
 8001b6e:	0001      	movs	r1, r0
 8001b70:	4b60      	ldr	r3, [pc, #384]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	091b      	lsrs	r3, r3, #4
 8001b76:	220f      	movs	r2, #15
 8001b78:	4013      	ands	r3, r2
 8001b7a:	4a62      	ldr	r2, [pc, #392]	; (8001d04 <HAL_RCC_OscConfig+0x348>)
 8001b7c:	5cd3      	ldrb	r3, [r2, r3]
 8001b7e:	000a      	movs	r2, r1
 8001b80:	40da      	lsrs	r2, r3
 8001b82:	4b61      	ldr	r3, [pc, #388]	; (8001d08 <HAL_RCC_OscConfig+0x34c>)
 8001b84:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001b86:	4b61      	ldr	r3, [pc, #388]	; (8001d0c <HAL_RCC_OscConfig+0x350>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2513      	movs	r5, #19
 8001b8c:	197c      	adds	r4, r7, r5
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f7ff f8fa 	bl	8000d88 <HAL_InitTick>
 8001b94:	0003      	movs	r3, r0
 8001b96:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001b98:	197b      	adds	r3, r7, r5
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d046      	beq.n	8001c2e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001ba0:	197b      	adds	r3, r7, r5
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	e280      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d027      	beq.n	8001bfc <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001bac:	4b51      	ldr	r3, [pc, #324]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2209      	movs	r2, #9
 8001bb2:	4393      	bics	r3, r2
 8001bb4:	0019      	movs	r1, r3
 8001bb6:	4b4f      	ldr	r3, [pc, #316]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001bb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bbe:	f7ff f929 	bl	8000e14 <HAL_GetTick>
 8001bc2:	0003      	movs	r3, r0
 8001bc4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bc8:	f7ff f924 	bl	8000e14 <HAL_GetTick>
 8001bcc:	0002      	movs	r2, r0
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e266      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bda:	4b46      	ldr	r3, [pc, #280]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2204      	movs	r2, #4
 8001be0:	4013      	ands	r3, r2
 8001be2:	d0f1      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001be4:	4b43      	ldr	r3, [pc, #268]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	4a45      	ldr	r2, [pc, #276]	; (8001d00 <HAL_RCC_OscConfig+0x344>)
 8001bea:	4013      	ands	r3, r2
 8001bec:	0019      	movs	r1, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	021a      	lsls	r2, r3, #8
 8001bf4:	4b3f      	ldr	r3, [pc, #252]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	e018      	b.n	8001c2e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bfc:	4b3d      	ldr	r3, [pc, #244]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b3c      	ldr	r3, [pc, #240]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c02:	2101      	movs	r1, #1
 8001c04:	438a      	bics	r2, r1
 8001c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c08:	f7ff f904 	bl	8000e14 <HAL_GetTick>
 8001c0c:	0003      	movs	r3, r0
 8001c0e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c10:	e008      	b.n	8001c24 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c12:	f7ff f8ff 	bl	8000e14 <HAL_GetTick>
 8001c16:	0002      	movs	r2, r0
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d901      	bls.n	8001c24 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001c20:	2303      	movs	r3, #3
 8001c22:	e241      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c24:	4b33      	ldr	r3, [pc, #204]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2204      	movs	r2, #4
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	d1f1      	bne.n	8001c12 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2210      	movs	r2, #16
 8001c34:	4013      	ands	r3, r2
 8001c36:	d100      	bne.n	8001c3a <HAL_RCC_OscConfig+0x27e>
 8001c38:	e0a1      	b.n	8001d7e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d140      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c40:	4b2c      	ldr	r3, [pc, #176]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_OscConfig+0x29c>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e227      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c58:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	4a2c      	ldr	r2, [pc, #176]	; (8001d10 <HAL_RCC_OscConfig+0x354>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	0019      	movs	r1, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a1a      	ldr	r2, [r3, #32]
 8001c66:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c6c:	4b21      	ldr	r3, [pc, #132]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	0a19      	lsrs	r1, r3, #8
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	69db      	ldr	r3, [r3, #28]
 8001c78:	061a      	lsls	r2, r3, #24
 8001c7a:	4b1e      	ldr	r3, [pc, #120]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a1b      	ldr	r3, [r3, #32]
 8001c84:	0b5b      	lsrs	r3, r3, #13
 8001c86:	3301      	adds	r3, #1
 8001c88:	2280      	movs	r2, #128	; 0x80
 8001c8a:	0212      	lsls	r2, r2, #8
 8001c8c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001c8e:	4b19      	ldr	r3, [pc, #100]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	091b      	lsrs	r3, r3, #4
 8001c94:	210f      	movs	r1, #15
 8001c96:	400b      	ands	r3, r1
 8001c98:	491a      	ldr	r1, [pc, #104]	; (8001d04 <HAL_RCC_OscConfig+0x348>)
 8001c9a:	5ccb      	ldrb	r3, [r1, r3]
 8001c9c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <HAL_RCC_OscConfig+0x34c>)
 8001ca0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001ca2:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <HAL_RCC_OscConfig+0x350>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2513      	movs	r5, #19
 8001ca8:	197c      	adds	r4, r7, r5
 8001caa:	0018      	movs	r0, r3
 8001cac:	f7ff f86c 	bl	8000d88 <HAL_InitTick>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001cb4:	197b      	adds	r3, r7, r5
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d060      	beq.n	8001d7e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001cbc:	197b      	adds	r3, r7, r5
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	e1f2      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d03f      	beq.n	8001d4a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001cca:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001cd0:	2180      	movs	r1, #128	; 0x80
 8001cd2:	0049      	lsls	r1, r1, #1
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7ff f89c 	bl	8000e14 <HAL_GetTick>
 8001cdc:	0003      	movs	r3, r0
 8001cde:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ce0:	e018      	b.n	8001d14 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ce2:	f7ff f897 	bl	8000e14 <HAL_GetTick>
 8001ce6:	0002      	movs	r2, r0
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d911      	bls.n	8001d14 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e1d9      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	fffeffff 	.word	0xfffeffff
 8001cfc:	fffbffff 	.word	0xfffbffff
 8001d00:	ffffe0ff 	.word	0xffffe0ff
 8001d04:	08004584 	.word	0x08004584
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	20000004 	.word	0x20000004
 8001d10:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d14:	4bc9      	ldr	r3, [pc, #804]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d0e0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d20:	4bc6      	ldr	r3, [pc, #792]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	4ac6      	ldr	r2, [pc, #792]	; (8002040 <HAL_RCC_OscConfig+0x684>)
 8001d26:	4013      	ands	r3, r2
 8001d28:	0019      	movs	r1, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a1a      	ldr	r2, [r3, #32]
 8001d2e:	4bc3      	ldr	r3, [pc, #780]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d30:	430a      	orrs	r2, r1
 8001d32:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d34:	4bc1      	ldr	r3, [pc, #772]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	0a19      	lsrs	r1, r3, #8
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	061a      	lsls	r2, r3, #24
 8001d42:	4bbe      	ldr	r3, [pc, #760]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d44:	430a      	orrs	r2, r1
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	e019      	b.n	8001d7e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d4a:	4bbc      	ldr	r3, [pc, #752]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	4bbb      	ldr	r3, [pc, #748]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d50:	49bc      	ldr	r1, [pc, #752]	; (8002044 <HAL_RCC_OscConfig+0x688>)
 8001d52:	400a      	ands	r2, r1
 8001d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d56:	f7ff f85d 	bl	8000e14 <HAL_GetTick>
 8001d5a:	0003      	movs	r3, r0
 8001d5c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d60:	f7ff f858 	bl	8000e14 <HAL_GetTick>
 8001d64:	0002      	movs	r2, r0
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e19a      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001d72:	4bb2      	ldr	r3, [pc, #712]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	2380      	movs	r3, #128	; 0x80
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2208      	movs	r2, #8
 8001d84:	4013      	ands	r3, r2
 8001d86:	d036      	beq.n	8001df6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	695b      	ldr	r3, [r3, #20]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d019      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d90:	4baa      	ldr	r3, [pc, #680]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d94:	4ba9      	ldr	r3, [pc, #676]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001d96:	2101      	movs	r1, #1
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d9c:	f7ff f83a 	bl	8000e14 <HAL_GetTick>
 8001da0:	0003      	movs	r3, r0
 8001da2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001da6:	f7ff f835 	bl	8000e14 <HAL_GetTick>
 8001daa:	0002      	movs	r2, r0
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e177      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001db8:	4ba0      	ldr	r3, [pc, #640]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001dba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d0f1      	beq.n	8001da6 <HAL_RCC_OscConfig+0x3ea>
 8001dc2:	e018      	b.n	8001df6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dc4:	4b9d      	ldr	r3, [pc, #628]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001dc6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001dc8:	4b9c      	ldr	r3, [pc, #624]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001dca:	2101      	movs	r1, #1
 8001dcc:	438a      	bics	r2, r1
 8001dce:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dd0:	f7ff f820 	bl	8000e14 <HAL_GetTick>
 8001dd4:	0003      	movs	r3, r0
 8001dd6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dd8:	e008      	b.n	8001dec <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dda:	f7ff f81b 	bl	8000e14 <HAL_GetTick>
 8001dde:	0002      	movs	r2, r0
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d901      	bls.n	8001dec <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e15d      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dec:	4b93      	ldr	r3, [pc, #588]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001df0:	2202      	movs	r2, #2
 8001df2:	4013      	ands	r3, r2
 8001df4:	d1f1      	bne.n	8001dda <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d100      	bne.n	8001e02 <HAL_RCC_OscConfig+0x446>
 8001e00:	e0ae      	b.n	8001f60 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e02:	2023      	movs	r0, #35	; 0x23
 8001e04:	183b      	adds	r3, r7, r0
 8001e06:	2200      	movs	r2, #0
 8001e08:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e0a:	4b8c      	ldr	r3, [pc, #560]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001e0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e0e:	2380      	movs	r3, #128	; 0x80
 8001e10:	055b      	lsls	r3, r3, #21
 8001e12:	4013      	ands	r3, r2
 8001e14:	d109      	bne.n	8001e2a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e16:	4b89      	ldr	r3, [pc, #548]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001e18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e1a:	4b88      	ldr	r3, [pc, #544]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001e1c:	2180      	movs	r1, #128	; 0x80
 8001e1e:	0549      	lsls	r1, r1, #21
 8001e20:	430a      	orrs	r2, r1
 8001e22:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001e24:	183b      	adds	r3, r7, r0
 8001e26:	2201      	movs	r2, #1
 8001e28:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2a:	4b87      	ldr	r3, [pc, #540]	; (8002048 <HAL_RCC_OscConfig+0x68c>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	2380      	movs	r3, #128	; 0x80
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	4013      	ands	r3, r2
 8001e34:	d11a      	bne.n	8001e6c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e36:	4b84      	ldr	r3, [pc, #528]	; (8002048 <HAL_RCC_OscConfig+0x68c>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	4b83      	ldr	r3, [pc, #524]	; (8002048 <HAL_RCC_OscConfig+0x68c>)
 8001e3c:	2180      	movs	r1, #128	; 0x80
 8001e3e:	0049      	lsls	r1, r1, #1
 8001e40:	430a      	orrs	r2, r1
 8001e42:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e44:	f7fe ffe6 	bl	8000e14 <HAL_GetTick>
 8001e48:	0003      	movs	r3, r0
 8001e4a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4e:	f7fe ffe1 	bl	8000e14 <HAL_GetTick>
 8001e52:	0002      	movs	r2, r0
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b64      	cmp	r3, #100	; 0x64
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e123      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e60:	4b79      	ldr	r3, [pc, #484]	; (8002048 <HAL_RCC_OscConfig+0x68c>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	2380      	movs	r3, #128	; 0x80
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d107      	bne.n	8001e88 <HAL_RCC_OscConfig+0x4cc>
 8001e78:	4b70      	ldr	r3, [pc, #448]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001e7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e7c:	4b6f      	ldr	r3, [pc, #444]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001e7e:	2180      	movs	r1, #128	; 0x80
 8001e80:	0049      	lsls	r1, r1, #1
 8001e82:	430a      	orrs	r2, r1
 8001e84:	651a      	str	r2, [r3, #80]	; 0x50
 8001e86:	e031      	b.n	8001eec <HAL_RCC_OscConfig+0x530>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10c      	bne.n	8001eaa <HAL_RCC_OscConfig+0x4ee>
 8001e90:	4b6a      	ldr	r3, [pc, #424]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001e92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e94:	4b69      	ldr	r3, [pc, #420]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001e96:	496b      	ldr	r1, [pc, #428]	; (8002044 <HAL_RCC_OscConfig+0x688>)
 8001e98:	400a      	ands	r2, r1
 8001e9a:	651a      	str	r2, [r3, #80]	; 0x50
 8001e9c:	4b67      	ldr	r3, [pc, #412]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001e9e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ea0:	4b66      	ldr	r3, [pc, #408]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001ea2:	496a      	ldr	r1, [pc, #424]	; (800204c <HAL_RCC_OscConfig+0x690>)
 8001ea4:	400a      	ands	r2, r1
 8001ea6:	651a      	str	r2, [r3, #80]	; 0x50
 8001ea8:	e020      	b.n	8001eec <HAL_RCC_OscConfig+0x530>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689a      	ldr	r2, [r3, #8]
 8001eae:	23a0      	movs	r3, #160	; 0xa0
 8001eb0:	00db      	lsls	r3, r3, #3
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d10e      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x518>
 8001eb6:	4b61      	ldr	r3, [pc, #388]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001eb8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eba:	4b60      	ldr	r3, [pc, #384]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001ebc:	2180      	movs	r1, #128	; 0x80
 8001ebe:	00c9      	lsls	r1, r1, #3
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	651a      	str	r2, [r3, #80]	; 0x50
 8001ec4:	4b5d      	ldr	r3, [pc, #372]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001ec6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ec8:	4b5c      	ldr	r3, [pc, #368]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001eca:	2180      	movs	r1, #128	; 0x80
 8001ecc:	0049      	lsls	r1, r1, #1
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	651a      	str	r2, [r3, #80]	; 0x50
 8001ed2:	e00b      	b.n	8001eec <HAL_RCC_OscConfig+0x530>
 8001ed4:	4b59      	ldr	r3, [pc, #356]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001ed6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ed8:	4b58      	ldr	r3, [pc, #352]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001eda:	495a      	ldr	r1, [pc, #360]	; (8002044 <HAL_RCC_OscConfig+0x688>)
 8001edc:	400a      	ands	r2, r1
 8001ede:	651a      	str	r2, [r3, #80]	; 0x50
 8001ee0:	4b56      	ldr	r3, [pc, #344]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001ee2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ee4:	4b55      	ldr	r3, [pc, #340]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001ee6:	4959      	ldr	r1, [pc, #356]	; (800204c <HAL_RCC_OscConfig+0x690>)
 8001ee8:	400a      	ands	r2, r1
 8001eea:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d015      	beq.n	8001f20 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef4:	f7fe ff8e 	bl	8000e14 <HAL_GetTick>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001efc:	e009      	b.n	8001f12 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001efe:	f7fe ff89 	bl	8000e14 <HAL_GetTick>
 8001f02:	0002      	movs	r2, r0
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	4a51      	ldr	r2, [pc, #324]	; (8002050 <HAL_RCC_OscConfig+0x694>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e0ca      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f12:	4b4a      	ldr	r3, [pc, #296]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001f14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f16:	2380      	movs	r3, #128	; 0x80
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d0ef      	beq.n	8001efe <HAL_RCC_OscConfig+0x542>
 8001f1e:	e014      	b.n	8001f4a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f20:	f7fe ff78 	bl	8000e14 <HAL_GetTick>
 8001f24:	0003      	movs	r3, r0
 8001f26:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f28:	e009      	b.n	8001f3e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f2a:	f7fe ff73 	bl	8000e14 <HAL_GetTick>
 8001f2e:	0002      	movs	r2, r0
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	4a46      	ldr	r2, [pc, #280]	; (8002050 <HAL_RCC_OscConfig+0x694>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e0b4      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f3e:	4b3f      	ldr	r3, [pc, #252]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001f40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f42:	2380      	movs	r3, #128	; 0x80
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4013      	ands	r3, r2
 8001f48:	d1ef      	bne.n	8001f2a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f4a:	2323      	movs	r3, #35	; 0x23
 8001f4c:	18fb      	adds	r3, r7, r3
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d105      	bne.n	8001f60 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f54:	4b39      	ldr	r3, [pc, #228]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001f56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f58:	4b38      	ldr	r3, [pc, #224]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001f5a:	493e      	ldr	r1, [pc, #248]	; (8002054 <HAL_RCC_OscConfig+0x698>)
 8001f5c:	400a      	ands	r2, r1
 8001f5e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d100      	bne.n	8001f6a <HAL_RCC_OscConfig+0x5ae>
 8001f68:	e09d      	b.n	80020a6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	2b0c      	cmp	r3, #12
 8001f6e:	d100      	bne.n	8001f72 <HAL_RCC_OscConfig+0x5b6>
 8001f70:	e076      	b.n	8002060 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d145      	bne.n	8002006 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f7a:	4b30      	ldr	r3, [pc, #192]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	4b2f      	ldr	r3, [pc, #188]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001f80:	4935      	ldr	r1, [pc, #212]	; (8002058 <HAL_RCC_OscConfig+0x69c>)
 8001f82:	400a      	ands	r2, r1
 8001f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f86:	f7fe ff45 	bl	8000e14 <HAL_GetTick>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f90:	f7fe ff40 	bl	8000e14 <HAL_GetTick>
 8001f94:	0002      	movs	r2, r0
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e082      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001fa2:	4b26      	ldr	r3, [pc, #152]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	2380      	movs	r3, #128	; 0x80
 8001fa8:	049b      	lsls	r3, r3, #18
 8001faa:	4013      	ands	r3, r2
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fae:	4b23      	ldr	r3, [pc, #140]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	4a2a      	ldr	r2, [pc, #168]	; (800205c <HAL_RCC_OscConfig+0x6a0>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	0019      	movs	r1, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	4b1c      	ldr	r3, [pc, #112]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fce:	4b1b      	ldr	r3, [pc, #108]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	4b1a      	ldr	r3, [pc, #104]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001fd4:	2180      	movs	r1, #128	; 0x80
 8001fd6:	0449      	lsls	r1, r1, #17
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fdc:	f7fe ff1a 	bl	8000e14 <HAL_GetTick>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fe6:	f7fe ff15 	bl	8000e14 <HAL_GetTick>
 8001fea:	0002      	movs	r2, r0
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e057      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ff8:	4b10      	ldr	r3, [pc, #64]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	2380      	movs	r3, #128	; 0x80
 8001ffe:	049b      	lsls	r3, r3, #18
 8002000:	4013      	ands	r3, r2
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x62a>
 8002004:	e04f      	b.n	80020a6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002006:	4b0d      	ldr	r3, [pc, #52]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	4b0c      	ldr	r3, [pc, #48]	; (800203c <HAL_RCC_OscConfig+0x680>)
 800200c:	4912      	ldr	r1, [pc, #72]	; (8002058 <HAL_RCC_OscConfig+0x69c>)
 800200e:	400a      	ands	r2, r1
 8002010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002012:	f7fe feff 	bl	8000e14 <HAL_GetTick>
 8002016:	0003      	movs	r3, r0
 8002018:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800201c:	f7fe fefa 	bl	8000e14 <HAL_GetTick>
 8002020:	0002      	movs	r2, r0
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e03c      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800202e:	4b03      	ldr	r3, [pc, #12]	; (800203c <HAL_RCC_OscConfig+0x680>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	2380      	movs	r3, #128	; 0x80
 8002034:	049b      	lsls	r3, r3, #18
 8002036:	4013      	ands	r3, r2
 8002038:	d1f0      	bne.n	800201c <HAL_RCC_OscConfig+0x660>
 800203a:	e034      	b.n	80020a6 <HAL_RCC_OscConfig+0x6ea>
 800203c:	40021000 	.word	0x40021000
 8002040:	ffff1fff 	.word	0xffff1fff
 8002044:	fffffeff 	.word	0xfffffeff
 8002048:	40007000 	.word	0x40007000
 800204c:	fffffbff 	.word	0xfffffbff
 8002050:	00001388 	.word	0x00001388
 8002054:	efffffff 	.word	0xefffffff
 8002058:	feffffff 	.word	0xfeffffff
 800205c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002064:	2b01      	cmp	r3, #1
 8002066:	d101      	bne.n	800206c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e01d      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800206c:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <HAL_RCC_OscConfig+0x6f4>)
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	2380      	movs	r3, #128	; 0x80
 8002076:	025b      	lsls	r3, r3, #9
 8002078:	401a      	ands	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207e:	429a      	cmp	r2, r3
 8002080:	d10f      	bne.n	80020a2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	23f0      	movs	r3, #240	; 0xf0
 8002086:	039b      	lsls	r3, r3, #14
 8002088:	401a      	ands	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800208e:	429a      	cmp	r2, r3
 8002090:	d107      	bne.n	80020a2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	23c0      	movs	r3, #192	; 0xc0
 8002096:	041b      	lsls	r3, r3, #16
 8002098:	401a      	ands	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800209e:	429a      	cmp	r2, r3
 80020a0:	d001      	beq.n	80020a6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e000      	b.n	80020a8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	0018      	movs	r0, r3
 80020aa:	46bd      	mov	sp, r7
 80020ac:	b00a      	add	sp, #40	; 0x28
 80020ae:	bdb0      	pop	{r4, r5, r7, pc}
 80020b0:	40021000 	.word	0x40021000

080020b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020b4:	b5b0      	push	{r4, r5, r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e128      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020c8:	4b96      	ldr	r3, [pc, #600]	; (8002324 <HAL_RCC_ClockConfig+0x270>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2201      	movs	r2, #1
 80020ce:	4013      	ands	r3, r2
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d91e      	bls.n	8002114 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020d6:	4b93      	ldr	r3, [pc, #588]	; (8002324 <HAL_RCC_ClockConfig+0x270>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2201      	movs	r2, #1
 80020dc:	4393      	bics	r3, r2
 80020de:	0019      	movs	r1, r3
 80020e0:	4b90      	ldr	r3, [pc, #576]	; (8002324 <HAL_RCC_ClockConfig+0x270>)
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020e8:	f7fe fe94 	bl	8000e14 <HAL_GetTick>
 80020ec:	0003      	movs	r3, r0
 80020ee:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020f0:	e009      	b.n	8002106 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f2:	f7fe fe8f 	bl	8000e14 <HAL_GetTick>
 80020f6:	0002      	movs	r2, r0
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	4a8a      	ldr	r2, [pc, #552]	; (8002328 <HAL_RCC_ClockConfig+0x274>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d901      	bls.n	8002106 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e109      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002106:	4b87      	ldr	r3, [pc, #540]	; (8002324 <HAL_RCC_ClockConfig+0x270>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2201      	movs	r2, #1
 800210c:	4013      	ands	r3, r2
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	429a      	cmp	r2, r3
 8002112:	d1ee      	bne.n	80020f2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2202      	movs	r2, #2
 800211a:	4013      	ands	r3, r2
 800211c:	d009      	beq.n	8002132 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800211e:	4b83      	ldr	r3, [pc, #524]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	22f0      	movs	r2, #240	; 0xf0
 8002124:	4393      	bics	r3, r2
 8002126:	0019      	movs	r1, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	4b7f      	ldr	r3, [pc, #508]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 800212e:	430a      	orrs	r2, r1
 8002130:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2201      	movs	r2, #1
 8002138:	4013      	ands	r3, r2
 800213a:	d100      	bne.n	800213e <HAL_RCC_ClockConfig+0x8a>
 800213c:	e089      	b.n	8002252 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	2b02      	cmp	r3, #2
 8002144:	d107      	bne.n	8002156 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002146:	4b79      	ldr	r3, [pc, #484]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	2380      	movs	r3, #128	; 0x80
 800214c:	029b      	lsls	r3, r3, #10
 800214e:	4013      	ands	r3, r2
 8002150:	d120      	bne.n	8002194 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e0e1      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b03      	cmp	r3, #3
 800215c:	d107      	bne.n	800216e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800215e:	4b73      	ldr	r3, [pc, #460]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	2380      	movs	r3, #128	; 0x80
 8002164:	049b      	lsls	r3, r3, #18
 8002166:	4013      	ands	r3, r2
 8002168:	d114      	bne.n	8002194 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e0d5      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d106      	bne.n	8002184 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002176:	4b6d      	ldr	r3, [pc, #436]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2204      	movs	r2, #4
 800217c:	4013      	ands	r3, r2
 800217e:	d109      	bne.n	8002194 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e0ca      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002184:	4b69      	ldr	r3, [pc, #420]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	2380      	movs	r3, #128	; 0x80
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4013      	ands	r3, r2
 800218e:	d101      	bne.n	8002194 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e0c2      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002194:	4b65      	ldr	r3, [pc, #404]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	2203      	movs	r2, #3
 800219a:	4393      	bics	r3, r2
 800219c:	0019      	movs	r1, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	4b62      	ldr	r3, [pc, #392]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 80021a4:	430a      	orrs	r2, r1
 80021a6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021a8:	f7fe fe34 	bl	8000e14 <HAL_GetTick>
 80021ac:	0003      	movs	r3, r0
 80021ae:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d111      	bne.n	80021dc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b8:	e009      	b.n	80021ce <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ba:	f7fe fe2b 	bl	8000e14 <HAL_GetTick>
 80021be:	0002      	movs	r2, r0
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	4a58      	ldr	r2, [pc, #352]	; (8002328 <HAL_RCC_ClockConfig+0x274>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e0a5      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021ce:	4b57      	ldr	r3, [pc, #348]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	220c      	movs	r2, #12
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b08      	cmp	r3, #8
 80021d8:	d1ef      	bne.n	80021ba <HAL_RCC_ClockConfig+0x106>
 80021da:	e03a      	b.n	8002252 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b03      	cmp	r3, #3
 80021e2:	d111      	bne.n	8002208 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021e4:	e009      	b.n	80021fa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e6:	f7fe fe15 	bl	8000e14 <HAL_GetTick>
 80021ea:	0002      	movs	r2, r0
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	4a4d      	ldr	r2, [pc, #308]	; (8002328 <HAL_RCC_ClockConfig+0x274>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e08f      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021fa:	4b4c      	ldr	r3, [pc, #304]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	220c      	movs	r2, #12
 8002200:	4013      	ands	r3, r2
 8002202:	2b0c      	cmp	r3, #12
 8002204:	d1ef      	bne.n	80021e6 <HAL_RCC_ClockConfig+0x132>
 8002206:	e024      	b.n	8002252 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d11b      	bne.n	8002248 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002210:	e009      	b.n	8002226 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002212:	f7fe fdff 	bl	8000e14 <HAL_GetTick>
 8002216:	0002      	movs	r2, r0
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	4a42      	ldr	r2, [pc, #264]	; (8002328 <HAL_RCC_ClockConfig+0x274>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e079      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002226:	4b41      	ldr	r3, [pc, #260]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	220c      	movs	r2, #12
 800222c:	4013      	ands	r3, r2
 800222e:	2b04      	cmp	r3, #4
 8002230:	d1ef      	bne.n	8002212 <HAL_RCC_ClockConfig+0x15e>
 8002232:	e00e      	b.n	8002252 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002234:	f7fe fdee 	bl	8000e14 <HAL_GetTick>
 8002238:	0002      	movs	r2, r0
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	4a3a      	ldr	r2, [pc, #232]	; (8002328 <HAL_RCC_ClockConfig+0x274>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e068      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002248:	4b38      	ldr	r3, [pc, #224]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	220c      	movs	r2, #12
 800224e:	4013      	ands	r3, r2
 8002250:	d1f0      	bne.n	8002234 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002252:	4b34      	ldr	r3, [pc, #208]	; (8002324 <HAL_RCC_ClockConfig+0x270>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2201      	movs	r2, #1
 8002258:	4013      	ands	r3, r2
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	429a      	cmp	r2, r3
 800225e:	d21e      	bcs.n	800229e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002260:	4b30      	ldr	r3, [pc, #192]	; (8002324 <HAL_RCC_ClockConfig+0x270>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2201      	movs	r2, #1
 8002266:	4393      	bics	r3, r2
 8002268:	0019      	movs	r1, r3
 800226a:	4b2e      	ldr	r3, [pc, #184]	; (8002324 <HAL_RCC_ClockConfig+0x270>)
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002272:	f7fe fdcf 	bl	8000e14 <HAL_GetTick>
 8002276:	0003      	movs	r3, r0
 8002278:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800227a:	e009      	b.n	8002290 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800227c:	f7fe fdca 	bl	8000e14 <HAL_GetTick>
 8002280:	0002      	movs	r2, r0
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	4a28      	ldr	r2, [pc, #160]	; (8002328 <HAL_RCC_ClockConfig+0x274>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e044      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002290:	4b24      	ldr	r3, [pc, #144]	; (8002324 <HAL_RCC_ClockConfig+0x270>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2201      	movs	r2, #1
 8002296:	4013      	ands	r3, r2
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	429a      	cmp	r2, r3
 800229c:	d1ee      	bne.n	800227c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2204      	movs	r2, #4
 80022a4:	4013      	ands	r3, r2
 80022a6:	d009      	beq.n	80022bc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022a8:	4b20      	ldr	r3, [pc, #128]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	4a20      	ldr	r2, [pc, #128]	; (8002330 <HAL_RCC_ClockConfig+0x27c>)
 80022ae:	4013      	ands	r3, r2
 80022b0:	0019      	movs	r1, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68da      	ldr	r2, [r3, #12]
 80022b6:	4b1d      	ldr	r3, [pc, #116]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 80022b8:	430a      	orrs	r2, r1
 80022ba:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2208      	movs	r2, #8
 80022c2:	4013      	ands	r3, r2
 80022c4:	d00a      	beq.n	80022dc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022c6:	4b19      	ldr	r3, [pc, #100]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	4a1a      	ldr	r2, [pc, #104]	; (8002334 <HAL_RCC_ClockConfig+0x280>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	0019      	movs	r1, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	00da      	lsls	r2, r3, #3
 80022d6:	4b15      	ldr	r3, [pc, #84]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 80022d8:	430a      	orrs	r2, r1
 80022da:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022dc:	f000 f832 	bl	8002344 <HAL_RCC_GetSysClockFreq>
 80022e0:	0001      	movs	r1, r0
 80022e2:	4b12      	ldr	r3, [pc, #72]	; (800232c <HAL_RCC_ClockConfig+0x278>)
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	091b      	lsrs	r3, r3, #4
 80022e8:	220f      	movs	r2, #15
 80022ea:	4013      	ands	r3, r2
 80022ec:	4a12      	ldr	r2, [pc, #72]	; (8002338 <HAL_RCC_ClockConfig+0x284>)
 80022ee:	5cd3      	ldrb	r3, [r2, r3]
 80022f0:	000a      	movs	r2, r1
 80022f2:	40da      	lsrs	r2, r3
 80022f4:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_RCC_ClockConfig+0x288>)
 80022f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80022f8:	4b11      	ldr	r3, [pc, #68]	; (8002340 <HAL_RCC_ClockConfig+0x28c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	250b      	movs	r5, #11
 80022fe:	197c      	adds	r4, r7, r5
 8002300:	0018      	movs	r0, r3
 8002302:	f7fe fd41 	bl	8000d88 <HAL_InitTick>
 8002306:	0003      	movs	r3, r0
 8002308:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800230a:	197b      	adds	r3, r7, r5
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d002      	beq.n	8002318 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002312:	197b      	adds	r3, r7, r5
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	e000      	b.n	800231a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002318:	2300      	movs	r3, #0
}
 800231a:	0018      	movs	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	b004      	add	sp, #16
 8002320:	bdb0      	pop	{r4, r5, r7, pc}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	40022000 	.word	0x40022000
 8002328:	00001388 	.word	0x00001388
 800232c:	40021000 	.word	0x40021000
 8002330:	fffff8ff 	.word	0xfffff8ff
 8002334:	ffffc7ff 	.word	0xffffc7ff
 8002338:	08004584 	.word	0x08004584
 800233c:	20000000 	.word	0x20000000
 8002340:	20000004 	.word	0x20000004

08002344 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002344:	b5b0      	push	{r4, r5, r7, lr}
 8002346:	b08e      	sub	sp, #56	; 0x38
 8002348:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800234a:	4b4c      	ldr	r3, [pc, #304]	; (800247c <HAL_RCC_GetSysClockFreq+0x138>)
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002350:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002352:	230c      	movs	r3, #12
 8002354:	4013      	ands	r3, r2
 8002356:	2b0c      	cmp	r3, #12
 8002358:	d014      	beq.n	8002384 <HAL_RCC_GetSysClockFreq+0x40>
 800235a:	d900      	bls.n	800235e <HAL_RCC_GetSysClockFreq+0x1a>
 800235c:	e07b      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x112>
 800235e:	2b04      	cmp	r3, #4
 8002360:	d002      	beq.n	8002368 <HAL_RCC_GetSysClockFreq+0x24>
 8002362:	2b08      	cmp	r3, #8
 8002364:	d00b      	beq.n	800237e <HAL_RCC_GetSysClockFreq+0x3a>
 8002366:	e076      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002368:	4b44      	ldr	r3, [pc, #272]	; (800247c <HAL_RCC_GetSysClockFreq+0x138>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2210      	movs	r2, #16
 800236e:	4013      	ands	r3, r2
 8002370:	d002      	beq.n	8002378 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002372:	4b43      	ldr	r3, [pc, #268]	; (8002480 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002374:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002376:	e07c      	b.n	8002472 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002378:	4b42      	ldr	r3, [pc, #264]	; (8002484 <HAL_RCC_GetSysClockFreq+0x140>)
 800237a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800237c:	e079      	b.n	8002472 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800237e:	4b42      	ldr	r3, [pc, #264]	; (8002488 <HAL_RCC_GetSysClockFreq+0x144>)
 8002380:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002382:	e076      	b.n	8002472 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002386:	0c9a      	lsrs	r2, r3, #18
 8002388:	230f      	movs	r3, #15
 800238a:	401a      	ands	r2, r3
 800238c:	4b3f      	ldr	r3, [pc, #252]	; (800248c <HAL_RCC_GetSysClockFreq+0x148>)
 800238e:	5c9b      	ldrb	r3, [r3, r2]
 8002390:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002394:	0d9a      	lsrs	r2, r3, #22
 8002396:	2303      	movs	r3, #3
 8002398:	4013      	ands	r3, r2
 800239a:	3301      	adds	r3, #1
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800239e:	4b37      	ldr	r3, [pc, #220]	; (800247c <HAL_RCC_GetSysClockFreq+0x138>)
 80023a0:	68da      	ldr	r2, [r3, #12]
 80023a2:	2380      	movs	r3, #128	; 0x80
 80023a4:	025b      	lsls	r3, r3, #9
 80023a6:	4013      	ands	r3, r2
 80023a8:	d01a      	beq.n	80023e0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80023aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ac:	61bb      	str	r3, [r7, #24]
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	4a35      	ldr	r2, [pc, #212]	; (8002488 <HAL_RCC_GetSysClockFreq+0x144>)
 80023b4:	2300      	movs	r3, #0
 80023b6:	69b8      	ldr	r0, [r7, #24]
 80023b8:	69f9      	ldr	r1, [r7, #28]
 80023ba:	f7fd ff63 	bl	8000284 <__aeabi_lmul>
 80023be:	0002      	movs	r2, r0
 80023c0:	000b      	movs	r3, r1
 80023c2:	0010      	movs	r0, r2
 80023c4:	0019      	movs	r1, r3
 80023c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	f7fd ff37 	bl	8000244 <__aeabi_uldivmod>
 80023d6:	0002      	movs	r2, r0
 80023d8:	000b      	movs	r3, r1
 80023da:	0013      	movs	r3, r2
 80023dc:	637b      	str	r3, [r7, #52]	; 0x34
 80023de:	e037      	b.n	8002450 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80023e0:	4b26      	ldr	r3, [pc, #152]	; (800247c <HAL_RCC_GetSysClockFreq+0x138>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2210      	movs	r2, #16
 80023e6:	4013      	ands	r3, r2
 80023e8:	d01a      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80023ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	2300      	movs	r3, #0
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	4a23      	ldr	r2, [pc, #140]	; (8002480 <HAL_RCC_GetSysClockFreq+0x13c>)
 80023f4:	2300      	movs	r3, #0
 80023f6:	68b8      	ldr	r0, [r7, #8]
 80023f8:	68f9      	ldr	r1, [r7, #12]
 80023fa:	f7fd ff43 	bl	8000284 <__aeabi_lmul>
 80023fe:	0002      	movs	r2, r0
 8002400:	000b      	movs	r3, r1
 8002402:	0010      	movs	r0, r2
 8002404:	0019      	movs	r1, r3
 8002406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002408:	603b      	str	r3, [r7, #0]
 800240a:	2300      	movs	r3, #0
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f7fd ff17 	bl	8000244 <__aeabi_uldivmod>
 8002416:	0002      	movs	r2, r0
 8002418:	000b      	movs	r3, r1
 800241a:	0013      	movs	r3, r2
 800241c:	637b      	str	r3, [r7, #52]	; 0x34
 800241e:	e017      	b.n	8002450 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002422:	0018      	movs	r0, r3
 8002424:	2300      	movs	r3, #0
 8002426:	0019      	movs	r1, r3
 8002428:	4a16      	ldr	r2, [pc, #88]	; (8002484 <HAL_RCC_GetSysClockFreq+0x140>)
 800242a:	2300      	movs	r3, #0
 800242c:	f7fd ff2a 	bl	8000284 <__aeabi_lmul>
 8002430:	0002      	movs	r2, r0
 8002432:	000b      	movs	r3, r1
 8002434:	0010      	movs	r0, r2
 8002436:	0019      	movs	r1, r3
 8002438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243a:	001c      	movs	r4, r3
 800243c:	2300      	movs	r3, #0
 800243e:	001d      	movs	r5, r3
 8002440:	0022      	movs	r2, r4
 8002442:	002b      	movs	r3, r5
 8002444:	f7fd fefe 	bl	8000244 <__aeabi_uldivmod>
 8002448:	0002      	movs	r2, r0
 800244a:	000b      	movs	r3, r1
 800244c:	0013      	movs	r3, r2
 800244e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002452:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002454:	e00d      	b.n	8002472 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002456:	4b09      	ldr	r3, [pc, #36]	; (800247c <HAL_RCC_GetSysClockFreq+0x138>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	0b5b      	lsrs	r3, r3, #13
 800245c:	2207      	movs	r2, #7
 800245e:	4013      	ands	r3, r2
 8002460:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002462:	6a3b      	ldr	r3, [r7, #32]
 8002464:	3301      	adds	r3, #1
 8002466:	2280      	movs	r2, #128	; 0x80
 8002468:	0212      	lsls	r2, r2, #8
 800246a:	409a      	lsls	r2, r3
 800246c:	0013      	movs	r3, r2
 800246e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002470:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002474:	0018      	movs	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	b00e      	add	sp, #56	; 0x38
 800247a:	bdb0      	pop	{r4, r5, r7, pc}
 800247c:	40021000 	.word	0x40021000
 8002480:	003d0900 	.word	0x003d0900
 8002484:	00f42400 	.word	0x00f42400
 8002488:	007a1200 	.word	0x007a1200
 800248c:	0800459c 	.word	0x0800459c

08002490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002494:	4b02      	ldr	r3, [pc, #8]	; (80024a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002496:	681b      	ldr	r3, [r3, #0]
}
 8002498:	0018      	movs	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	20000000 	.word	0x20000000

080024a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024a8:	f7ff fff2 	bl	8002490 <HAL_RCC_GetHCLKFreq>
 80024ac:	0001      	movs	r1, r0
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	0a1b      	lsrs	r3, r3, #8
 80024b4:	2207      	movs	r2, #7
 80024b6:	4013      	ands	r3, r2
 80024b8:	4a04      	ldr	r2, [pc, #16]	; (80024cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80024ba:	5cd3      	ldrb	r3, [r2, r3]
 80024bc:	40d9      	lsrs	r1, r3
 80024be:	000b      	movs	r3, r1
}
 80024c0:	0018      	movs	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	46c0      	nop			; (mov r8, r8)
 80024c8:	40021000 	.word	0x40021000
 80024cc:	08004594 	.word	0x08004594

080024d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024d4:	f7ff ffdc 	bl	8002490 <HAL_RCC_GetHCLKFreq>
 80024d8:	0001      	movs	r1, r0
 80024da:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	0adb      	lsrs	r3, r3, #11
 80024e0:	2207      	movs	r2, #7
 80024e2:	4013      	ands	r3, r2
 80024e4:	4a04      	ldr	r2, [pc, #16]	; (80024f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80024e6:	5cd3      	ldrb	r3, [r2, r3]
 80024e8:	40d9      	lsrs	r1, r3
 80024ea:	000b      	movs	r3, r1
}
 80024ec:	0018      	movs	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	46c0      	nop			; (mov r8, r8)
 80024f4:	40021000 	.word	0x40021000
 80024f8:	08004594 	.word	0x08004594

080024fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e032      	b.n	8002574 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2239      	movs	r2, #57	; 0x39
 8002512:	5c9b      	ldrb	r3, [r3, r2]
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d107      	bne.n	800252a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2238      	movs	r2, #56	; 0x38
 800251e:	2100      	movs	r1, #0
 8002520:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	0018      	movs	r0, r3
 8002526:	f7fe fa93 	bl	8000a50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2239      	movs	r2, #57	; 0x39
 800252e:	2102      	movs	r1, #2
 8002530:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3304      	adds	r3, #4
 800253a:	0019      	movs	r1, r3
 800253c:	0010      	movs	r0, r2
 800253e:	f000 fbcb 	bl	8002cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	223e      	movs	r2, #62	; 0x3e
 8002546:	2101      	movs	r1, #1
 8002548:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	223a      	movs	r2, #58	; 0x3a
 800254e:	2101      	movs	r1, #1
 8002550:	5499      	strb	r1, [r3, r2]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	223b      	movs	r2, #59	; 0x3b
 8002556:	2101      	movs	r1, #1
 8002558:	5499      	strb	r1, [r3, r2]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	223c      	movs	r2, #60	; 0x3c
 800255e:	2101      	movs	r1, #1
 8002560:	5499      	strb	r1, [r3, r2]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	223d      	movs	r2, #61	; 0x3d
 8002566:	2101      	movs	r1, #1
 8002568:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2239      	movs	r2, #57	; 0x39
 800256e:	2101      	movs	r1, #1
 8002570:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	0018      	movs	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	b002      	add	sp, #8
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2239      	movs	r2, #57	; 0x39
 8002588:	5c9b      	ldrb	r3, [r3, r2]
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b01      	cmp	r3, #1
 800258e:	d001      	beq.n	8002594 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e036      	b.n	8002602 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2239      	movs	r2, #57	; 0x39
 8002598:	2102      	movs	r1, #2
 800259a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2101      	movs	r1, #1
 80025a8:	430a      	orrs	r2, r1
 80025aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	05db      	lsls	r3, r3, #23
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d009      	beq.n	80025cc <HAL_TIM_Base_Start_IT+0x50>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a13      	ldr	r2, [pc, #76]	; (800260c <HAL_TIM_Base_Start_IT+0x90>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d004      	beq.n	80025cc <HAL_TIM_Base_Start_IT+0x50>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a12      	ldr	r2, [pc, #72]	; (8002610 <HAL_TIM_Base_Start_IT+0x94>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d111      	bne.n	80025f0 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2207      	movs	r2, #7
 80025d4:	4013      	ands	r3, r2
 80025d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2b06      	cmp	r3, #6
 80025dc:	d010      	beq.n	8002600 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2101      	movs	r1, #1
 80025ea:	430a      	orrs	r2, r1
 80025ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ee:	e007      	b.n	8002600 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2101      	movs	r1, #1
 80025fc:	430a      	orrs	r2, r1
 80025fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002600:	2300      	movs	r3, #0
}
 8002602:	0018      	movs	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	b004      	add	sp, #16
 8002608:	bd80      	pop	{r7, pc}
 800260a:	46c0      	nop			; (mov r8, r8)
 800260c:	40010800 	.word	0x40010800
 8002610:	40011400 	.word	0x40011400

08002614 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e032      	b.n	800268c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2239      	movs	r2, #57	; 0x39
 800262a:	5c9b      	ldrb	r3, [r3, r2]
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d107      	bne.n	8002642 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2238      	movs	r2, #56	; 0x38
 8002636:	2100      	movs	r1, #0
 8002638:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	0018      	movs	r0, r3
 800263e:	f000 f829 	bl	8002694 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2239      	movs	r2, #57	; 0x39
 8002646:	2102      	movs	r1, #2
 8002648:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3304      	adds	r3, #4
 8002652:	0019      	movs	r1, r3
 8002654:	0010      	movs	r0, r2
 8002656:	f000 fb3f 	bl	8002cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	223e      	movs	r2, #62	; 0x3e
 800265e:	2101      	movs	r1, #1
 8002660:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	223a      	movs	r2, #58	; 0x3a
 8002666:	2101      	movs	r1, #1
 8002668:	5499      	strb	r1, [r3, r2]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	223b      	movs	r2, #59	; 0x3b
 800266e:	2101      	movs	r1, #1
 8002670:	5499      	strb	r1, [r3, r2]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	223c      	movs	r2, #60	; 0x3c
 8002676:	2101      	movs	r1, #1
 8002678:	5499      	strb	r1, [r3, r2]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	223d      	movs	r2, #61	; 0x3d
 800267e:	2101      	movs	r1, #1
 8002680:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2239      	movs	r2, #57	; 0x39
 8002686:	2101      	movs	r1, #1
 8002688:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	0018      	movs	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	b002      	add	sp, #8
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800269c:	46c0      	nop			; (mov r8, r8)
 800269e:	46bd      	mov	sp, r7
 80026a0:	b002      	add	sp, #8
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d108      	bne.n	80026c6 <HAL_TIM_PWM_Start+0x22>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	223a      	movs	r2, #58	; 0x3a
 80026b8:	5c9b      	ldrb	r3, [r3, r2]
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	3b01      	subs	r3, #1
 80026be:	1e5a      	subs	r2, r3, #1
 80026c0:	4193      	sbcs	r3, r2
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	e01f      	b.n	8002706 <HAL_TIM_PWM_Start+0x62>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	2b04      	cmp	r3, #4
 80026ca:	d108      	bne.n	80026de <HAL_TIM_PWM_Start+0x3a>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	223b      	movs	r2, #59	; 0x3b
 80026d0:	5c9b      	ldrb	r3, [r3, r2]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	3b01      	subs	r3, #1
 80026d6:	1e5a      	subs	r2, r3, #1
 80026d8:	4193      	sbcs	r3, r2
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	e013      	b.n	8002706 <HAL_TIM_PWM_Start+0x62>
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	2b08      	cmp	r3, #8
 80026e2:	d108      	bne.n	80026f6 <HAL_TIM_PWM_Start+0x52>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	223c      	movs	r2, #60	; 0x3c
 80026e8:	5c9b      	ldrb	r3, [r3, r2]
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	3b01      	subs	r3, #1
 80026ee:	1e5a      	subs	r2, r3, #1
 80026f0:	4193      	sbcs	r3, r2
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	e007      	b.n	8002706 <HAL_TIM_PWM_Start+0x62>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	223d      	movs	r2, #61	; 0x3d
 80026fa:	5c9b      	ldrb	r3, [r3, r2]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	3b01      	subs	r3, #1
 8002700:	1e5a      	subs	r2, r3, #1
 8002702:	4193      	sbcs	r3, r2
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e04d      	b.n	80027aa <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d104      	bne.n	800271e <HAL_TIM_PWM_Start+0x7a>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	223a      	movs	r2, #58	; 0x3a
 8002718:	2102      	movs	r1, #2
 800271a:	5499      	strb	r1, [r3, r2]
 800271c:	e013      	b.n	8002746 <HAL_TIM_PWM_Start+0xa2>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b04      	cmp	r3, #4
 8002722:	d104      	bne.n	800272e <HAL_TIM_PWM_Start+0x8a>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	223b      	movs	r2, #59	; 0x3b
 8002728:	2102      	movs	r1, #2
 800272a:	5499      	strb	r1, [r3, r2]
 800272c:	e00b      	b.n	8002746 <HAL_TIM_PWM_Start+0xa2>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	2b08      	cmp	r3, #8
 8002732:	d104      	bne.n	800273e <HAL_TIM_PWM_Start+0x9a>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	223c      	movs	r2, #60	; 0x3c
 8002738:	2102      	movs	r1, #2
 800273a:	5499      	strb	r1, [r3, r2]
 800273c:	e003      	b.n	8002746 <HAL_TIM_PWM_Start+0xa2>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	223d      	movs	r2, #61	; 0x3d
 8002742:	2102      	movs	r1, #2
 8002744:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6839      	ldr	r1, [r7, #0]
 800274c:	2201      	movs	r2, #1
 800274e:	0018      	movs	r0, r3
 8002750:	f000 fcb4 	bl	80030bc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	05db      	lsls	r3, r3, #23
 800275c:	429a      	cmp	r2, r3
 800275e:	d009      	beq.n	8002774 <HAL_TIM_PWM_Start+0xd0>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a13      	ldr	r2, [pc, #76]	; (80027b4 <HAL_TIM_PWM_Start+0x110>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d004      	beq.n	8002774 <HAL_TIM_PWM_Start+0xd0>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a12      	ldr	r2, [pc, #72]	; (80027b8 <HAL_TIM_PWM_Start+0x114>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d111      	bne.n	8002798 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2207      	movs	r2, #7
 800277c:	4013      	ands	r3, r2
 800277e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2b06      	cmp	r3, #6
 8002784:	d010      	beq.n	80027a8 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2101      	movs	r1, #1
 8002792:	430a      	orrs	r2, r1
 8002794:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002796:	e007      	b.n	80027a8 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2101      	movs	r1, #1
 80027a4:	430a      	orrs	r2, r1
 80027a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	0018      	movs	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b004      	add	sp, #16
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	40010800 	.word	0x40010800
 80027b8:	40011400 	.word	0x40011400

080027bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	2202      	movs	r2, #2
 80027cc:	4013      	ands	r3, r2
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d124      	bne.n	800281c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	2202      	movs	r2, #2
 80027da:	4013      	ands	r3, r2
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d11d      	bne.n	800281c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2203      	movs	r2, #3
 80027e6:	4252      	negs	r2, r2
 80027e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2201      	movs	r2, #1
 80027ee:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	2203      	movs	r2, #3
 80027f8:	4013      	ands	r3, r2
 80027fa:	d004      	beq.n	8002806 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	0018      	movs	r0, r3
 8002800:	f000 fa52 	bl	8002ca8 <HAL_TIM_IC_CaptureCallback>
 8002804:	e007      	b.n	8002816 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	0018      	movs	r0, r3
 800280a:	f000 fa45 	bl	8002c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	0018      	movs	r0, r3
 8002812:	f000 fa51 	bl	8002cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	2204      	movs	r2, #4
 8002824:	4013      	ands	r3, r2
 8002826:	2b04      	cmp	r3, #4
 8002828:	d125      	bne.n	8002876 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	2204      	movs	r2, #4
 8002832:	4013      	ands	r3, r2
 8002834:	2b04      	cmp	r3, #4
 8002836:	d11e      	bne.n	8002876 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2205      	movs	r2, #5
 800283e:	4252      	negs	r2, r2
 8002840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2202      	movs	r2, #2
 8002846:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	699a      	ldr	r2, [r3, #24]
 800284e:	23c0      	movs	r3, #192	; 0xc0
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4013      	ands	r3, r2
 8002854:	d004      	beq.n	8002860 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	0018      	movs	r0, r3
 800285a:	f000 fa25 	bl	8002ca8 <HAL_TIM_IC_CaptureCallback>
 800285e:	e007      	b.n	8002870 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	0018      	movs	r0, r3
 8002864:	f000 fa18 	bl	8002c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	0018      	movs	r0, r3
 800286c:	f000 fa24 	bl	8002cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	2208      	movs	r2, #8
 800287e:	4013      	ands	r3, r2
 8002880:	2b08      	cmp	r3, #8
 8002882:	d124      	bne.n	80028ce <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	2208      	movs	r2, #8
 800288c:	4013      	ands	r3, r2
 800288e:	2b08      	cmp	r3, #8
 8002890:	d11d      	bne.n	80028ce <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2209      	movs	r2, #9
 8002898:	4252      	negs	r2, r2
 800289a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2204      	movs	r2, #4
 80028a0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	69db      	ldr	r3, [r3, #28]
 80028a8:	2203      	movs	r2, #3
 80028aa:	4013      	ands	r3, r2
 80028ac:	d004      	beq.n	80028b8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	0018      	movs	r0, r3
 80028b2:	f000 f9f9 	bl	8002ca8 <HAL_TIM_IC_CaptureCallback>
 80028b6:	e007      	b.n	80028c8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	0018      	movs	r0, r3
 80028bc:	f000 f9ec 	bl	8002c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	0018      	movs	r0, r3
 80028c4:	f000 f9f8 	bl	8002cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	2210      	movs	r2, #16
 80028d6:	4013      	ands	r3, r2
 80028d8:	2b10      	cmp	r3, #16
 80028da:	d125      	bne.n	8002928 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	2210      	movs	r2, #16
 80028e4:	4013      	ands	r3, r2
 80028e6:	2b10      	cmp	r3, #16
 80028e8:	d11e      	bne.n	8002928 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2211      	movs	r2, #17
 80028f0:	4252      	negs	r2, r2
 80028f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2208      	movs	r2, #8
 80028f8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69da      	ldr	r2, [r3, #28]
 8002900:	23c0      	movs	r3, #192	; 0xc0
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4013      	ands	r3, r2
 8002906:	d004      	beq.n	8002912 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	0018      	movs	r0, r3
 800290c:	f000 f9cc 	bl	8002ca8 <HAL_TIM_IC_CaptureCallback>
 8002910:	e007      	b.n	8002922 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	0018      	movs	r0, r3
 8002916:	f000 f9bf 	bl	8002c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	0018      	movs	r0, r3
 800291e:	f000 f9cb 	bl	8002cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	2201      	movs	r2, #1
 8002930:	4013      	ands	r3, r2
 8002932:	2b01      	cmp	r3, #1
 8002934:	d10f      	bne.n	8002956 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	2201      	movs	r2, #1
 800293e:	4013      	ands	r3, r2
 8002940:	2b01      	cmp	r3, #1
 8002942:	d108      	bne.n	8002956 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2202      	movs	r2, #2
 800294a:	4252      	negs	r2, r2
 800294c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	0018      	movs	r0, r3
 8002952:	f7fd ffcf 	bl	80008f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	691b      	ldr	r3, [r3, #16]
 800295c:	2240      	movs	r2, #64	; 0x40
 800295e:	4013      	ands	r3, r2
 8002960:	2b40      	cmp	r3, #64	; 0x40
 8002962:	d10f      	bne.n	8002984 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	2240      	movs	r2, #64	; 0x40
 800296c:	4013      	ands	r3, r2
 800296e:	2b40      	cmp	r3, #64	; 0x40
 8002970:	d108      	bne.n	8002984 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2241      	movs	r2, #65	; 0x41
 8002978:	4252      	negs	r2, r2
 800297a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	0018      	movs	r0, r3
 8002980:	f000 f9a2 	bl	8002cc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002984:	46c0      	nop			; (mov r8, r8)
 8002986:	46bd      	mov	sp, r7
 8002988:	b002      	add	sp, #8
 800298a:	bd80      	pop	{r7, pc}

0800298c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2238      	movs	r2, #56	; 0x38
 800299c:	5c9b      	ldrb	r3, [r3, r2]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80029a2:	2302      	movs	r3, #2
 80029a4:	e0a7      	b.n	8002af6 <HAL_TIM_PWM_ConfigChannel+0x16a>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2238      	movs	r2, #56	; 0x38
 80029aa:	2101      	movs	r1, #1
 80029ac:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b0c      	cmp	r3, #12
 80029b2:	d100      	bne.n	80029b6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 80029b4:	e076      	b.n	8002aa4 <HAL_TIM_PWM_ConfigChannel+0x118>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b0c      	cmp	r3, #12
 80029ba:	d900      	bls.n	80029be <HAL_TIM_PWM_ConfigChannel+0x32>
 80029bc:	e095      	b.n	8002aea <HAL_TIM_PWM_ConfigChannel+0x15e>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	d04e      	beq.n	8002a62 <HAL_TIM_PWM_ConfigChannel+0xd6>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d900      	bls.n	80029cc <HAL_TIM_PWM_ConfigChannel+0x40>
 80029ca:	e08e      	b.n	8002aea <HAL_TIM_PWM_ConfigChannel+0x15e>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_TIM_PWM_ConfigChannel+0x4e>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d021      	beq.n	8002a1c <HAL_TIM_PWM_ConfigChannel+0x90>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 80029d8:	e087      	b.n	8002aea <HAL_TIM_PWM_ConfigChannel+0x15e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	0011      	movs	r1, r2
 80029e2:	0018      	movs	r0, r3
 80029e4:	f000 f9cc 	bl	8002d80 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	699a      	ldr	r2, [r3, #24]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2108      	movs	r1, #8
 80029f4:	430a      	orrs	r2, r1
 80029f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	699a      	ldr	r2, [r3, #24]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2104      	movs	r1, #4
 8002a04:	438a      	bics	r2, r1
 8002a06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6999      	ldr	r1, [r3, #24]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	619a      	str	r2, [r3, #24]
      break;
 8002a1a:	e067      	b.n	8002aec <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68ba      	ldr	r2, [r7, #8]
 8002a22:	0011      	movs	r1, r2
 8002a24:	0018      	movs	r0, r3
 8002a26:	f000 f9e7 	bl	8002df8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	699a      	ldr	r2, [r3, #24]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2180      	movs	r1, #128	; 0x80
 8002a36:	0109      	lsls	r1, r1, #4
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	699a      	ldr	r2, [r3, #24]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	492e      	ldr	r1, [pc, #184]	; (8002b00 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8002a48:	400a      	ands	r2, r1
 8002a4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6999      	ldr	r1, [r3, #24]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	021a      	lsls	r2, r3, #8
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	619a      	str	r2, [r3, #24]
      break;
 8002a60:	e044      	b.n	8002aec <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	0011      	movs	r1, r2
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f000 fa06 	bl	8002e7c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	69da      	ldr	r2, [r3, #28]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2108      	movs	r1, #8
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	69da      	ldr	r2, [r3, #28]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2104      	movs	r1, #4
 8002a8c:	438a      	bics	r2, r1
 8002a8e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	69d9      	ldr	r1, [r3, #28]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	61da      	str	r2, [r3, #28]
      break;
 8002aa2:	e023      	b.n	8002aec <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	0011      	movs	r1, r2
 8002aac:	0018      	movs	r0, r3
 8002aae:	f000 fa25 	bl	8002efc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	69da      	ldr	r2, [r3, #28]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2180      	movs	r1, #128	; 0x80
 8002abe:	0109      	lsls	r1, r1, #4
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	69da      	ldr	r2, [r3, #28]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	490c      	ldr	r1, [pc, #48]	; (8002b00 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8002ad0:	400a      	ands	r2, r1
 8002ad2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	69d9      	ldr	r1, [r3, #28]
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	021a      	lsls	r2, r3, #8
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	61da      	str	r2, [r3, #28]
      break;
 8002ae8:	e000      	b.n	8002aec <HAL_TIM_PWM_ConfigChannel+0x160>
      break;
 8002aea:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2238      	movs	r2, #56	; 0x38
 8002af0:	2100      	movs	r1, #0
 8002af2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	0018      	movs	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	b004      	add	sp, #16
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	fffffbff 	.word	0xfffffbff

08002b04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2238      	movs	r2, #56	; 0x38
 8002b12:	5c9b      	ldrb	r3, [r3, r2]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d101      	bne.n	8002b1c <HAL_TIM_ConfigClockSource+0x18>
 8002b18:	2302      	movs	r3, #2
 8002b1a:	e0b7      	b.n	8002c8c <HAL_TIM_ConfigClockSource+0x188>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2238      	movs	r2, #56	; 0x38
 8002b20:	2101      	movs	r1, #1
 8002b22:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2239      	movs	r2, #57	; 0x39
 8002b28:	2102      	movs	r1, #2
 8002b2a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2277      	movs	r2, #119	; 0x77
 8002b38:	4393      	bics	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4a55      	ldr	r2, [pc, #340]	; (8002c94 <HAL_TIM_ConfigClockSource+0x190>)
 8002b40:	4013      	ands	r3, r2
 8002b42:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2280      	movs	r2, #128	; 0x80
 8002b52:	0192      	lsls	r2, r2, #6
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d040      	beq.n	8002bda <HAL_TIM_ConfigClockSource+0xd6>
 8002b58:	2280      	movs	r2, #128	; 0x80
 8002b5a:	0192      	lsls	r2, r2, #6
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d900      	bls.n	8002b62 <HAL_TIM_ConfigClockSource+0x5e>
 8002b60:	e088      	b.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
 8002b62:	2280      	movs	r2, #128	; 0x80
 8002b64:	0152      	lsls	r2, r2, #5
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d100      	bne.n	8002b6c <HAL_TIM_ConfigClockSource+0x68>
 8002b6a:	e085      	b.n	8002c78 <HAL_TIM_ConfigClockSource+0x174>
 8002b6c:	2280      	movs	r2, #128	; 0x80
 8002b6e:	0152      	lsls	r2, r2, #5
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d900      	bls.n	8002b76 <HAL_TIM_ConfigClockSource+0x72>
 8002b74:	e07e      	b.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
 8002b76:	2b70      	cmp	r3, #112	; 0x70
 8002b78:	d018      	beq.n	8002bac <HAL_TIM_ConfigClockSource+0xa8>
 8002b7a:	d900      	bls.n	8002b7e <HAL_TIM_ConfigClockSource+0x7a>
 8002b7c:	e07a      	b.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
 8002b7e:	2b60      	cmp	r3, #96	; 0x60
 8002b80:	d04f      	beq.n	8002c22 <HAL_TIM_ConfigClockSource+0x11e>
 8002b82:	d900      	bls.n	8002b86 <HAL_TIM_ConfigClockSource+0x82>
 8002b84:	e076      	b.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
 8002b86:	2b50      	cmp	r3, #80	; 0x50
 8002b88:	d03b      	beq.n	8002c02 <HAL_TIM_ConfigClockSource+0xfe>
 8002b8a:	d900      	bls.n	8002b8e <HAL_TIM_ConfigClockSource+0x8a>
 8002b8c:	e072      	b.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
 8002b8e:	2b40      	cmp	r3, #64	; 0x40
 8002b90:	d057      	beq.n	8002c42 <HAL_TIM_ConfigClockSource+0x13e>
 8002b92:	d900      	bls.n	8002b96 <HAL_TIM_ConfigClockSource+0x92>
 8002b94:	e06e      	b.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
 8002b96:	2b30      	cmp	r3, #48	; 0x30
 8002b98:	d063      	beq.n	8002c62 <HAL_TIM_ConfigClockSource+0x15e>
 8002b9a:	d86b      	bhi.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d060      	beq.n	8002c62 <HAL_TIM_ConfigClockSource+0x15e>
 8002ba0:	d868      	bhi.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d05d      	beq.n	8002c62 <HAL_TIM_ConfigClockSource+0x15e>
 8002ba6:	2b10      	cmp	r3, #16
 8002ba8:	d05b      	beq.n	8002c62 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002baa:	e063      	b.n	8002c74 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6818      	ldr	r0, [r3, #0]
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	6899      	ldr	r1, [r3, #8]
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	f000 fa5e 	bl	800307c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2277      	movs	r2, #119	; 0x77
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	609a      	str	r2, [r3, #8]
      break;
 8002bd8:	e04f      	b.n	8002c7a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6818      	ldr	r0, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	6899      	ldr	r1, [r3, #8]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	f000 fa47 	bl	800307c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2180      	movs	r1, #128	; 0x80
 8002bfa:	01c9      	lsls	r1, r1, #7
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	609a      	str	r2, [r3, #8]
      break;
 8002c00:	e03b      	b.n	8002c7a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6818      	ldr	r0, [r3, #0]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	6859      	ldr	r1, [r3, #4]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	001a      	movs	r2, r3
 8002c10:	f000 f9ba 	bl	8002f88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2150      	movs	r1, #80	; 0x50
 8002c1a:	0018      	movs	r0, r3
 8002c1c:	f000 fa14 	bl	8003048 <TIM_ITRx_SetConfig>
      break;
 8002c20:	e02b      	b.n	8002c7a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6818      	ldr	r0, [r3, #0]
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	6859      	ldr	r1, [r3, #4]
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	001a      	movs	r2, r3
 8002c30:	f000 f9d8 	bl	8002fe4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2160      	movs	r1, #96	; 0x60
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f000 fa04 	bl	8003048 <TIM_ITRx_SetConfig>
      break;
 8002c40:	e01b      	b.n	8002c7a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6818      	ldr	r0, [r3, #0]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	6859      	ldr	r1, [r3, #4]
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	001a      	movs	r2, r3
 8002c50:	f000 f99a 	bl	8002f88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2140      	movs	r1, #64	; 0x40
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f000 f9f4 	bl	8003048 <TIM_ITRx_SetConfig>
      break;
 8002c60:	e00b      	b.n	8002c7a <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	0019      	movs	r1, r3
 8002c6c:	0010      	movs	r0, r2
 8002c6e:	f000 f9eb 	bl	8003048 <TIM_ITRx_SetConfig>
        break;
 8002c72:	e002      	b.n	8002c7a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002c74:	46c0      	nop			; (mov r8, r8)
 8002c76:	e000      	b.n	8002c7a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002c78:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2239      	movs	r2, #57	; 0x39
 8002c7e:	2101      	movs	r1, #1
 8002c80:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2238      	movs	r2, #56	; 0x38
 8002c86:	2100      	movs	r1, #0
 8002c88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	b004      	add	sp, #16
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	ffff00ff 	.word	0xffff00ff

08002c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ca0:	46c0      	nop			; (mov r8, r8)
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b002      	add	sp, #8
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002cb0:	46c0      	nop			; (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	b002      	add	sp, #8
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cc0:	46c0      	nop			; (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b002      	add	sp, #8
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cd0:	46c0      	nop			; (mov r8, r8)
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	b002      	add	sp, #8
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	05db      	lsls	r3, r3, #23
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d007      	beq.n	8002d02 <TIM_Base_SetConfig+0x2a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a1f      	ldr	r2, [pc, #124]	; (8002d74 <TIM_Base_SetConfig+0x9c>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d003      	beq.n	8002d02 <TIM_Base_SetConfig+0x2a>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a1e      	ldr	r2, [pc, #120]	; (8002d78 <TIM_Base_SetConfig+0xa0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d108      	bne.n	8002d14 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2270      	movs	r2, #112	; 0x70
 8002d06:	4393      	bics	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	2380      	movs	r3, #128	; 0x80
 8002d18:	05db      	lsls	r3, r3, #23
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d007      	beq.n	8002d2e <TIM_Base_SetConfig+0x56>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a14      	ldr	r2, [pc, #80]	; (8002d74 <TIM_Base_SetConfig+0x9c>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d003      	beq.n	8002d2e <TIM_Base_SetConfig+0x56>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a13      	ldr	r2, [pc, #76]	; (8002d78 <TIM_Base_SetConfig+0xa0>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d108      	bne.n	8002d40 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	4a12      	ldr	r2, [pc, #72]	; (8002d7c <TIM_Base_SetConfig+0xa4>)
 8002d32:	4013      	ands	r3, r2
 8002d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2280      	movs	r2, #128	; 0x80
 8002d44:	4393      	bics	r3, r2
 8002d46:	001a      	movs	r2, r3
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	615a      	str	r2, [r3, #20]
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b004      	add	sp, #16
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40010800 	.word	0x40010800
 8002d78:	40011400 	.word	0x40011400
 8002d7c:	fffffcff 	.word	0xfffffcff

08002d80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	4393      	bics	r3, r2
 8002d92:	001a      	movs	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2270      	movs	r2, #112	; 0x70
 8002dae:	4393      	bics	r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2203      	movs	r2, #3
 8002db6:	4393      	bics	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	4393      	bics	r3, r2
 8002dca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	693a      	ldr	r2, [r7, #16]
 8002dda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	697a      	ldr	r2, [r7, #20]
 8002dee:	621a      	str	r2, [r3, #32]
}
 8002df0:	46c0      	nop			; (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b006      	add	sp, #24
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	2210      	movs	r2, #16
 8002e08:	4393      	bics	r3, r2
 8002e0a:	001a      	movs	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4a13      	ldr	r2, [pc, #76]	; (8002e74 <TIM_OC2_SetConfig+0x7c>)
 8002e26:	4013      	ands	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	4a12      	ldr	r2, [pc, #72]	; (8002e78 <TIM_OC2_SetConfig+0x80>)
 8002e2e:	4013      	ands	r3, r2
 8002e30:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	021b      	lsls	r3, r3, #8
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	2220      	movs	r2, #32
 8002e42:	4393      	bics	r3, r2
 8002e44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	621a      	str	r2, [r3, #32]
}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b006      	add	sp, #24
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	ffff8fff 	.word	0xffff8fff
 8002e78:	fffffcff 	.word	0xfffffcff

08002e7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	4a1a      	ldr	r2, [pc, #104]	; (8002ef4 <TIM_OC3_SetConfig+0x78>)
 8002e8c:	401a      	ands	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2270      	movs	r2, #112	; 0x70
 8002ea8:	4393      	bics	r3, r2
 8002eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2203      	movs	r2, #3
 8002eb0:	4393      	bics	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	4a0d      	ldr	r2, [pc, #52]	; (8002ef8 <TIM_OC3_SetConfig+0x7c>)
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	021b      	lsls	r3, r3, #8
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	697a      	ldr	r2, [r7, #20]
 8002eea:	621a      	str	r2, [r3, #32]
}
 8002eec:	46c0      	nop			; (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	b006      	add	sp, #24
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	fffffeff 	.word	0xfffffeff
 8002ef8:	fffffdff 	.word	0xfffffdff

08002efc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	4a1b      	ldr	r2, [pc, #108]	; (8002f78 <TIM_OC4_SetConfig+0x7c>)
 8002f0c:	401a      	ands	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a1b      	ldr	r3, [r3, #32]
 8002f16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4a15      	ldr	r2, [pc, #84]	; (8002f7c <TIM_OC4_SetConfig+0x80>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4a14      	ldr	r2, [pc, #80]	; (8002f80 <TIM_OC4_SetConfig+0x84>)
 8002f30:	4013      	ands	r3, r2
 8002f32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	021b      	lsls	r3, r3, #8
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	4a10      	ldr	r2, [pc, #64]	; (8002f84 <TIM_OC4_SetConfig+0x88>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	031b      	lsls	r3, r3, #12
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	621a      	str	r2, [r3, #32]
}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	46bd      	mov	sp, r7
 8002f72:	b006      	add	sp, #24
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	46c0      	nop			; (mov r8, r8)
 8002f78:	ffffefff 	.word	0xffffefff
 8002f7c:	ffff8fff 	.word	0xffff8fff
 8002f80:	fffffcff 	.word	0xfffffcff
 8002f84:	ffffdfff 	.word	0xffffdfff

08002f88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	4393      	bics	r3, r2
 8002fa2:	001a      	movs	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	22f0      	movs	r2, #240	; 0xf0
 8002fb2:	4393      	bics	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	011b      	lsls	r3, r3, #4
 8002fba:	693a      	ldr	r2, [r7, #16]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	220a      	movs	r2, #10
 8002fc4:	4393      	bics	r3, r2
 8002fc6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	621a      	str	r2, [r3, #32]
}
 8002fdc:	46c0      	nop			; (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b006      	add	sp, #24
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	2210      	movs	r2, #16
 8002ff6:	4393      	bics	r3, r2
 8002ff8:	001a      	movs	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	4a0d      	ldr	r2, [pc, #52]	; (8003044 <TIM_TI2_ConfigInputStage+0x60>)
 800300e:	4013      	ands	r3, r2
 8003010:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	031b      	lsls	r3, r3, #12
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	4313      	orrs	r3, r2
 800301a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	22a0      	movs	r2, #160	; 0xa0
 8003020:	4393      	bics	r3, r2
 8003022:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	4313      	orrs	r3, r2
 800302c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	621a      	str	r2, [r3, #32]
}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	46bd      	mov	sp, r7
 800303e:	b006      	add	sp, #24
 8003040:	bd80      	pop	{r7, pc}
 8003042:	46c0      	nop			; (mov r8, r8)
 8003044:	ffff0fff 	.word	0xffff0fff

08003048 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2270      	movs	r2, #112	; 0x70
 800305c:	4393      	bics	r3, r2
 800305e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	4313      	orrs	r3, r2
 8003066:	2207      	movs	r2, #7
 8003068:	4313      	orrs	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	609a      	str	r2, [r3, #8]
}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	46bd      	mov	sp, r7
 8003076:	b004      	add	sp, #16
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
 8003088:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	4a09      	ldr	r2, [pc, #36]	; (80030b8 <TIM_ETR_SetConfig+0x3c>)
 8003094:	4013      	ands	r3, r2
 8003096:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	021a      	lsls	r2, r3, #8
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	431a      	orrs	r2, r3
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	609a      	str	r2, [r3, #8]
}
 80030b0:	46c0      	nop			; (mov r8, r8)
 80030b2:	46bd      	mov	sp, r7
 80030b4:	b006      	add	sp, #24
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	ffff00ff 	.word	0xffff00ff

080030bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	221f      	movs	r2, #31
 80030cc:	4013      	ands	r3, r2
 80030ce:	2201      	movs	r2, #1
 80030d0:	409a      	lsls	r2, r3
 80030d2:	0013      	movs	r3, r2
 80030d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	43d2      	mvns	r2, r2
 80030de:	401a      	ands	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6a1a      	ldr	r2, [r3, #32]
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	211f      	movs	r1, #31
 80030ec:	400b      	ands	r3, r1
 80030ee:	6879      	ldr	r1, [r7, #4]
 80030f0:	4099      	lsls	r1, r3
 80030f2:	000b      	movs	r3, r1
 80030f4:	431a      	orrs	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	621a      	str	r2, [r3, #32]
}
 80030fa:	46c0      	nop			; (mov r8, r8)
 80030fc:	46bd      	mov	sp, r7
 80030fe:	b006      	add	sp, #24
 8003100:	bd80      	pop	{r7, pc}
	...

08003104 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2238      	movs	r2, #56	; 0x38
 8003112:	5c9b      	ldrb	r3, [r3, r2]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003118:	2302      	movs	r3, #2
 800311a:	e042      	b.n	80031a2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2238      	movs	r2, #56	; 0x38
 8003120:	2101      	movs	r1, #1
 8003122:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2239      	movs	r2, #57	; 0x39
 8003128:	2102      	movs	r1, #2
 800312a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2270      	movs	r2, #112	; 0x70
 8003140:	4393      	bics	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	2380      	movs	r3, #128	; 0x80
 800315c:	05db      	lsls	r3, r3, #23
 800315e:	429a      	cmp	r2, r3
 8003160:	d009      	beq.n	8003176 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a11      	ldr	r2, [pc, #68]	; (80031ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d004      	beq.n	8003176 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a0f      	ldr	r2, [pc, #60]	; (80031b0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d10c      	bne.n	8003190 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	2280      	movs	r2, #128	; 0x80
 800317a:	4393      	bics	r3, r2
 800317c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	4313      	orrs	r3, r2
 8003186:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68ba      	ldr	r2, [r7, #8]
 800318e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2239      	movs	r2, #57	; 0x39
 8003194:	2101      	movs	r1, #1
 8003196:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2238      	movs	r2, #56	; 0x38
 800319c:	2100      	movs	r1, #0
 800319e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	0018      	movs	r0, r3
 80031a4:	46bd      	mov	sp, r7
 80031a6:	b004      	add	sp, #16
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	46c0      	nop			; (mov r8, r8)
 80031ac:	40010800 	.word	0x40010800
 80031b0:	40011400 	.word	0x40011400

080031b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e044      	b.n	8003250 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d107      	bne.n	80031de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2274      	movs	r2, #116	; 0x74
 80031d2:	2100      	movs	r1, #0
 80031d4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	0018      	movs	r0, r3
 80031da:	f7fd fc93 	bl	8000b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2224      	movs	r2, #36	; 0x24
 80031e2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2101      	movs	r1, #1
 80031f0:	438a      	bics	r2, r1
 80031f2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	0018      	movs	r0, r3
 80031f8:	f000 f8d8 	bl	80033ac <UART_SetConfig>
 80031fc:	0003      	movs	r3, r0
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d101      	bne.n	8003206 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e024      	b.n	8003250 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	2b00      	cmp	r3, #0
 800320c:	d003      	beq.n	8003216 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	0018      	movs	r0, r3
 8003212:	f000 fb2d 	bl	8003870 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	490d      	ldr	r1, [pc, #52]	; (8003258 <HAL_UART_Init+0xa4>)
 8003222:	400a      	ands	r2, r1
 8003224:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	212a      	movs	r1, #42	; 0x2a
 8003232:	438a      	bics	r2, r1
 8003234:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2101      	movs	r1, #1
 8003242:	430a      	orrs	r2, r1
 8003244:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	0018      	movs	r0, r3
 800324a:	f000 fbc5 	bl	80039d8 <UART_CheckIdleState>
 800324e:	0003      	movs	r3, r0
}
 8003250:	0018      	movs	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	b002      	add	sp, #8
 8003256:	bd80      	pop	{r7, pc}
 8003258:	ffffb7ff 	.word	0xffffb7ff

0800325c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08a      	sub	sp, #40	; 0x28
 8003260:	af02      	add	r7, sp, #8
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	603b      	str	r3, [r7, #0]
 8003268:	1dbb      	adds	r3, r7, #6
 800326a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003270:	2b20      	cmp	r3, #32
 8003272:	d000      	beq.n	8003276 <HAL_UART_Transmit+0x1a>
 8003274:	e095      	b.n	80033a2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_UART_Transmit+0x28>
 800327c:	1dbb      	adds	r3, r7, #6
 800327e:	881b      	ldrh	r3, [r3, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d101      	bne.n	8003288 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e08d      	b.n	80033a4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	689a      	ldr	r2, [r3, #8]
 800328c:	2380      	movs	r3, #128	; 0x80
 800328e:	015b      	lsls	r3, r3, #5
 8003290:	429a      	cmp	r2, r3
 8003292:	d109      	bne.n	80032a8 <HAL_UART_Transmit+0x4c>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d105      	bne.n	80032a8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	2201      	movs	r2, #1
 80032a0:	4013      	ands	r3, r2
 80032a2:	d001      	beq.n	80032a8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e07d      	b.n	80033a4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2274      	movs	r2, #116	; 0x74
 80032ac:	5c9b      	ldrb	r3, [r3, r2]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d101      	bne.n	80032b6 <HAL_UART_Transmit+0x5a>
 80032b2:	2302      	movs	r3, #2
 80032b4:	e076      	b.n	80033a4 <HAL_UART_Transmit+0x148>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2274      	movs	r2, #116	; 0x74
 80032ba:	2101      	movs	r1, #1
 80032bc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2280      	movs	r2, #128	; 0x80
 80032c2:	2100      	movs	r1, #0
 80032c4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2221      	movs	r2, #33	; 0x21
 80032ca:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032cc:	f7fd fda2 	bl	8000e14 <HAL_GetTick>
 80032d0:	0003      	movs	r3, r0
 80032d2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	1dba      	adds	r2, r7, #6
 80032d8:	2150      	movs	r1, #80	; 0x50
 80032da:	8812      	ldrh	r2, [r2, #0]
 80032dc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	1dba      	adds	r2, r7, #6
 80032e2:	2152      	movs	r1, #82	; 0x52
 80032e4:	8812      	ldrh	r2, [r2, #0]
 80032e6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	2380      	movs	r3, #128	; 0x80
 80032ee:	015b      	lsls	r3, r3, #5
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d108      	bne.n	8003306 <HAL_UART_Transmit+0xaa>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d104      	bne.n	8003306 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80032fc:	2300      	movs	r3, #0
 80032fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	61bb      	str	r3, [r7, #24]
 8003304:	e003      	b.n	800330e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800330a:	2300      	movs	r3, #0
 800330c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2274      	movs	r2, #116	; 0x74
 8003312:	2100      	movs	r1, #0
 8003314:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003316:	e02c      	b.n	8003372 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	0013      	movs	r3, r2
 8003322:	2200      	movs	r2, #0
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	f000 fb9f 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 800332a:	1e03      	subs	r3, r0, #0
 800332c:	d001      	beq.n	8003332 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e038      	b.n	80033a4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d10b      	bne.n	8003350 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	881b      	ldrh	r3, [r3, #0]
 800333c:	001a      	movs	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	05d2      	lsls	r2, r2, #23
 8003344:	0dd2      	lsrs	r2, r2, #23
 8003346:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	3302      	adds	r3, #2
 800334c:	61bb      	str	r3, [r7, #24]
 800334e:	e007      	b.n	8003360 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	781a      	ldrb	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	3301      	adds	r3, #1
 800335e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2252      	movs	r2, #82	; 0x52
 8003364:	5a9b      	ldrh	r3, [r3, r2]
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b299      	uxth	r1, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2252      	movs	r2, #82	; 0x52
 8003370:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2252      	movs	r2, #82	; 0x52
 8003376:	5a9b      	ldrh	r3, [r3, r2]
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1cc      	bne.n	8003318 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	0013      	movs	r3, r2
 8003388:	2200      	movs	r2, #0
 800338a:	2140      	movs	r1, #64	; 0x40
 800338c:	f000 fb6c 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 8003390:	1e03      	subs	r3, r0, #0
 8003392:	d001      	beq.n	8003398 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e005      	b.n	80033a4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2220      	movs	r2, #32
 800339c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	e000      	b.n	80033a4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
  }
}
 80033a4:	0018      	movs	r0, r3
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b008      	add	sp, #32
 80033aa:	bd80      	pop	{r7, pc}

080033ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033ac:	b5b0      	push	{r4, r5, r7, lr}
 80033ae:	b08e      	sub	sp, #56	; 0x38
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033b4:	231a      	movs	r3, #26
 80033b6:	2218      	movs	r2, #24
 80033b8:	4694      	mov	ip, r2
 80033ba:	44bc      	add	ip, r7
 80033bc:	4463      	add	r3, ip
 80033be:	2200      	movs	r2, #0
 80033c0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	689a      	ldr	r2, [r3, #8]
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	431a      	orrs	r2, r3
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	431a      	orrs	r2, r3
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4abc      	ldr	r2, [pc, #752]	; (80036d4 <UART_SetConfig+0x328>)
 80033e2:	4013      	ands	r3, r2
 80033e4:	0019      	movs	r1, r3
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033ec:	430a      	orrs	r2, r1
 80033ee:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	4ab8      	ldr	r2, [pc, #736]	; (80036d8 <UART_SetConfig+0x32c>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	0019      	movs	r1, r3
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	68da      	ldr	r2, [r3, #12]
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4ab2      	ldr	r2, [pc, #712]	; (80036dc <UART_SetConfig+0x330>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d004      	beq.n	8003422 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800341e:	4313      	orrs	r3, r2
 8003420:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	4aad      	ldr	r2, [pc, #692]	; (80036e0 <UART_SetConfig+0x334>)
 800342a:	4013      	ands	r3, r2
 800342c:	0019      	movs	r1, r3
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003434:	430a      	orrs	r2, r1
 8003436:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4aa9      	ldr	r2, [pc, #676]	; (80036e4 <UART_SetConfig+0x338>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d136      	bne.n	80034b0 <UART_SetConfig+0x104>
 8003442:	4ba9      	ldr	r3, [pc, #676]	; (80036e8 <UART_SetConfig+0x33c>)
 8003444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003446:	220c      	movs	r2, #12
 8003448:	4013      	ands	r3, r2
 800344a:	2b0c      	cmp	r3, #12
 800344c:	d020      	beq.n	8003490 <UART_SetConfig+0xe4>
 800344e:	d827      	bhi.n	80034a0 <UART_SetConfig+0xf4>
 8003450:	2b08      	cmp	r3, #8
 8003452:	d00d      	beq.n	8003470 <UART_SetConfig+0xc4>
 8003454:	d824      	bhi.n	80034a0 <UART_SetConfig+0xf4>
 8003456:	2b00      	cmp	r3, #0
 8003458:	d002      	beq.n	8003460 <UART_SetConfig+0xb4>
 800345a:	2b04      	cmp	r3, #4
 800345c:	d010      	beq.n	8003480 <UART_SetConfig+0xd4>
 800345e:	e01f      	b.n	80034a0 <UART_SetConfig+0xf4>
 8003460:	231b      	movs	r3, #27
 8003462:	2218      	movs	r2, #24
 8003464:	4694      	mov	ip, r2
 8003466:	44bc      	add	ip, r7
 8003468:	4463      	add	r3, ip
 800346a:	2200      	movs	r2, #0
 800346c:	701a      	strb	r2, [r3, #0]
 800346e:	e06f      	b.n	8003550 <UART_SetConfig+0x1a4>
 8003470:	231b      	movs	r3, #27
 8003472:	2218      	movs	r2, #24
 8003474:	4694      	mov	ip, r2
 8003476:	44bc      	add	ip, r7
 8003478:	4463      	add	r3, ip
 800347a:	2202      	movs	r2, #2
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	e067      	b.n	8003550 <UART_SetConfig+0x1a4>
 8003480:	231b      	movs	r3, #27
 8003482:	2218      	movs	r2, #24
 8003484:	4694      	mov	ip, r2
 8003486:	44bc      	add	ip, r7
 8003488:	4463      	add	r3, ip
 800348a:	2204      	movs	r2, #4
 800348c:	701a      	strb	r2, [r3, #0]
 800348e:	e05f      	b.n	8003550 <UART_SetConfig+0x1a4>
 8003490:	231b      	movs	r3, #27
 8003492:	2218      	movs	r2, #24
 8003494:	4694      	mov	ip, r2
 8003496:	44bc      	add	ip, r7
 8003498:	4463      	add	r3, ip
 800349a:	2208      	movs	r2, #8
 800349c:	701a      	strb	r2, [r3, #0]
 800349e:	e057      	b.n	8003550 <UART_SetConfig+0x1a4>
 80034a0:	231b      	movs	r3, #27
 80034a2:	2218      	movs	r2, #24
 80034a4:	4694      	mov	ip, r2
 80034a6:	44bc      	add	ip, r7
 80034a8:	4463      	add	r3, ip
 80034aa:	2210      	movs	r2, #16
 80034ac:	701a      	strb	r2, [r3, #0]
 80034ae:	e04f      	b.n	8003550 <UART_SetConfig+0x1a4>
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a89      	ldr	r2, [pc, #548]	; (80036dc <UART_SetConfig+0x330>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d143      	bne.n	8003542 <UART_SetConfig+0x196>
 80034ba:	4b8b      	ldr	r3, [pc, #556]	; (80036e8 <UART_SetConfig+0x33c>)
 80034bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034be:	23c0      	movs	r3, #192	; 0xc0
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	4013      	ands	r3, r2
 80034c4:	22c0      	movs	r2, #192	; 0xc0
 80034c6:	0112      	lsls	r2, r2, #4
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d02a      	beq.n	8003522 <UART_SetConfig+0x176>
 80034cc:	22c0      	movs	r2, #192	; 0xc0
 80034ce:	0112      	lsls	r2, r2, #4
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d82e      	bhi.n	8003532 <UART_SetConfig+0x186>
 80034d4:	2280      	movs	r2, #128	; 0x80
 80034d6:	0112      	lsls	r2, r2, #4
 80034d8:	4293      	cmp	r3, r2
 80034da:	d012      	beq.n	8003502 <UART_SetConfig+0x156>
 80034dc:	2280      	movs	r2, #128	; 0x80
 80034de:	0112      	lsls	r2, r2, #4
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d826      	bhi.n	8003532 <UART_SetConfig+0x186>
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d004      	beq.n	80034f2 <UART_SetConfig+0x146>
 80034e8:	2280      	movs	r2, #128	; 0x80
 80034ea:	00d2      	lsls	r2, r2, #3
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d010      	beq.n	8003512 <UART_SetConfig+0x166>
 80034f0:	e01f      	b.n	8003532 <UART_SetConfig+0x186>
 80034f2:	231b      	movs	r3, #27
 80034f4:	2218      	movs	r2, #24
 80034f6:	4694      	mov	ip, r2
 80034f8:	44bc      	add	ip, r7
 80034fa:	4463      	add	r3, ip
 80034fc:	2200      	movs	r2, #0
 80034fe:	701a      	strb	r2, [r3, #0]
 8003500:	e026      	b.n	8003550 <UART_SetConfig+0x1a4>
 8003502:	231b      	movs	r3, #27
 8003504:	2218      	movs	r2, #24
 8003506:	4694      	mov	ip, r2
 8003508:	44bc      	add	ip, r7
 800350a:	4463      	add	r3, ip
 800350c:	2202      	movs	r2, #2
 800350e:	701a      	strb	r2, [r3, #0]
 8003510:	e01e      	b.n	8003550 <UART_SetConfig+0x1a4>
 8003512:	231b      	movs	r3, #27
 8003514:	2218      	movs	r2, #24
 8003516:	4694      	mov	ip, r2
 8003518:	44bc      	add	ip, r7
 800351a:	4463      	add	r3, ip
 800351c:	2204      	movs	r2, #4
 800351e:	701a      	strb	r2, [r3, #0]
 8003520:	e016      	b.n	8003550 <UART_SetConfig+0x1a4>
 8003522:	231b      	movs	r3, #27
 8003524:	2218      	movs	r2, #24
 8003526:	4694      	mov	ip, r2
 8003528:	44bc      	add	ip, r7
 800352a:	4463      	add	r3, ip
 800352c:	2208      	movs	r2, #8
 800352e:	701a      	strb	r2, [r3, #0]
 8003530:	e00e      	b.n	8003550 <UART_SetConfig+0x1a4>
 8003532:	231b      	movs	r3, #27
 8003534:	2218      	movs	r2, #24
 8003536:	4694      	mov	ip, r2
 8003538:	44bc      	add	ip, r7
 800353a:	4463      	add	r3, ip
 800353c:	2210      	movs	r2, #16
 800353e:	701a      	strb	r2, [r3, #0]
 8003540:	e006      	b.n	8003550 <UART_SetConfig+0x1a4>
 8003542:	231b      	movs	r3, #27
 8003544:	2218      	movs	r2, #24
 8003546:	4694      	mov	ip, r2
 8003548:	44bc      	add	ip, r7
 800354a:	4463      	add	r3, ip
 800354c:	2210      	movs	r2, #16
 800354e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a61      	ldr	r2, [pc, #388]	; (80036dc <UART_SetConfig+0x330>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d000      	beq.n	800355c <UART_SetConfig+0x1b0>
 800355a:	e088      	b.n	800366e <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800355c:	231b      	movs	r3, #27
 800355e:	2218      	movs	r2, #24
 8003560:	4694      	mov	ip, r2
 8003562:	44bc      	add	ip, r7
 8003564:	4463      	add	r3, ip
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	2b08      	cmp	r3, #8
 800356a:	d01d      	beq.n	80035a8 <UART_SetConfig+0x1fc>
 800356c:	dc20      	bgt.n	80035b0 <UART_SetConfig+0x204>
 800356e:	2b04      	cmp	r3, #4
 8003570:	d015      	beq.n	800359e <UART_SetConfig+0x1f2>
 8003572:	dc1d      	bgt.n	80035b0 <UART_SetConfig+0x204>
 8003574:	2b00      	cmp	r3, #0
 8003576:	d002      	beq.n	800357e <UART_SetConfig+0x1d2>
 8003578:	2b02      	cmp	r3, #2
 800357a:	d005      	beq.n	8003588 <UART_SetConfig+0x1dc>
 800357c:	e018      	b.n	80035b0 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800357e:	f7fe ff91 	bl	80024a4 <HAL_RCC_GetPCLK1Freq>
 8003582:	0003      	movs	r3, r0
 8003584:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003586:	e01d      	b.n	80035c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003588:	4b57      	ldr	r3, [pc, #348]	; (80036e8 <UART_SetConfig+0x33c>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2210      	movs	r2, #16
 800358e:	4013      	ands	r3, r2
 8003590:	d002      	beq.n	8003598 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003592:	4b56      	ldr	r3, [pc, #344]	; (80036ec <UART_SetConfig+0x340>)
 8003594:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003596:	e015      	b.n	80035c4 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8003598:	4b55      	ldr	r3, [pc, #340]	; (80036f0 <UART_SetConfig+0x344>)
 800359a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800359c:	e012      	b.n	80035c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800359e:	f7fe fed1 	bl	8002344 <HAL_RCC_GetSysClockFreq>
 80035a2:	0003      	movs	r3, r0
 80035a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035a6:	e00d      	b.n	80035c4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035a8:	2380      	movs	r3, #128	; 0x80
 80035aa:	021b      	lsls	r3, r3, #8
 80035ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035ae:	e009      	b.n	80035c4 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 80035b0:	2300      	movs	r3, #0
 80035b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80035b4:	231a      	movs	r3, #26
 80035b6:	2218      	movs	r2, #24
 80035b8:	4694      	mov	ip, r2
 80035ba:	44bc      	add	ip, r7
 80035bc:	4463      	add	r3, ip
 80035be:	2201      	movs	r2, #1
 80035c0:	701a      	strb	r2, [r3, #0]
        break;
 80035c2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d100      	bne.n	80035cc <UART_SetConfig+0x220>
 80035ca:	e139      	b.n	8003840 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	0013      	movs	r3, r2
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	189b      	adds	r3, r3, r2
 80035d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035d8:	429a      	cmp	r2, r3
 80035da:	d305      	bcc.n	80035e8 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80035e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d907      	bls.n	80035f8 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 80035e8:	231a      	movs	r3, #26
 80035ea:	2218      	movs	r2, #24
 80035ec:	4694      	mov	ip, r2
 80035ee:	44bc      	add	ip, r7
 80035f0:	4463      	add	r3, ip
 80035f2:	2201      	movs	r2, #1
 80035f4:	701a      	strb	r2, [r3, #0]
 80035f6:	e123      	b.n	8003840 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80035f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fa:	613b      	str	r3, [r7, #16]
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]
 8003600:	6939      	ldr	r1, [r7, #16]
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	000b      	movs	r3, r1
 8003606:	0e1b      	lsrs	r3, r3, #24
 8003608:	0010      	movs	r0, r2
 800360a:	0205      	lsls	r5, r0, #8
 800360c:	431d      	orrs	r5, r3
 800360e:	000b      	movs	r3, r1
 8003610:	021c      	lsls	r4, r3, #8
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	085b      	lsrs	r3, r3, #1
 8003618:	60bb      	str	r3, [r7, #8]
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	68b8      	ldr	r0, [r7, #8]
 8003620:	68f9      	ldr	r1, [r7, #12]
 8003622:	1900      	adds	r0, r0, r4
 8003624:	4169      	adcs	r1, r5
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	603b      	str	r3, [r7, #0]
 800362c:	2300      	movs	r3, #0
 800362e:	607b      	str	r3, [r7, #4]
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f7fc fe06 	bl	8000244 <__aeabi_uldivmod>
 8003638:	0002      	movs	r2, r0
 800363a:	000b      	movs	r3, r1
 800363c:	0013      	movs	r3, r2
 800363e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003640:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003642:	23c0      	movs	r3, #192	; 0xc0
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	429a      	cmp	r2, r3
 8003648:	d309      	bcc.n	800365e <UART_SetConfig+0x2b2>
 800364a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800364c:	2380      	movs	r3, #128	; 0x80
 800364e:	035b      	lsls	r3, r3, #13
 8003650:	429a      	cmp	r2, r3
 8003652:	d204      	bcs.n	800365e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800365a:	60da      	str	r2, [r3, #12]
 800365c:	e0f0      	b.n	8003840 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800365e:	231a      	movs	r3, #26
 8003660:	2218      	movs	r2, #24
 8003662:	4694      	mov	ip, r2
 8003664:	44bc      	add	ip, r7
 8003666:	4463      	add	r3, ip
 8003668:	2201      	movs	r2, #1
 800366a:	701a      	strb	r2, [r3, #0]
 800366c:	e0e8      	b.n	8003840 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	69da      	ldr	r2, [r3, #28]
 8003672:	2380      	movs	r3, #128	; 0x80
 8003674:	021b      	lsls	r3, r3, #8
 8003676:	429a      	cmp	r2, r3
 8003678:	d000      	beq.n	800367c <UART_SetConfig+0x2d0>
 800367a:	e087      	b.n	800378c <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 800367c:	231b      	movs	r3, #27
 800367e:	2218      	movs	r2, #24
 8003680:	4694      	mov	ip, r2
 8003682:	44bc      	add	ip, r7
 8003684:	4463      	add	r3, ip
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b08      	cmp	r3, #8
 800368a:	d835      	bhi.n	80036f8 <UART_SetConfig+0x34c>
 800368c:	009a      	lsls	r2, r3, #2
 800368e:	4b19      	ldr	r3, [pc, #100]	; (80036f4 <UART_SetConfig+0x348>)
 8003690:	18d3      	adds	r3, r2, r3
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003696:	f7fe ff05 	bl	80024a4 <HAL_RCC_GetPCLK1Freq>
 800369a:	0003      	movs	r3, r0
 800369c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800369e:	e035      	b.n	800370c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036a0:	f7fe ff16 	bl	80024d0 <HAL_RCC_GetPCLK2Freq>
 80036a4:	0003      	movs	r3, r0
 80036a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036a8:	e030      	b.n	800370c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036aa:	4b0f      	ldr	r3, [pc, #60]	; (80036e8 <UART_SetConfig+0x33c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2210      	movs	r2, #16
 80036b0:	4013      	ands	r3, r2
 80036b2:	d002      	beq.n	80036ba <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80036b4:	4b0d      	ldr	r3, [pc, #52]	; (80036ec <UART_SetConfig+0x340>)
 80036b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80036b8:	e028      	b.n	800370c <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 80036ba:	4b0d      	ldr	r3, [pc, #52]	; (80036f0 <UART_SetConfig+0x344>)
 80036bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036be:	e025      	b.n	800370c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036c0:	f7fe fe40 	bl	8002344 <HAL_RCC_GetSysClockFreq>
 80036c4:	0003      	movs	r3, r0
 80036c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036c8:	e020      	b.n	800370c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036ca:	2380      	movs	r3, #128	; 0x80
 80036cc:	021b      	lsls	r3, r3, #8
 80036ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80036d0:	e01c      	b.n	800370c <UART_SetConfig+0x360>
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	efff69f3 	.word	0xefff69f3
 80036d8:	ffffcfff 	.word	0xffffcfff
 80036dc:	40004800 	.word	0x40004800
 80036e0:	fffff4ff 	.word	0xfffff4ff
 80036e4:	40004400 	.word	0x40004400
 80036e8:	40021000 	.word	0x40021000
 80036ec:	003d0900 	.word	0x003d0900
 80036f0:	00f42400 	.word	0x00f42400
 80036f4:	080045a8 	.word	0x080045a8
      default:
        pclk = 0U;
 80036f8:	2300      	movs	r3, #0
 80036fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80036fc:	231a      	movs	r3, #26
 80036fe:	2218      	movs	r2, #24
 8003700:	4694      	mov	ip, r2
 8003702:	44bc      	add	ip, r7
 8003704:	4463      	add	r3, ip
 8003706:	2201      	movs	r2, #1
 8003708:	701a      	strb	r2, [r3, #0]
        break;
 800370a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800370c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800370e:	2b00      	cmp	r3, #0
 8003710:	d100      	bne.n	8003714 <UART_SetConfig+0x368>
 8003712:	e095      	b.n	8003840 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003716:	005a      	lsls	r2, r3, #1
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	085b      	lsrs	r3, r3, #1
 800371e:	18d2      	adds	r2, r2, r3
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	0019      	movs	r1, r3
 8003726:	0010      	movs	r0, r2
 8003728:	f7fc fd00 	bl	800012c <__udivsi3>
 800372c:	0003      	movs	r3, r0
 800372e:	b29b      	uxth	r3, r3
 8003730:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003734:	2b0f      	cmp	r3, #15
 8003736:	d921      	bls.n	800377c <UART_SetConfig+0x3d0>
 8003738:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800373a:	2380      	movs	r3, #128	; 0x80
 800373c:	025b      	lsls	r3, r3, #9
 800373e:	429a      	cmp	r2, r3
 8003740:	d21c      	bcs.n	800377c <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003744:	b29a      	uxth	r2, r3
 8003746:	200e      	movs	r0, #14
 8003748:	2418      	movs	r4, #24
 800374a:	193b      	adds	r3, r7, r4
 800374c:	181b      	adds	r3, r3, r0
 800374e:	210f      	movs	r1, #15
 8003750:	438a      	bics	r2, r1
 8003752:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003756:	085b      	lsrs	r3, r3, #1
 8003758:	b29b      	uxth	r3, r3
 800375a:	2207      	movs	r2, #7
 800375c:	4013      	ands	r3, r2
 800375e:	b299      	uxth	r1, r3
 8003760:	193b      	adds	r3, r7, r4
 8003762:	181b      	adds	r3, r3, r0
 8003764:	193a      	adds	r2, r7, r4
 8003766:	1812      	adds	r2, r2, r0
 8003768:	8812      	ldrh	r2, [r2, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	193a      	adds	r2, r7, r4
 8003774:	1812      	adds	r2, r2, r0
 8003776:	8812      	ldrh	r2, [r2, #0]
 8003778:	60da      	str	r2, [r3, #12]
 800377a:	e061      	b.n	8003840 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800377c:	231a      	movs	r3, #26
 800377e:	2218      	movs	r2, #24
 8003780:	4694      	mov	ip, r2
 8003782:	44bc      	add	ip, r7
 8003784:	4463      	add	r3, ip
 8003786:	2201      	movs	r2, #1
 8003788:	701a      	strb	r2, [r3, #0]
 800378a:	e059      	b.n	8003840 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800378c:	231b      	movs	r3, #27
 800378e:	2218      	movs	r2, #24
 8003790:	4694      	mov	ip, r2
 8003792:	44bc      	add	ip, r7
 8003794:	4463      	add	r3, ip
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b08      	cmp	r3, #8
 800379a:	d822      	bhi.n	80037e2 <UART_SetConfig+0x436>
 800379c:	009a      	lsls	r2, r3, #2
 800379e:	4b30      	ldr	r3, [pc, #192]	; (8003860 <UART_SetConfig+0x4b4>)
 80037a0:	18d3      	adds	r3, r2, r3
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037a6:	f7fe fe7d 	bl	80024a4 <HAL_RCC_GetPCLK1Freq>
 80037aa:	0003      	movs	r3, r0
 80037ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037ae:	e022      	b.n	80037f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037b0:	f7fe fe8e 	bl	80024d0 <HAL_RCC_GetPCLK2Freq>
 80037b4:	0003      	movs	r3, r0
 80037b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037b8:	e01d      	b.n	80037f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037ba:	4b2a      	ldr	r3, [pc, #168]	; (8003864 <UART_SetConfig+0x4b8>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2210      	movs	r2, #16
 80037c0:	4013      	ands	r3, r2
 80037c2:	d002      	beq.n	80037ca <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80037c4:	4b28      	ldr	r3, [pc, #160]	; (8003868 <UART_SetConfig+0x4bc>)
 80037c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80037c8:	e015      	b.n	80037f6 <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 80037ca:	4b28      	ldr	r3, [pc, #160]	; (800386c <UART_SetConfig+0x4c0>)
 80037cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037ce:	e012      	b.n	80037f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037d0:	f7fe fdb8 	bl	8002344 <HAL_RCC_GetSysClockFreq>
 80037d4:	0003      	movs	r3, r0
 80037d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037d8:	e00d      	b.n	80037f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037da:	2380      	movs	r3, #128	; 0x80
 80037dc:	021b      	lsls	r3, r3, #8
 80037de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037e0:	e009      	b.n	80037f6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80037e6:	231a      	movs	r3, #26
 80037e8:	2218      	movs	r2, #24
 80037ea:	4694      	mov	ip, r2
 80037ec:	44bc      	add	ip, r7
 80037ee:	4463      	add	r3, ip
 80037f0:	2201      	movs	r2, #1
 80037f2:	701a      	strb	r2, [r3, #0]
        break;
 80037f4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80037f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d021      	beq.n	8003840 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	085a      	lsrs	r2, r3, #1
 8003802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003804:	18d2      	adds	r2, r2, r3
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	0019      	movs	r1, r3
 800380c:	0010      	movs	r0, r2
 800380e:	f7fc fc8d 	bl	800012c <__udivsi3>
 8003812:	0003      	movs	r3, r0
 8003814:	b29b      	uxth	r3, r3
 8003816:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381a:	2b0f      	cmp	r3, #15
 800381c:	d909      	bls.n	8003832 <UART_SetConfig+0x486>
 800381e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003820:	2380      	movs	r3, #128	; 0x80
 8003822:	025b      	lsls	r3, r3, #9
 8003824:	429a      	cmp	r2, r3
 8003826:	d204      	bcs.n	8003832 <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800382e:	60da      	str	r2, [r3, #12]
 8003830:	e006      	b.n	8003840 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003832:	231a      	movs	r3, #26
 8003834:	2218      	movs	r2, #24
 8003836:	4694      	mov	ip, r2
 8003838:	44bc      	add	ip, r7
 800383a:	4463      	add	r3, ip
 800383c:	2201      	movs	r2, #1
 800383e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	2200      	movs	r2, #0
 8003844:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	2200      	movs	r2, #0
 800384a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800384c:	231a      	movs	r3, #26
 800384e:	2218      	movs	r2, #24
 8003850:	4694      	mov	ip, r2
 8003852:	44bc      	add	ip, r7
 8003854:	4463      	add	r3, ip
 8003856:	781b      	ldrb	r3, [r3, #0]
}
 8003858:	0018      	movs	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	b00e      	add	sp, #56	; 0x38
 800385e:	bdb0      	pop	{r4, r5, r7, pc}
 8003860:	080045cc 	.word	0x080045cc
 8003864:	40021000 	.word	0x40021000
 8003868:	003d0900 	.word	0x003d0900
 800386c:	00f42400 	.word	0x00f42400

08003870 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	2201      	movs	r2, #1
 800387e:	4013      	ands	r3, r2
 8003880:	d00b      	beq.n	800389a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	4a4a      	ldr	r2, [pc, #296]	; (80039b4 <UART_AdvFeatureConfig+0x144>)
 800388a:	4013      	ands	r3, r2
 800388c:	0019      	movs	r1, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389e:	2202      	movs	r2, #2
 80038a0:	4013      	ands	r3, r2
 80038a2:	d00b      	beq.n	80038bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	4a43      	ldr	r2, [pc, #268]	; (80039b8 <UART_AdvFeatureConfig+0x148>)
 80038ac:	4013      	ands	r3, r2
 80038ae:	0019      	movs	r1, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	2204      	movs	r2, #4
 80038c2:	4013      	ands	r3, r2
 80038c4:	d00b      	beq.n	80038de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	4a3b      	ldr	r2, [pc, #236]	; (80039bc <UART_AdvFeatureConfig+0x14c>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	0019      	movs	r1, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e2:	2208      	movs	r2, #8
 80038e4:	4013      	ands	r3, r2
 80038e6:	d00b      	beq.n	8003900 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	4a34      	ldr	r2, [pc, #208]	; (80039c0 <UART_AdvFeatureConfig+0x150>)
 80038f0:	4013      	ands	r3, r2
 80038f2:	0019      	movs	r1, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003904:	2210      	movs	r2, #16
 8003906:	4013      	ands	r3, r2
 8003908:	d00b      	beq.n	8003922 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	4a2c      	ldr	r2, [pc, #176]	; (80039c4 <UART_AdvFeatureConfig+0x154>)
 8003912:	4013      	ands	r3, r2
 8003914:	0019      	movs	r1, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003926:	2220      	movs	r2, #32
 8003928:	4013      	ands	r3, r2
 800392a:	d00b      	beq.n	8003944 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	4a25      	ldr	r2, [pc, #148]	; (80039c8 <UART_AdvFeatureConfig+0x158>)
 8003934:	4013      	ands	r3, r2
 8003936:	0019      	movs	r1, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	2240      	movs	r2, #64	; 0x40
 800394a:	4013      	ands	r3, r2
 800394c:	d01d      	beq.n	800398a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	4a1d      	ldr	r2, [pc, #116]	; (80039cc <UART_AdvFeatureConfig+0x15c>)
 8003956:	4013      	ands	r3, r2
 8003958:	0019      	movs	r1, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800396a:	2380      	movs	r3, #128	; 0x80
 800396c:	035b      	lsls	r3, r3, #13
 800396e:	429a      	cmp	r2, r3
 8003970:	d10b      	bne.n	800398a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	4a15      	ldr	r2, [pc, #84]	; (80039d0 <UART_AdvFeatureConfig+0x160>)
 800397a:	4013      	ands	r3, r2
 800397c:	0019      	movs	r1, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398e:	2280      	movs	r2, #128	; 0x80
 8003990:	4013      	ands	r3, r2
 8003992:	d00b      	beq.n	80039ac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	4a0e      	ldr	r2, [pc, #56]	; (80039d4 <UART_AdvFeatureConfig+0x164>)
 800399c:	4013      	ands	r3, r2
 800399e:	0019      	movs	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	430a      	orrs	r2, r1
 80039aa:	605a      	str	r2, [r3, #4]
  }
}
 80039ac:	46c0      	nop			; (mov r8, r8)
 80039ae:	46bd      	mov	sp, r7
 80039b0:	b002      	add	sp, #8
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	fffdffff 	.word	0xfffdffff
 80039b8:	fffeffff 	.word	0xfffeffff
 80039bc:	fffbffff 	.word	0xfffbffff
 80039c0:	ffff7fff 	.word	0xffff7fff
 80039c4:	ffffefff 	.word	0xffffefff
 80039c8:	ffffdfff 	.word	0xffffdfff
 80039cc:	ffefffff 	.word	0xffefffff
 80039d0:	ff9fffff 	.word	0xff9fffff
 80039d4:	fff7ffff 	.word	0xfff7ffff

080039d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af02      	add	r7, sp, #8
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2280      	movs	r2, #128	; 0x80
 80039e4:	2100      	movs	r1, #0
 80039e6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80039e8:	f7fd fa14 	bl	8000e14 <HAL_GetTick>
 80039ec:	0003      	movs	r3, r0
 80039ee:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2208      	movs	r2, #8
 80039f8:	4013      	ands	r3, r2
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d10c      	bne.n	8003a18 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2280      	movs	r2, #128	; 0x80
 8003a02:	0391      	lsls	r1, r2, #14
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	4a17      	ldr	r2, [pc, #92]	; (8003a64 <UART_CheckIdleState+0x8c>)
 8003a08:	9200      	str	r2, [sp, #0]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f000 f82c 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 8003a10:	1e03      	subs	r3, r0, #0
 8003a12:	d001      	beq.n	8003a18 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e021      	b.n	8003a5c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2204      	movs	r2, #4
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b04      	cmp	r3, #4
 8003a24:	d10c      	bne.n	8003a40 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2280      	movs	r2, #128	; 0x80
 8003a2a:	03d1      	lsls	r1, r2, #15
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	4a0d      	ldr	r2, [pc, #52]	; (8003a64 <UART_CheckIdleState+0x8c>)
 8003a30:	9200      	str	r2, [sp, #0]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f000 f818 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 8003a38:	1e03      	subs	r3, r0, #0
 8003a3a:	d001      	beq.n	8003a40 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e00d      	b.n	8003a5c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2220      	movs	r2, #32
 8003a44:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2220      	movs	r2, #32
 8003a4a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2274      	movs	r2, #116	; 0x74
 8003a56:	2100      	movs	r1, #0
 8003a58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b004      	add	sp, #16
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	01ffffff 	.word	0x01ffffff

08003a68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	603b      	str	r3, [r7, #0]
 8003a74:	1dfb      	adds	r3, r7, #7
 8003a76:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a78:	e05e      	b.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	d05b      	beq.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a80:	f7fd f9c8 	bl	8000e14 <HAL_GetTick>
 8003a84:	0002      	movs	r2, r0
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d302      	bcc.n	8003a96 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d11b      	bne.n	8003ace <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	492f      	ldr	r1, [pc, #188]	; (8003b60 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003aa2:	400a      	ands	r2, r1
 8003aa4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2101      	movs	r1, #1
 8003ab2:	438a      	bics	r2, r1
 8003ab4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2220      	movs	r2, #32
 8003aba:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2220      	movs	r2, #32
 8003ac0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2274      	movs	r2, #116	; 0x74
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e044      	b.n	8003b58 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2204      	movs	r2, #4
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	d02e      	beq.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	69da      	ldr	r2, [r3, #28]
 8003ae0:	2380      	movs	r3, #128	; 0x80
 8003ae2:	011b      	lsls	r3, r3, #4
 8003ae4:	401a      	ands	r2, r3
 8003ae6:	2380      	movs	r3, #128	; 0x80
 8003ae8:	011b      	lsls	r3, r3, #4
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d124      	bne.n	8003b38 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2280      	movs	r2, #128	; 0x80
 8003af4:	0112      	lsls	r2, r2, #4
 8003af6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4917      	ldr	r1, [pc, #92]	; (8003b60 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003b04:	400a      	ands	r2, r1
 8003b06:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	689a      	ldr	r2, [r3, #8]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2101      	movs	r1, #1
 8003b14:	438a      	bics	r2, r1
 8003b16:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2220      	movs	r2, #32
 8003b22:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2280      	movs	r2, #128	; 0x80
 8003b28:	2120      	movs	r1, #32
 8003b2a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2274      	movs	r2, #116	; 0x74
 8003b30:	2100      	movs	r1, #0
 8003b32:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e00f      	b.n	8003b58 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	68ba      	ldr	r2, [r7, #8]
 8003b40:	4013      	ands	r3, r2
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	425a      	negs	r2, r3
 8003b48:	4153      	adcs	r3, r2
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	001a      	movs	r2, r3
 8003b4e:	1dfb      	adds	r3, r7, #7
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d091      	beq.n	8003a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	0018      	movs	r0, r3
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	b004      	add	sp, #16
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	fffffe5f 	.word	0xfffffe5f

08003b64 <__errno>:
 8003b64:	4b01      	ldr	r3, [pc, #4]	; (8003b6c <__errno+0x8>)
 8003b66:	6818      	ldr	r0, [r3, #0]
 8003b68:	4770      	bx	lr
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	2000000c 	.word	0x2000000c

08003b70 <__libc_init_array>:
 8003b70:	b570      	push	{r4, r5, r6, lr}
 8003b72:	2600      	movs	r6, #0
 8003b74:	4d0c      	ldr	r5, [pc, #48]	; (8003ba8 <__libc_init_array+0x38>)
 8003b76:	4c0d      	ldr	r4, [pc, #52]	; (8003bac <__libc_init_array+0x3c>)
 8003b78:	1b64      	subs	r4, r4, r5
 8003b7a:	10a4      	asrs	r4, r4, #2
 8003b7c:	42a6      	cmp	r6, r4
 8003b7e:	d109      	bne.n	8003b94 <__libc_init_array+0x24>
 8003b80:	2600      	movs	r6, #0
 8003b82:	f000 fc47 	bl	8004414 <_init>
 8003b86:	4d0a      	ldr	r5, [pc, #40]	; (8003bb0 <__libc_init_array+0x40>)
 8003b88:	4c0a      	ldr	r4, [pc, #40]	; (8003bb4 <__libc_init_array+0x44>)
 8003b8a:	1b64      	subs	r4, r4, r5
 8003b8c:	10a4      	asrs	r4, r4, #2
 8003b8e:	42a6      	cmp	r6, r4
 8003b90:	d105      	bne.n	8003b9e <__libc_init_array+0x2e>
 8003b92:	bd70      	pop	{r4, r5, r6, pc}
 8003b94:	00b3      	lsls	r3, r6, #2
 8003b96:	58eb      	ldr	r3, [r5, r3]
 8003b98:	4798      	blx	r3
 8003b9a:	3601      	adds	r6, #1
 8003b9c:	e7ee      	b.n	8003b7c <__libc_init_array+0xc>
 8003b9e:	00b3      	lsls	r3, r6, #2
 8003ba0:	58eb      	ldr	r3, [r5, r3]
 8003ba2:	4798      	blx	r3
 8003ba4:	3601      	adds	r6, #1
 8003ba6:	e7f2      	b.n	8003b8e <__libc_init_array+0x1e>
 8003ba8:	0800462c 	.word	0x0800462c
 8003bac:	0800462c 	.word	0x0800462c
 8003bb0:	0800462c 	.word	0x0800462c
 8003bb4:	08004630 	.word	0x08004630

08003bb8 <memset>:
 8003bb8:	0003      	movs	r3, r0
 8003bba:	1882      	adds	r2, r0, r2
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d100      	bne.n	8003bc2 <memset+0xa>
 8003bc0:	4770      	bx	lr
 8003bc2:	7019      	strb	r1, [r3, #0]
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	e7f9      	b.n	8003bbc <memset+0x4>

08003bc8 <siprintf>:
 8003bc8:	b40e      	push	{r1, r2, r3}
 8003bca:	b500      	push	{lr}
 8003bcc:	490b      	ldr	r1, [pc, #44]	; (8003bfc <siprintf+0x34>)
 8003bce:	b09c      	sub	sp, #112	; 0x70
 8003bd0:	ab1d      	add	r3, sp, #116	; 0x74
 8003bd2:	9002      	str	r0, [sp, #8]
 8003bd4:	9006      	str	r0, [sp, #24]
 8003bd6:	9107      	str	r1, [sp, #28]
 8003bd8:	9104      	str	r1, [sp, #16]
 8003bda:	4809      	ldr	r0, [pc, #36]	; (8003c00 <siprintf+0x38>)
 8003bdc:	4909      	ldr	r1, [pc, #36]	; (8003c04 <siprintf+0x3c>)
 8003bde:	cb04      	ldmia	r3!, {r2}
 8003be0:	9105      	str	r1, [sp, #20]
 8003be2:	6800      	ldr	r0, [r0, #0]
 8003be4:	a902      	add	r1, sp, #8
 8003be6:	9301      	str	r3, [sp, #4]
 8003be8:	f000 f870 	bl	8003ccc <_svfiprintf_r>
 8003bec:	2300      	movs	r3, #0
 8003bee:	9a02      	ldr	r2, [sp, #8]
 8003bf0:	7013      	strb	r3, [r2, #0]
 8003bf2:	b01c      	add	sp, #112	; 0x70
 8003bf4:	bc08      	pop	{r3}
 8003bf6:	b003      	add	sp, #12
 8003bf8:	4718      	bx	r3
 8003bfa:	46c0      	nop			; (mov r8, r8)
 8003bfc:	7fffffff 	.word	0x7fffffff
 8003c00:	2000000c 	.word	0x2000000c
 8003c04:	ffff0208 	.word	0xffff0208

08003c08 <__ssputs_r>:
 8003c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c0a:	688e      	ldr	r6, [r1, #8]
 8003c0c:	b085      	sub	sp, #20
 8003c0e:	0007      	movs	r7, r0
 8003c10:	000c      	movs	r4, r1
 8003c12:	9203      	str	r2, [sp, #12]
 8003c14:	9301      	str	r3, [sp, #4]
 8003c16:	429e      	cmp	r6, r3
 8003c18:	d83c      	bhi.n	8003c94 <__ssputs_r+0x8c>
 8003c1a:	2390      	movs	r3, #144	; 0x90
 8003c1c:	898a      	ldrh	r2, [r1, #12]
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	421a      	tst	r2, r3
 8003c22:	d034      	beq.n	8003c8e <__ssputs_r+0x86>
 8003c24:	2503      	movs	r5, #3
 8003c26:	6909      	ldr	r1, [r1, #16]
 8003c28:	6823      	ldr	r3, [r4, #0]
 8003c2a:	1a5b      	subs	r3, r3, r1
 8003c2c:	9302      	str	r3, [sp, #8]
 8003c2e:	6963      	ldr	r3, [r4, #20]
 8003c30:	9802      	ldr	r0, [sp, #8]
 8003c32:	435d      	muls	r5, r3
 8003c34:	0feb      	lsrs	r3, r5, #31
 8003c36:	195d      	adds	r5, r3, r5
 8003c38:	9b01      	ldr	r3, [sp, #4]
 8003c3a:	106d      	asrs	r5, r5, #1
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	181b      	adds	r3, r3, r0
 8003c40:	42ab      	cmp	r3, r5
 8003c42:	d900      	bls.n	8003c46 <__ssputs_r+0x3e>
 8003c44:	001d      	movs	r5, r3
 8003c46:	0553      	lsls	r3, r2, #21
 8003c48:	d532      	bpl.n	8003cb0 <__ssputs_r+0xa8>
 8003c4a:	0029      	movs	r1, r5
 8003c4c:	0038      	movs	r0, r7
 8003c4e:	f000 fb31 	bl	80042b4 <_malloc_r>
 8003c52:	1e06      	subs	r6, r0, #0
 8003c54:	d109      	bne.n	8003c6a <__ssputs_r+0x62>
 8003c56:	230c      	movs	r3, #12
 8003c58:	603b      	str	r3, [r7, #0]
 8003c5a:	2340      	movs	r3, #64	; 0x40
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	89a2      	ldrh	r2, [r4, #12]
 8003c60:	4240      	negs	r0, r0
 8003c62:	4313      	orrs	r3, r2
 8003c64:	81a3      	strh	r3, [r4, #12]
 8003c66:	b005      	add	sp, #20
 8003c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c6a:	9a02      	ldr	r2, [sp, #8]
 8003c6c:	6921      	ldr	r1, [r4, #16]
 8003c6e:	f000 faba 	bl	80041e6 <memcpy>
 8003c72:	89a3      	ldrh	r3, [r4, #12]
 8003c74:	4a14      	ldr	r2, [pc, #80]	; (8003cc8 <__ssputs_r+0xc0>)
 8003c76:	401a      	ands	r2, r3
 8003c78:	2380      	movs	r3, #128	; 0x80
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	81a3      	strh	r3, [r4, #12]
 8003c7e:	9b02      	ldr	r3, [sp, #8]
 8003c80:	6126      	str	r6, [r4, #16]
 8003c82:	18f6      	adds	r6, r6, r3
 8003c84:	6026      	str	r6, [r4, #0]
 8003c86:	6165      	str	r5, [r4, #20]
 8003c88:	9e01      	ldr	r6, [sp, #4]
 8003c8a:	1aed      	subs	r5, r5, r3
 8003c8c:	60a5      	str	r5, [r4, #8]
 8003c8e:	9b01      	ldr	r3, [sp, #4]
 8003c90:	429e      	cmp	r6, r3
 8003c92:	d900      	bls.n	8003c96 <__ssputs_r+0x8e>
 8003c94:	9e01      	ldr	r6, [sp, #4]
 8003c96:	0032      	movs	r2, r6
 8003c98:	9903      	ldr	r1, [sp, #12]
 8003c9a:	6820      	ldr	r0, [r4, #0]
 8003c9c:	f000 faac 	bl	80041f8 <memmove>
 8003ca0:	68a3      	ldr	r3, [r4, #8]
 8003ca2:	2000      	movs	r0, #0
 8003ca4:	1b9b      	subs	r3, r3, r6
 8003ca6:	60a3      	str	r3, [r4, #8]
 8003ca8:	6823      	ldr	r3, [r4, #0]
 8003caa:	199e      	adds	r6, r3, r6
 8003cac:	6026      	str	r6, [r4, #0]
 8003cae:	e7da      	b.n	8003c66 <__ssputs_r+0x5e>
 8003cb0:	002a      	movs	r2, r5
 8003cb2:	0038      	movs	r0, r7
 8003cb4:	f000 fb5c 	bl	8004370 <_realloc_r>
 8003cb8:	1e06      	subs	r6, r0, #0
 8003cba:	d1e0      	bne.n	8003c7e <__ssputs_r+0x76>
 8003cbc:	0038      	movs	r0, r7
 8003cbe:	6921      	ldr	r1, [r4, #16]
 8003cc0:	f000 faae 	bl	8004220 <_free_r>
 8003cc4:	e7c7      	b.n	8003c56 <__ssputs_r+0x4e>
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	fffffb7f 	.word	0xfffffb7f

08003ccc <_svfiprintf_r>:
 8003ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cce:	b0a1      	sub	sp, #132	; 0x84
 8003cd0:	9003      	str	r0, [sp, #12]
 8003cd2:	001d      	movs	r5, r3
 8003cd4:	898b      	ldrh	r3, [r1, #12]
 8003cd6:	000f      	movs	r7, r1
 8003cd8:	0016      	movs	r6, r2
 8003cda:	061b      	lsls	r3, r3, #24
 8003cdc:	d511      	bpl.n	8003d02 <_svfiprintf_r+0x36>
 8003cde:	690b      	ldr	r3, [r1, #16]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10e      	bne.n	8003d02 <_svfiprintf_r+0x36>
 8003ce4:	2140      	movs	r1, #64	; 0x40
 8003ce6:	f000 fae5 	bl	80042b4 <_malloc_r>
 8003cea:	6038      	str	r0, [r7, #0]
 8003cec:	6138      	str	r0, [r7, #16]
 8003cee:	2800      	cmp	r0, #0
 8003cf0:	d105      	bne.n	8003cfe <_svfiprintf_r+0x32>
 8003cf2:	230c      	movs	r3, #12
 8003cf4:	9a03      	ldr	r2, [sp, #12]
 8003cf6:	3801      	subs	r0, #1
 8003cf8:	6013      	str	r3, [r2, #0]
 8003cfa:	b021      	add	sp, #132	; 0x84
 8003cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cfe:	2340      	movs	r3, #64	; 0x40
 8003d00:	617b      	str	r3, [r7, #20]
 8003d02:	2300      	movs	r3, #0
 8003d04:	ac08      	add	r4, sp, #32
 8003d06:	6163      	str	r3, [r4, #20]
 8003d08:	3320      	adds	r3, #32
 8003d0a:	7663      	strb	r3, [r4, #25]
 8003d0c:	3310      	adds	r3, #16
 8003d0e:	76a3      	strb	r3, [r4, #26]
 8003d10:	9507      	str	r5, [sp, #28]
 8003d12:	0035      	movs	r5, r6
 8003d14:	782b      	ldrb	r3, [r5, #0]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <_svfiprintf_r+0x52>
 8003d1a:	2b25      	cmp	r3, #37	; 0x25
 8003d1c:	d147      	bne.n	8003dae <_svfiprintf_r+0xe2>
 8003d1e:	1bab      	subs	r3, r5, r6
 8003d20:	9305      	str	r3, [sp, #20]
 8003d22:	42b5      	cmp	r5, r6
 8003d24:	d00c      	beq.n	8003d40 <_svfiprintf_r+0x74>
 8003d26:	0032      	movs	r2, r6
 8003d28:	0039      	movs	r1, r7
 8003d2a:	9803      	ldr	r0, [sp, #12]
 8003d2c:	f7ff ff6c 	bl	8003c08 <__ssputs_r>
 8003d30:	1c43      	adds	r3, r0, #1
 8003d32:	d100      	bne.n	8003d36 <_svfiprintf_r+0x6a>
 8003d34:	e0ae      	b.n	8003e94 <_svfiprintf_r+0x1c8>
 8003d36:	6962      	ldr	r2, [r4, #20]
 8003d38:	9b05      	ldr	r3, [sp, #20]
 8003d3a:	4694      	mov	ip, r2
 8003d3c:	4463      	add	r3, ip
 8003d3e:	6163      	str	r3, [r4, #20]
 8003d40:	782b      	ldrb	r3, [r5, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d100      	bne.n	8003d48 <_svfiprintf_r+0x7c>
 8003d46:	e0a5      	b.n	8003e94 <_svfiprintf_r+0x1c8>
 8003d48:	2201      	movs	r2, #1
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	4252      	negs	r2, r2
 8003d4e:	6062      	str	r2, [r4, #4]
 8003d50:	a904      	add	r1, sp, #16
 8003d52:	3254      	adds	r2, #84	; 0x54
 8003d54:	1852      	adds	r2, r2, r1
 8003d56:	1c6e      	adds	r6, r5, #1
 8003d58:	6023      	str	r3, [r4, #0]
 8003d5a:	60e3      	str	r3, [r4, #12]
 8003d5c:	60a3      	str	r3, [r4, #8]
 8003d5e:	7013      	strb	r3, [r2, #0]
 8003d60:	65a3      	str	r3, [r4, #88]	; 0x58
 8003d62:	2205      	movs	r2, #5
 8003d64:	7831      	ldrb	r1, [r6, #0]
 8003d66:	4854      	ldr	r0, [pc, #336]	; (8003eb8 <_svfiprintf_r+0x1ec>)
 8003d68:	f000 fa32 	bl	80041d0 <memchr>
 8003d6c:	1c75      	adds	r5, r6, #1
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	d11f      	bne.n	8003db2 <_svfiprintf_r+0xe6>
 8003d72:	6822      	ldr	r2, [r4, #0]
 8003d74:	06d3      	lsls	r3, r2, #27
 8003d76:	d504      	bpl.n	8003d82 <_svfiprintf_r+0xb6>
 8003d78:	2353      	movs	r3, #83	; 0x53
 8003d7a:	a904      	add	r1, sp, #16
 8003d7c:	185b      	adds	r3, r3, r1
 8003d7e:	2120      	movs	r1, #32
 8003d80:	7019      	strb	r1, [r3, #0]
 8003d82:	0713      	lsls	r3, r2, #28
 8003d84:	d504      	bpl.n	8003d90 <_svfiprintf_r+0xc4>
 8003d86:	2353      	movs	r3, #83	; 0x53
 8003d88:	a904      	add	r1, sp, #16
 8003d8a:	185b      	adds	r3, r3, r1
 8003d8c:	212b      	movs	r1, #43	; 0x2b
 8003d8e:	7019      	strb	r1, [r3, #0]
 8003d90:	7833      	ldrb	r3, [r6, #0]
 8003d92:	2b2a      	cmp	r3, #42	; 0x2a
 8003d94:	d016      	beq.n	8003dc4 <_svfiprintf_r+0xf8>
 8003d96:	0035      	movs	r5, r6
 8003d98:	2100      	movs	r1, #0
 8003d9a:	200a      	movs	r0, #10
 8003d9c:	68e3      	ldr	r3, [r4, #12]
 8003d9e:	782a      	ldrb	r2, [r5, #0]
 8003da0:	1c6e      	adds	r6, r5, #1
 8003da2:	3a30      	subs	r2, #48	; 0x30
 8003da4:	2a09      	cmp	r2, #9
 8003da6:	d94e      	bls.n	8003e46 <_svfiprintf_r+0x17a>
 8003da8:	2900      	cmp	r1, #0
 8003daa:	d111      	bne.n	8003dd0 <_svfiprintf_r+0x104>
 8003dac:	e017      	b.n	8003dde <_svfiprintf_r+0x112>
 8003dae:	3501      	adds	r5, #1
 8003db0:	e7b0      	b.n	8003d14 <_svfiprintf_r+0x48>
 8003db2:	4b41      	ldr	r3, [pc, #260]	; (8003eb8 <_svfiprintf_r+0x1ec>)
 8003db4:	6822      	ldr	r2, [r4, #0]
 8003db6:	1ac0      	subs	r0, r0, r3
 8003db8:	2301      	movs	r3, #1
 8003dba:	4083      	lsls	r3, r0
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	002e      	movs	r6, r5
 8003dc0:	6023      	str	r3, [r4, #0]
 8003dc2:	e7ce      	b.n	8003d62 <_svfiprintf_r+0x96>
 8003dc4:	9b07      	ldr	r3, [sp, #28]
 8003dc6:	1d19      	adds	r1, r3, #4
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	9107      	str	r1, [sp, #28]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	db01      	blt.n	8003dd4 <_svfiprintf_r+0x108>
 8003dd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003dd2:	e004      	b.n	8003dde <_svfiprintf_r+0x112>
 8003dd4:	425b      	negs	r3, r3
 8003dd6:	60e3      	str	r3, [r4, #12]
 8003dd8:	2302      	movs	r3, #2
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	6023      	str	r3, [r4, #0]
 8003dde:	782b      	ldrb	r3, [r5, #0]
 8003de0:	2b2e      	cmp	r3, #46	; 0x2e
 8003de2:	d10a      	bne.n	8003dfa <_svfiprintf_r+0x12e>
 8003de4:	786b      	ldrb	r3, [r5, #1]
 8003de6:	2b2a      	cmp	r3, #42	; 0x2a
 8003de8:	d135      	bne.n	8003e56 <_svfiprintf_r+0x18a>
 8003dea:	9b07      	ldr	r3, [sp, #28]
 8003dec:	3502      	adds	r5, #2
 8003dee:	1d1a      	adds	r2, r3, #4
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	9207      	str	r2, [sp, #28]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	db2b      	blt.n	8003e50 <_svfiprintf_r+0x184>
 8003df8:	9309      	str	r3, [sp, #36]	; 0x24
 8003dfa:	4e30      	ldr	r6, [pc, #192]	; (8003ebc <_svfiprintf_r+0x1f0>)
 8003dfc:	2203      	movs	r2, #3
 8003dfe:	0030      	movs	r0, r6
 8003e00:	7829      	ldrb	r1, [r5, #0]
 8003e02:	f000 f9e5 	bl	80041d0 <memchr>
 8003e06:	2800      	cmp	r0, #0
 8003e08:	d006      	beq.n	8003e18 <_svfiprintf_r+0x14c>
 8003e0a:	2340      	movs	r3, #64	; 0x40
 8003e0c:	1b80      	subs	r0, r0, r6
 8003e0e:	4083      	lsls	r3, r0
 8003e10:	6822      	ldr	r2, [r4, #0]
 8003e12:	3501      	adds	r5, #1
 8003e14:	4313      	orrs	r3, r2
 8003e16:	6023      	str	r3, [r4, #0]
 8003e18:	7829      	ldrb	r1, [r5, #0]
 8003e1a:	2206      	movs	r2, #6
 8003e1c:	4828      	ldr	r0, [pc, #160]	; (8003ec0 <_svfiprintf_r+0x1f4>)
 8003e1e:	1c6e      	adds	r6, r5, #1
 8003e20:	7621      	strb	r1, [r4, #24]
 8003e22:	f000 f9d5 	bl	80041d0 <memchr>
 8003e26:	2800      	cmp	r0, #0
 8003e28:	d03c      	beq.n	8003ea4 <_svfiprintf_r+0x1d8>
 8003e2a:	4b26      	ldr	r3, [pc, #152]	; (8003ec4 <_svfiprintf_r+0x1f8>)
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d125      	bne.n	8003e7c <_svfiprintf_r+0x1b0>
 8003e30:	2207      	movs	r2, #7
 8003e32:	9b07      	ldr	r3, [sp, #28]
 8003e34:	3307      	adds	r3, #7
 8003e36:	4393      	bics	r3, r2
 8003e38:	3308      	adds	r3, #8
 8003e3a:	9307      	str	r3, [sp, #28]
 8003e3c:	6963      	ldr	r3, [r4, #20]
 8003e3e:	9a04      	ldr	r2, [sp, #16]
 8003e40:	189b      	adds	r3, r3, r2
 8003e42:	6163      	str	r3, [r4, #20]
 8003e44:	e765      	b.n	8003d12 <_svfiprintf_r+0x46>
 8003e46:	4343      	muls	r3, r0
 8003e48:	0035      	movs	r5, r6
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	189b      	adds	r3, r3, r2
 8003e4e:	e7a6      	b.n	8003d9e <_svfiprintf_r+0xd2>
 8003e50:	2301      	movs	r3, #1
 8003e52:	425b      	negs	r3, r3
 8003e54:	e7d0      	b.n	8003df8 <_svfiprintf_r+0x12c>
 8003e56:	2300      	movs	r3, #0
 8003e58:	200a      	movs	r0, #10
 8003e5a:	001a      	movs	r2, r3
 8003e5c:	3501      	adds	r5, #1
 8003e5e:	6063      	str	r3, [r4, #4]
 8003e60:	7829      	ldrb	r1, [r5, #0]
 8003e62:	1c6e      	adds	r6, r5, #1
 8003e64:	3930      	subs	r1, #48	; 0x30
 8003e66:	2909      	cmp	r1, #9
 8003e68:	d903      	bls.n	8003e72 <_svfiprintf_r+0x1a6>
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0c5      	beq.n	8003dfa <_svfiprintf_r+0x12e>
 8003e6e:	9209      	str	r2, [sp, #36]	; 0x24
 8003e70:	e7c3      	b.n	8003dfa <_svfiprintf_r+0x12e>
 8003e72:	4342      	muls	r2, r0
 8003e74:	0035      	movs	r5, r6
 8003e76:	2301      	movs	r3, #1
 8003e78:	1852      	adds	r2, r2, r1
 8003e7a:	e7f1      	b.n	8003e60 <_svfiprintf_r+0x194>
 8003e7c:	ab07      	add	r3, sp, #28
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	003a      	movs	r2, r7
 8003e82:	0021      	movs	r1, r4
 8003e84:	4b10      	ldr	r3, [pc, #64]	; (8003ec8 <_svfiprintf_r+0x1fc>)
 8003e86:	9803      	ldr	r0, [sp, #12]
 8003e88:	e000      	b.n	8003e8c <_svfiprintf_r+0x1c0>
 8003e8a:	bf00      	nop
 8003e8c:	9004      	str	r0, [sp, #16]
 8003e8e:	9b04      	ldr	r3, [sp, #16]
 8003e90:	3301      	adds	r3, #1
 8003e92:	d1d3      	bne.n	8003e3c <_svfiprintf_r+0x170>
 8003e94:	89bb      	ldrh	r3, [r7, #12]
 8003e96:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003e98:	065b      	lsls	r3, r3, #25
 8003e9a:	d400      	bmi.n	8003e9e <_svfiprintf_r+0x1d2>
 8003e9c:	e72d      	b.n	8003cfa <_svfiprintf_r+0x2e>
 8003e9e:	2001      	movs	r0, #1
 8003ea0:	4240      	negs	r0, r0
 8003ea2:	e72a      	b.n	8003cfa <_svfiprintf_r+0x2e>
 8003ea4:	ab07      	add	r3, sp, #28
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	003a      	movs	r2, r7
 8003eaa:	0021      	movs	r1, r4
 8003eac:	4b06      	ldr	r3, [pc, #24]	; (8003ec8 <_svfiprintf_r+0x1fc>)
 8003eae:	9803      	ldr	r0, [sp, #12]
 8003eb0:	f000 f87c 	bl	8003fac <_printf_i>
 8003eb4:	e7ea      	b.n	8003e8c <_svfiprintf_r+0x1c0>
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	080045f0 	.word	0x080045f0
 8003ebc:	080045f6 	.word	0x080045f6
 8003ec0:	080045fa 	.word	0x080045fa
 8003ec4:	00000000 	.word	0x00000000
 8003ec8:	08003c09 	.word	0x08003c09

08003ecc <_printf_common>:
 8003ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ece:	0015      	movs	r5, r2
 8003ed0:	9301      	str	r3, [sp, #4]
 8003ed2:	688a      	ldr	r2, [r1, #8]
 8003ed4:	690b      	ldr	r3, [r1, #16]
 8003ed6:	000c      	movs	r4, r1
 8003ed8:	9000      	str	r0, [sp, #0]
 8003eda:	4293      	cmp	r3, r2
 8003edc:	da00      	bge.n	8003ee0 <_printf_common+0x14>
 8003ede:	0013      	movs	r3, r2
 8003ee0:	0022      	movs	r2, r4
 8003ee2:	602b      	str	r3, [r5, #0]
 8003ee4:	3243      	adds	r2, #67	; 0x43
 8003ee6:	7812      	ldrb	r2, [r2, #0]
 8003ee8:	2a00      	cmp	r2, #0
 8003eea:	d001      	beq.n	8003ef0 <_printf_common+0x24>
 8003eec:	3301      	adds	r3, #1
 8003eee:	602b      	str	r3, [r5, #0]
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	069b      	lsls	r3, r3, #26
 8003ef4:	d502      	bpl.n	8003efc <_printf_common+0x30>
 8003ef6:	682b      	ldr	r3, [r5, #0]
 8003ef8:	3302      	adds	r3, #2
 8003efa:	602b      	str	r3, [r5, #0]
 8003efc:	6822      	ldr	r2, [r4, #0]
 8003efe:	2306      	movs	r3, #6
 8003f00:	0017      	movs	r7, r2
 8003f02:	401f      	ands	r7, r3
 8003f04:	421a      	tst	r2, r3
 8003f06:	d027      	beq.n	8003f58 <_printf_common+0x8c>
 8003f08:	0023      	movs	r3, r4
 8003f0a:	3343      	adds	r3, #67	; 0x43
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	1e5a      	subs	r2, r3, #1
 8003f10:	4193      	sbcs	r3, r2
 8003f12:	6822      	ldr	r2, [r4, #0]
 8003f14:	0692      	lsls	r2, r2, #26
 8003f16:	d430      	bmi.n	8003f7a <_printf_common+0xae>
 8003f18:	0022      	movs	r2, r4
 8003f1a:	9901      	ldr	r1, [sp, #4]
 8003f1c:	9800      	ldr	r0, [sp, #0]
 8003f1e:	9e08      	ldr	r6, [sp, #32]
 8003f20:	3243      	adds	r2, #67	; 0x43
 8003f22:	47b0      	blx	r6
 8003f24:	1c43      	adds	r3, r0, #1
 8003f26:	d025      	beq.n	8003f74 <_printf_common+0xa8>
 8003f28:	2306      	movs	r3, #6
 8003f2a:	6820      	ldr	r0, [r4, #0]
 8003f2c:	682a      	ldr	r2, [r5, #0]
 8003f2e:	68e1      	ldr	r1, [r4, #12]
 8003f30:	2500      	movs	r5, #0
 8003f32:	4003      	ands	r3, r0
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d103      	bne.n	8003f40 <_printf_common+0x74>
 8003f38:	1a8d      	subs	r5, r1, r2
 8003f3a:	43eb      	mvns	r3, r5
 8003f3c:	17db      	asrs	r3, r3, #31
 8003f3e:	401d      	ands	r5, r3
 8003f40:	68a3      	ldr	r3, [r4, #8]
 8003f42:	6922      	ldr	r2, [r4, #16]
 8003f44:	4293      	cmp	r3, r2
 8003f46:	dd01      	ble.n	8003f4c <_printf_common+0x80>
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	18ed      	adds	r5, r5, r3
 8003f4c:	2700      	movs	r7, #0
 8003f4e:	42bd      	cmp	r5, r7
 8003f50:	d120      	bne.n	8003f94 <_printf_common+0xc8>
 8003f52:	2000      	movs	r0, #0
 8003f54:	e010      	b.n	8003f78 <_printf_common+0xac>
 8003f56:	3701      	adds	r7, #1
 8003f58:	68e3      	ldr	r3, [r4, #12]
 8003f5a:	682a      	ldr	r2, [r5, #0]
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	42bb      	cmp	r3, r7
 8003f60:	ddd2      	ble.n	8003f08 <_printf_common+0x3c>
 8003f62:	0022      	movs	r2, r4
 8003f64:	2301      	movs	r3, #1
 8003f66:	9901      	ldr	r1, [sp, #4]
 8003f68:	9800      	ldr	r0, [sp, #0]
 8003f6a:	9e08      	ldr	r6, [sp, #32]
 8003f6c:	3219      	adds	r2, #25
 8003f6e:	47b0      	blx	r6
 8003f70:	1c43      	adds	r3, r0, #1
 8003f72:	d1f0      	bne.n	8003f56 <_printf_common+0x8a>
 8003f74:	2001      	movs	r0, #1
 8003f76:	4240      	negs	r0, r0
 8003f78:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f7a:	2030      	movs	r0, #48	; 0x30
 8003f7c:	18e1      	adds	r1, r4, r3
 8003f7e:	3143      	adds	r1, #67	; 0x43
 8003f80:	7008      	strb	r0, [r1, #0]
 8003f82:	0021      	movs	r1, r4
 8003f84:	1c5a      	adds	r2, r3, #1
 8003f86:	3145      	adds	r1, #69	; 0x45
 8003f88:	7809      	ldrb	r1, [r1, #0]
 8003f8a:	18a2      	adds	r2, r4, r2
 8003f8c:	3243      	adds	r2, #67	; 0x43
 8003f8e:	3302      	adds	r3, #2
 8003f90:	7011      	strb	r1, [r2, #0]
 8003f92:	e7c1      	b.n	8003f18 <_printf_common+0x4c>
 8003f94:	0022      	movs	r2, r4
 8003f96:	2301      	movs	r3, #1
 8003f98:	9901      	ldr	r1, [sp, #4]
 8003f9a:	9800      	ldr	r0, [sp, #0]
 8003f9c:	9e08      	ldr	r6, [sp, #32]
 8003f9e:	321a      	adds	r2, #26
 8003fa0:	47b0      	blx	r6
 8003fa2:	1c43      	adds	r3, r0, #1
 8003fa4:	d0e6      	beq.n	8003f74 <_printf_common+0xa8>
 8003fa6:	3701      	adds	r7, #1
 8003fa8:	e7d1      	b.n	8003f4e <_printf_common+0x82>
	...

08003fac <_printf_i>:
 8003fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fae:	b08b      	sub	sp, #44	; 0x2c
 8003fb0:	9206      	str	r2, [sp, #24]
 8003fb2:	000a      	movs	r2, r1
 8003fb4:	3243      	adds	r2, #67	; 0x43
 8003fb6:	9307      	str	r3, [sp, #28]
 8003fb8:	9005      	str	r0, [sp, #20]
 8003fba:	9204      	str	r2, [sp, #16]
 8003fbc:	7e0a      	ldrb	r2, [r1, #24]
 8003fbe:	000c      	movs	r4, r1
 8003fc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003fc2:	2a78      	cmp	r2, #120	; 0x78
 8003fc4:	d806      	bhi.n	8003fd4 <_printf_i+0x28>
 8003fc6:	2a62      	cmp	r2, #98	; 0x62
 8003fc8:	d808      	bhi.n	8003fdc <_printf_i+0x30>
 8003fca:	2a00      	cmp	r2, #0
 8003fcc:	d100      	bne.n	8003fd0 <_printf_i+0x24>
 8003fce:	e0c0      	b.n	8004152 <_printf_i+0x1a6>
 8003fd0:	2a58      	cmp	r2, #88	; 0x58
 8003fd2:	d052      	beq.n	800407a <_printf_i+0xce>
 8003fd4:	0026      	movs	r6, r4
 8003fd6:	3642      	adds	r6, #66	; 0x42
 8003fd8:	7032      	strb	r2, [r6, #0]
 8003fda:	e022      	b.n	8004022 <_printf_i+0x76>
 8003fdc:	0010      	movs	r0, r2
 8003fde:	3863      	subs	r0, #99	; 0x63
 8003fe0:	2815      	cmp	r0, #21
 8003fe2:	d8f7      	bhi.n	8003fd4 <_printf_i+0x28>
 8003fe4:	f7fc f898 	bl	8000118 <__gnu_thumb1_case_shi>
 8003fe8:	001f0016 	.word	0x001f0016
 8003fec:	fff6fff6 	.word	0xfff6fff6
 8003ff0:	fff6fff6 	.word	0xfff6fff6
 8003ff4:	fff6001f 	.word	0xfff6001f
 8003ff8:	fff6fff6 	.word	0xfff6fff6
 8003ffc:	00a8fff6 	.word	0x00a8fff6
 8004000:	009a0036 	.word	0x009a0036
 8004004:	fff6fff6 	.word	0xfff6fff6
 8004008:	fff600b9 	.word	0xfff600b9
 800400c:	fff60036 	.word	0xfff60036
 8004010:	009efff6 	.word	0x009efff6
 8004014:	0026      	movs	r6, r4
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	3642      	adds	r6, #66	; 0x42
 800401a:	1d11      	adds	r1, r2, #4
 800401c:	6019      	str	r1, [r3, #0]
 800401e:	6813      	ldr	r3, [r2, #0]
 8004020:	7033      	strb	r3, [r6, #0]
 8004022:	2301      	movs	r3, #1
 8004024:	e0a7      	b.n	8004176 <_printf_i+0x1ca>
 8004026:	6808      	ldr	r0, [r1, #0]
 8004028:	6819      	ldr	r1, [r3, #0]
 800402a:	1d0a      	adds	r2, r1, #4
 800402c:	0605      	lsls	r5, r0, #24
 800402e:	d50b      	bpl.n	8004048 <_printf_i+0x9c>
 8004030:	680d      	ldr	r5, [r1, #0]
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	2d00      	cmp	r5, #0
 8004036:	da03      	bge.n	8004040 <_printf_i+0x94>
 8004038:	232d      	movs	r3, #45	; 0x2d
 800403a:	9a04      	ldr	r2, [sp, #16]
 800403c:	426d      	negs	r5, r5
 800403e:	7013      	strb	r3, [r2, #0]
 8004040:	4b61      	ldr	r3, [pc, #388]	; (80041c8 <_printf_i+0x21c>)
 8004042:	270a      	movs	r7, #10
 8004044:	9303      	str	r3, [sp, #12]
 8004046:	e032      	b.n	80040ae <_printf_i+0x102>
 8004048:	680d      	ldr	r5, [r1, #0]
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	0641      	lsls	r1, r0, #25
 800404e:	d5f1      	bpl.n	8004034 <_printf_i+0x88>
 8004050:	b22d      	sxth	r5, r5
 8004052:	e7ef      	b.n	8004034 <_printf_i+0x88>
 8004054:	680d      	ldr	r5, [r1, #0]
 8004056:	6819      	ldr	r1, [r3, #0]
 8004058:	1d08      	adds	r0, r1, #4
 800405a:	6018      	str	r0, [r3, #0]
 800405c:	062e      	lsls	r6, r5, #24
 800405e:	d501      	bpl.n	8004064 <_printf_i+0xb8>
 8004060:	680d      	ldr	r5, [r1, #0]
 8004062:	e003      	b.n	800406c <_printf_i+0xc0>
 8004064:	066d      	lsls	r5, r5, #25
 8004066:	d5fb      	bpl.n	8004060 <_printf_i+0xb4>
 8004068:	680d      	ldr	r5, [r1, #0]
 800406a:	b2ad      	uxth	r5, r5
 800406c:	4b56      	ldr	r3, [pc, #344]	; (80041c8 <_printf_i+0x21c>)
 800406e:	270a      	movs	r7, #10
 8004070:	9303      	str	r3, [sp, #12]
 8004072:	2a6f      	cmp	r2, #111	; 0x6f
 8004074:	d117      	bne.n	80040a6 <_printf_i+0xfa>
 8004076:	2708      	movs	r7, #8
 8004078:	e015      	b.n	80040a6 <_printf_i+0xfa>
 800407a:	3145      	adds	r1, #69	; 0x45
 800407c:	700a      	strb	r2, [r1, #0]
 800407e:	4a52      	ldr	r2, [pc, #328]	; (80041c8 <_printf_i+0x21c>)
 8004080:	9203      	str	r2, [sp, #12]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	6821      	ldr	r1, [r4, #0]
 8004086:	ca20      	ldmia	r2!, {r5}
 8004088:	601a      	str	r2, [r3, #0]
 800408a:	0608      	lsls	r0, r1, #24
 800408c:	d550      	bpl.n	8004130 <_printf_i+0x184>
 800408e:	07cb      	lsls	r3, r1, #31
 8004090:	d502      	bpl.n	8004098 <_printf_i+0xec>
 8004092:	2320      	movs	r3, #32
 8004094:	4319      	orrs	r1, r3
 8004096:	6021      	str	r1, [r4, #0]
 8004098:	2710      	movs	r7, #16
 800409a:	2d00      	cmp	r5, #0
 800409c:	d103      	bne.n	80040a6 <_printf_i+0xfa>
 800409e:	2320      	movs	r3, #32
 80040a0:	6822      	ldr	r2, [r4, #0]
 80040a2:	439a      	bics	r2, r3
 80040a4:	6022      	str	r2, [r4, #0]
 80040a6:	0023      	movs	r3, r4
 80040a8:	2200      	movs	r2, #0
 80040aa:	3343      	adds	r3, #67	; 0x43
 80040ac:	701a      	strb	r2, [r3, #0]
 80040ae:	6863      	ldr	r3, [r4, #4]
 80040b0:	60a3      	str	r3, [r4, #8]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	db03      	blt.n	80040be <_printf_i+0x112>
 80040b6:	2204      	movs	r2, #4
 80040b8:	6821      	ldr	r1, [r4, #0]
 80040ba:	4391      	bics	r1, r2
 80040bc:	6021      	str	r1, [r4, #0]
 80040be:	2d00      	cmp	r5, #0
 80040c0:	d102      	bne.n	80040c8 <_printf_i+0x11c>
 80040c2:	9e04      	ldr	r6, [sp, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00c      	beq.n	80040e2 <_printf_i+0x136>
 80040c8:	9e04      	ldr	r6, [sp, #16]
 80040ca:	0028      	movs	r0, r5
 80040cc:	0039      	movs	r1, r7
 80040ce:	f7fc f8b3 	bl	8000238 <__aeabi_uidivmod>
 80040d2:	9b03      	ldr	r3, [sp, #12]
 80040d4:	3e01      	subs	r6, #1
 80040d6:	5c5b      	ldrb	r3, [r3, r1]
 80040d8:	7033      	strb	r3, [r6, #0]
 80040da:	002b      	movs	r3, r5
 80040dc:	0005      	movs	r5, r0
 80040de:	429f      	cmp	r7, r3
 80040e0:	d9f3      	bls.n	80040ca <_printf_i+0x11e>
 80040e2:	2f08      	cmp	r7, #8
 80040e4:	d109      	bne.n	80040fa <_printf_i+0x14e>
 80040e6:	6823      	ldr	r3, [r4, #0]
 80040e8:	07db      	lsls	r3, r3, #31
 80040ea:	d506      	bpl.n	80040fa <_printf_i+0x14e>
 80040ec:	6863      	ldr	r3, [r4, #4]
 80040ee:	6922      	ldr	r2, [r4, #16]
 80040f0:	4293      	cmp	r3, r2
 80040f2:	dc02      	bgt.n	80040fa <_printf_i+0x14e>
 80040f4:	2330      	movs	r3, #48	; 0x30
 80040f6:	3e01      	subs	r6, #1
 80040f8:	7033      	strb	r3, [r6, #0]
 80040fa:	9b04      	ldr	r3, [sp, #16]
 80040fc:	1b9b      	subs	r3, r3, r6
 80040fe:	6123      	str	r3, [r4, #16]
 8004100:	9b07      	ldr	r3, [sp, #28]
 8004102:	0021      	movs	r1, r4
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	9805      	ldr	r0, [sp, #20]
 8004108:	9b06      	ldr	r3, [sp, #24]
 800410a:	aa09      	add	r2, sp, #36	; 0x24
 800410c:	f7ff fede 	bl	8003ecc <_printf_common>
 8004110:	1c43      	adds	r3, r0, #1
 8004112:	d135      	bne.n	8004180 <_printf_i+0x1d4>
 8004114:	2001      	movs	r0, #1
 8004116:	4240      	negs	r0, r0
 8004118:	b00b      	add	sp, #44	; 0x2c
 800411a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800411c:	2220      	movs	r2, #32
 800411e:	6809      	ldr	r1, [r1, #0]
 8004120:	430a      	orrs	r2, r1
 8004122:	6022      	str	r2, [r4, #0]
 8004124:	0022      	movs	r2, r4
 8004126:	2178      	movs	r1, #120	; 0x78
 8004128:	3245      	adds	r2, #69	; 0x45
 800412a:	7011      	strb	r1, [r2, #0]
 800412c:	4a27      	ldr	r2, [pc, #156]	; (80041cc <_printf_i+0x220>)
 800412e:	e7a7      	b.n	8004080 <_printf_i+0xd4>
 8004130:	0648      	lsls	r0, r1, #25
 8004132:	d5ac      	bpl.n	800408e <_printf_i+0xe2>
 8004134:	b2ad      	uxth	r5, r5
 8004136:	e7aa      	b.n	800408e <_printf_i+0xe2>
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	680d      	ldr	r5, [r1, #0]
 800413c:	1d10      	adds	r0, r2, #4
 800413e:	6949      	ldr	r1, [r1, #20]
 8004140:	6018      	str	r0, [r3, #0]
 8004142:	6813      	ldr	r3, [r2, #0]
 8004144:	062e      	lsls	r6, r5, #24
 8004146:	d501      	bpl.n	800414c <_printf_i+0x1a0>
 8004148:	6019      	str	r1, [r3, #0]
 800414a:	e002      	b.n	8004152 <_printf_i+0x1a6>
 800414c:	066d      	lsls	r5, r5, #25
 800414e:	d5fb      	bpl.n	8004148 <_printf_i+0x19c>
 8004150:	8019      	strh	r1, [r3, #0]
 8004152:	2300      	movs	r3, #0
 8004154:	9e04      	ldr	r6, [sp, #16]
 8004156:	6123      	str	r3, [r4, #16]
 8004158:	e7d2      	b.n	8004100 <_printf_i+0x154>
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	1d11      	adds	r1, r2, #4
 800415e:	6019      	str	r1, [r3, #0]
 8004160:	6816      	ldr	r6, [r2, #0]
 8004162:	2100      	movs	r1, #0
 8004164:	0030      	movs	r0, r6
 8004166:	6862      	ldr	r2, [r4, #4]
 8004168:	f000 f832 	bl	80041d0 <memchr>
 800416c:	2800      	cmp	r0, #0
 800416e:	d001      	beq.n	8004174 <_printf_i+0x1c8>
 8004170:	1b80      	subs	r0, r0, r6
 8004172:	6060      	str	r0, [r4, #4]
 8004174:	6863      	ldr	r3, [r4, #4]
 8004176:	6123      	str	r3, [r4, #16]
 8004178:	2300      	movs	r3, #0
 800417a:	9a04      	ldr	r2, [sp, #16]
 800417c:	7013      	strb	r3, [r2, #0]
 800417e:	e7bf      	b.n	8004100 <_printf_i+0x154>
 8004180:	6923      	ldr	r3, [r4, #16]
 8004182:	0032      	movs	r2, r6
 8004184:	9906      	ldr	r1, [sp, #24]
 8004186:	9805      	ldr	r0, [sp, #20]
 8004188:	9d07      	ldr	r5, [sp, #28]
 800418a:	47a8      	blx	r5
 800418c:	1c43      	adds	r3, r0, #1
 800418e:	d0c1      	beq.n	8004114 <_printf_i+0x168>
 8004190:	6823      	ldr	r3, [r4, #0]
 8004192:	079b      	lsls	r3, r3, #30
 8004194:	d415      	bmi.n	80041c2 <_printf_i+0x216>
 8004196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004198:	68e0      	ldr	r0, [r4, #12]
 800419a:	4298      	cmp	r0, r3
 800419c:	dabc      	bge.n	8004118 <_printf_i+0x16c>
 800419e:	0018      	movs	r0, r3
 80041a0:	e7ba      	b.n	8004118 <_printf_i+0x16c>
 80041a2:	0022      	movs	r2, r4
 80041a4:	2301      	movs	r3, #1
 80041a6:	9906      	ldr	r1, [sp, #24]
 80041a8:	9805      	ldr	r0, [sp, #20]
 80041aa:	9e07      	ldr	r6, [sp, #28]
 80041ac:	3219      	adds	r2, #25
 80041ae:	47b0      	blx	r6
 80041b0:	1c43      	adds	r3, r0, #1
 80041b2:	d0af      	beq.n	8004114 <_printf_i+0x168>
 80041b4:	3501      	adds	r5, #1
 80041b6:	68e3      	ldr	r3, [r4, #12]
 80041b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041ba:	1a9b      	subs	r3, r3, r2
 80041bc:	42ab      	cmp	r3, r5
 80041be:	dcf0      	bgt.n	80041a2 <_printf_i+0x1f6>
 80041c0:	e7e9      	b.n	8004196 <_printf_i+0x1ea>
 80041c2:	2500      	movs	r5, #0
 80041c4:	e7f7      	b.n	80041b6 <_printf_i+0x20a>
 80041c6:	46c0      	nop			; (mov r8, r8)
 80041c8:	08004601 	.word	0x08004601
 80041cc:	08004612 	.word	0x08004612

080041d0 <memchr>:
 80041d0:	b2c9      	uxtb	r1, r1
 80041d2:	1882      	adds	r2, r0, r2
 80041d4:	4290      	cmp	r0, r2
 80041d6:	d101      	bne.n	80041dc <memchr+0xc>
 80041d8:	2000      	movs	r0, #0
 80041da:	4770      	bx	lr
 80041dc:	7803      	ldrb	r3, [r0, #0]
 80041de:	428b      	cmp	r3, r1
 80041e0:	d0fb      	beq.n	80041da <memchr+0xa>
 80041e2:	3001      	adds	r0, #1
 80041e4:	e7f6      	b.n	80041d4 <memchr+0x4>

080041e6 <memcpy>:
 80041e6:	2300      	movs	r3, #0
 80041e8:	b510      	push	{r4, lr}
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d100      	bne.n	80041f0 <memcpy+0xa>
 80041ee:	bd10      	pop	{r4, pc}
 80041f0:	5ccc      	ldrb	r4, [r1, r3]
 80041f2:	54c4      	strb	r4, [r0, r3]
 80041f4:	3301      	adds	r3, #1
 80041f6:	e7f8      	b.n	80041ea <memcpy+0x4>

080041f8 <memmove>:
 80041f8:	b510      	push	{r4, lr}
 80041fa:	4288      	cmp	r0, r1
 80041fc:	d902      	bls.n	8004204 <memmove+0xc>
 80041fe:	188b      	adds	r3, r1, r2
 8004200:	4298      	cmp	r0, r3
 8004202:	d303      	bcc.n	800420c <memmove+0x14>
 8004204:	2300      	movs	r3, #0
 8004206:	e007      	b.n	8004218 <memmove+0x20>
 8004208:	5c8b      	ldrb	r3, [r1, r2]
 800420a:	5483      	strb	r3, [r0, r2]
 800420c:	3a01      	subs	r2, #1
 800420e:	d2fb      	bcs.n	8004208 <memmove+0x10>
 8004210:	bd10      	pop	{r4, pc}
 8004212:	5ccc      	ldrb	r4, [r1, r3]
 8004214:	54c4      	strb	r4, [r0, r3]
 8004216:	3301      	adds	r3, #1
 8004218:	429a      	cmp	r2, r3
 800421a:	d1fa      	bne.n	8004212 <memmove+0x1a>
 800421c:	e7f8      	b.n	8004210 <memmove+0x18>
	...

08004220 <_free_r>:
 8004220:	b570      	push	{r4, r5, r6, lr}
 8004222:	0005      	movs	r5, r0
 8004224:	2900      	cmp	r1, #0
 8004226:	d010      	beq.n	800424a <_free_r+0x2a>
 8004228:	1f0c      	subs	r4, r1, #4
 800422a:	6823      	ldr	r3, [r4, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	da00      	bge.n	8004232 <_free_r+0x12>
 8004230:	18e4      	adds	r4, r4, r3
 8004232:	0028      	movs	r0, r5
 8004234:	f000 f8d4 	bl	80043e0 <__malloc_lock>
 8004238:	4a1d      	ldr	r2, [pc, #116]	; (80042b0 <_free_r+0x90>)
 800423a:	6813      	ldr	r3, [r2, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d105      	bne.n	800424c <_free_r+0x2c>
 8004240:	6063      	str	r3, [r4, #4]
 8004242:	6014      	str	r4, [r2, #0]
 8004244:	0028      	movs	r0, r5
 8004246:	f000 f8d3 	bl	80043f0 <__malloc_unlock>
 800424a:	bd70      	pop	{r4, r5, r6, pc}
 800424c:	42a3      	cmp	r3, r4
 800424e:	d908      	bls.n	8004262 <_free_r+0x42>
 8004250:	6821      	ldr	r1, [r4, #0]
 8004252:	1860      	adds	r0, r4, r1
 8004254:	4283      	cmp	r3, r0
 8004256:	d1f3      	bne.n	8004240 <_free_r+0x20>
 8004258:	6818      	ldr	r0, [r3, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	1841      	adds	r1, r0, r1
 800425e:	6021      	str	r1, [r4, #0]
 8004260:	e7ee      	b.n	8004240 <_free_r+0x20>
 8004262:	001a      	movs	r2, r3
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <_free_r+0x4e>
 800426a:	42a3      	cmp	r3, r4
 800426c:	d9f9      	bls.n	8004262 <_free_r+0x42>
 800426e:	6811      	ldr	r1, [r2, #0]
 8004270:	1850      	adds	r0, r2, r1
 8004272:	42a0      	cmp	r0, r4
 8004274:	d10b      	bne.n	800428e <_free_r+0x6e>
 8004276:	6820      	ldr	r0, [r4, #0]
 8004278:	1809      	adds	r1, r1, r0
 800427a:	1850      	adds	r0, r2, r1
 800427c:	6011      	str	r1, [r2, #0]
 800427e:	4283      	cmp	r3, r0
 8004280:	d1e0      	bne.n	8004244 <_free_r+0x24>
 8004282:	6818      	ldr	r0, [r3, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	1841      	adds	r1, r0, r1
 8004288:	6011      	str	r1, [r2, #0]
 800428a:	6053      	str	r3, [r2, #4]
 800428c:	e7da      	b.n	8004244 <_free_r+0x24>
 800428e:	42a0      	cmp	r0, r4
 8004290:	d902      	bls.n	8004298 <_free_r+0x78>
 8004292:	230c      	movs	r3, #12
 8004294:	602b      	str	r3, [r5, #0]
 8004296:	e7d5      	b.n	8004244 <_free_r+0x24>
 8004298:	6821      	ldr	r1, [r4, #0]
 800429a:	1860      	adds	r0, r4, r1
 800429c:	4283      	cmp	r3, r0
 800429e:	d103      	bne.n	80042a8 <_free_r+0x88>
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	1841      	adds	r1, r0, r1
 80042a6:	6021      	str	r1, [r4, #0]
 80042a8:	6063      	str	r3, [r4, #4]
 80042aa:	6054      	str	r4, [r2, #4]
 80042ac:	e7ca      	b.n	8004244 <_free_r+0x24>
 80042ae:	46c0      	nop			; (mov r8, r8)
 80042b0:	200000ac 	.word	0x200000ac

080042b4 <_malloc_r>:
 80042b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b6:	2303      	movs	r3, #3
 80042b8:	1ccd      	adds	r5, r1, #3
 80042ba:	439d      	bics	r5, r3
 80042bc:	3508      	adds	r5, #8
 80042be:	0006      	movs	r6, r0
 80042c0:	2d0c      	cmp	r5, #12
 80042c2:	d21f      	bcs.n	8004304 <_malloc_r+0x50>
 80042c4:	250c      	movs	r5, #12
 80042c6:	42a9      	cmp	r1, r5
 80042c8:	d81e      	bhi.n	8004308 <_malloc_r+0x54>
 80042ca:	0030      	movs	r0, r6
 80042cc:	f000 f888 	bl	80043e0 <__malloc_lock>
 80042d0:	4925      	ldr	r1, [pc, #148]	; (8004368 <_malloc_r+0xb4>)
 80042d2:	680a      	ldr	r2, [r1, #0]
 80042d4:	0014      	movs	r4, r2
 80042d6:	2c00      	cmp	r4, #0
 80042d8:	d11a      	bne.n	8004310 <_malloc_r+0x5c>
 80042da:	4f24      	ldr	r7, [pc, #144]	; (800436c <_malloc_r+0xb8>)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d104      	bne.n	80042ec <_malloc_r+0x38>
 80042e2:	0021      	movs	r1, r4
 80042e4:	0030      	movs	r0, r6
 80042e6:	f000 f869 	bl	80043bc <_sbrk_r>
 80042ea:	6038      	str	r0, [r7, #0]
 80042ec:	0029      	movs	r1, r5
 80042ee:	0030      	movs	r0, r6
 80042f0:	f000 f864 	bl	80043bc <_sbrk_r>
 80042f4:	1c43      	adds	r3, r0, #1
 80042f6:	d12b      	bne.n	8004350 <_malloc_r+0x9c>
 80042f8:	230c      	movs	r3, #12
 80042fa:	0030      	movs	r0, r6
 80042fc:	6033      	str	r3, [r6, #0]
 80042fe:	f000 f877 	bl	80043f0 <__malloc_unlock>
 8004302:	e003      	b.n	800430c <_malloc_r+0x58>
 8004304:	2d00      	cmp	r5, #0
 8004306:	dade      	bge.n	80042c6 <_malloc_r+0x12>
 8004308:	230c      	movs	r3, #12
 800430a:	6033      	str	r3, [r6, #0]
 800430c:	2000      	movs	r0, #0
 800430e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004310:	6823      	ldr	r3, [r4, #0]
 8004312:	1b5b      	subs	r3, r3, r5
 8004314:	d419      	bmi.n	800434a <_malloc_r+0x96>
 8004316:	2b0b      	cmp	r3, #11
 8004318:	d903      	bls.n	8004322 <_malloc_r+0x6e>
 800431a:	6023      	str	r3, [r4, #0]
 800431c:	18e4      	adds	r4, r4, r3
 800431e:	6025      	str	r5, [r4, #0]
 8004320:	e003      	b.n	800432a <_malloc_r+0x76>
 8004322:	6863      	ldr	r3, [r4, #4]
 8004324:	42a2      	cmp	r2, r4
 8004326:	d10e      	bne.n	8004346 <_malloc_r+0x92>
 8004328:	600b      	str	r3, [r1, #0]
 800432a:	0030      	movs	r0, r6
 800432c:	f000 f860 	bl	80043f0 <__malloc_unlock>
 8004330:	0020      	movs	r0, r4
 8004332:	2207      	movs	r2, #7
 8004334:	300b      	adds	r0, #11
 8004336:	1d23      	adds	r3, r4, #4
 8004338:	4390      	bics	r0, r2
 800433a:	1ac2      	subs	r2, r0, r3
 800433c:	4298      	cmp	r0, r3
 800433e:	d0e6      	beq.n	800430e <_malloc_r+0x5a>
 8004340:	1a1b      	subs	r3, r3, r0
 8004342:	50a3      	str	r3, [r4, r2]
 8004344:	e7e3      	b.n	800430e <_malloc_r+0x5a>
 8004346:	6053      	str	r3, [r2, #4]
 8004348:	e7ef      	b.n	800432a <_malloc_r+0x76>
 800434a:	0022      	movs	r2, r4
 800434c:	6864      	ldr	r4, [r4, #4]
 800434e:	e7c2      	b.n	80042d6 <_malloc_r+0x22>
 8004350:	2303      	movs	r3, #3
 8004352:	1cc4      	adds	r4, r0, #3
 8004354:	439c      	bics	r4, r3
 8004356:	42a0      	cmp	r0, r4
 8004358:	d0e1      	beq.n	800431e <_malloc_r+0x6a>
 800435a:	1a21      	subs	r1, r4, r0
 800435c:	0030      	movs	r0, r6
 800435e:	f000 f82d 	bl	80043bc <_sbrk_r>
 8004362:	1c43      	adds	r3, r0, #1
 8004364:	d1db      	bne.n	800431e <_malloc_r+0x6a>
 8004366:	e7c7      	b.n	80042f8 <_malloc_r+0x44>
 8004368:	200000ac 	.word	0x200000ac
 800436c:	200000b0 	.word	0x200000b0

08004370 <_realloc_r>:
 8004370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004372:	0007      	movs	r7, r0
 8004374:	000d      	movs	r5, r1
 8004376:	0016      	movs	r6, r2
 8004378:	2900      	cmp	r1, #0
 800437a:	d105      	bne.n	8004388 <_realloc_r+0x18>
 800437c:	0011      	movs	r1, r2
 800437e:	f7ff ff99 	bl	80042b4 <_malloc_r>
 8004382:	0004      	movs	r4, r0
 8004384:	0020      	movs	r0, r4
 8004386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004388:	2a00      	cmp	r2, #0
 800438a:	d103      	bne.n	8004394 <_realloc_r+0x24>
 800438c:	f7ff ff48 	bl	8004220 <_free_r>
 8004390:	0034      	movs	r4, r6
 8004392:	e7f7      	b.n	8004384 <_realloc_r+0x14>
 8004394:	f000 f834 	bl	8004400 <_malloc_usable_size_r>
 8004398:	002c      	movs	r4, r5
 800439a:	42b0      	cmp	r0, r6
 800439c:	d2f2      	bcs.n	8004384 <_realloc_r+0x14>
 800439e:	0031      	movs	r1, r6
 80043a0:	0038      	movs	r0, r7
 80043a2:	f7ff ff87 	bl	80042b4 <_malloc_r>
 80043a6:	1e04      	subs	r4, r0, #0
 80043a8:	d0ec      	beq.n	8004384 <_realloc_r+0x14>
 80043aa:	0029      	movs	r1, r5
 80043ac:	0032      	movs	r2, r6
 80043ae:	f7ff ff1a 	bl	80041e6 <memcpy>
 80043b2:	0029      	movs	r1, r5
 80043b4:	0038      	movs	r0, r7
 80043b6:	f7ff ff33 	bl	8004220 <_free_r>
 80043ba:	e7e3      	b.n	8004384 <_realloc_r+0x14>

080043bc <_sbrk_r>:
 80043bc:	2300      	movs	r3, #0
 80043be:	b570      	push	{r4, r5, r6, lr}
 80043c0:	4d06      	ldr	r5, [pc, #24]	; (80043dc <_sbrk_r+0x20>)
 80043c2:	0004      	movs	r4, r0
 80043c4:	0008      	movs	r0, r1
 80043c6:	602b      	str	r3, [r5, #0]
 80043c8:	f7fc fc40 	bl	8000c4c <_sbrk>
 80043cc:	1c43      	adds	r3, r0, #1
 80043ce:	d103      	bne.n	80043d8 <_sbrk_r+0x1c>
 80043d0:	682b      	ldr	r3, [r5, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d000      	beq.n	80043d8 <_sbrk_r+0x1c>
 80043d6:	6023      	str	r3, [r4, #0]
 80043d8:	bd70      	pop	{r4, r5, r6, pc}
 80043da:	46c0      	nop			; (mov r8, r8)
 80043dc:	200001d8 	.word	0x200001d8

080043e0 <__malloc_lock>:
 80043e0:	b510      	push	{r4, lr}
 80043e2:	4802      	ldr	r0, [pc, #8]	; (80043ec <__malloc_lock+0xc>)
 80043e4:	f000 f814 	bl	8004410 <__retarget_lock_acquire_recursive>
 80043e8:	bd10      	pop	{r4, pc}
 80043ea:	46c0      	nop			; (mov r8, r8)
 80043ec:	200001e0 	.word	0x200001e0

080043f0 <__malloc_unlock>:
 80043f0:	b510      	push	{r4, lr}
 80043f2:	4802      	ldr	r0, [pc, #8]	; (80043fc <__malloc_unlock+0xc>)
 80043f4:	f000 f80d 	bl	8004412 <__retarget_lock_release_recursive>
 80043f8:	bd10      	pop	{r4, pc}
 80043fa:	46c0      	nop			; (mov r8, r8)
 80043fc:	200001e0 	.word	0x200001e0

08004400 <_malloc_usable_size_r>:
 8004400:	1f0b      	subs	r3, r1, #4
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	1f18      	subs	r0, r3, #4
 8004406:	2b00      	cmp	r3, #0
 8004408:	da01      	bge.n	800440e <_malloc_usable_size_r+0xe>
 800440a:	580b      	ldr	r3, [r1, r0]
 800440c:	18c0      	adds	r0, r0, r3
 800440e:	4770      	bx	lr

08004410 <__retarget_lock_acquire_recursive>:
 8004410:	4770      	bx	lr

08004412 <__retarget_lock_release_recursive>:
 8004412:	4770      	bx	lr

08004414 <_init>:
 8004414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004416:	46c0      	nop			; (mov r8, r8)
 8004418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800441a:	bc08      	pop	{r3}
 800441c:	469e      	mov	lr, r3
 800441e:	4770      	bx	lr

08004420 <_fini>:
 8004420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004422:	46c0      	nop			; (mov r8, r8)
 8004424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004426:	bc08      	pop	{r3}
 8004428:	469e      	mov	lr, r3
 800442a:	4770      	bx	lr
