// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined___rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_inst___rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_inst_0 (
    output wire        L3_out_dist__m_axi_write_data_full_n,
    output wire [31:0] __rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_din,
    input wire         __rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_full_n,
    output wire        __rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_write,
    input wire         __rs_pt_L3_out_dist__m_axi_8_L3_out_dist__m_axi_rst,
    input wire         ap_clk,
    input wire  [32:0] krnl_output_dist_id_0_output_knnDist_write_data_din,
    input wire         krnl_output_dist_id_0_output_knnDist_write_data_write
);

wire        __rs_pipelined___rs_pt_L3_out_dist__m_axi_8_L3_out_dist__m_axi_rst;



__rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_inst _ (
    .L3_out_dist__m_axi_write_data_full_n                               (L3_out_dist__m_axi_write_data_full_n),
    .__rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_din    (__rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_din),
    .__rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_full_n (__rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_full_n),
    .__rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_write  (__rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_write_data_write),
    .__rs_pt_L3_out_dist__m_axi_8_L3_out_dist__m_axi_rst                (__rs_pipelined___rs_pt_L3_out_dist__m_axi_8_L3_out_dist__m_axi_rst),
    .ap_clk                                                             (ap_clk),
    .krnl_output_dist_id_0_output_knnDist_write_data_din                (krnl_output_dist_id_0_output_knnDist_write_data_din),
    .krnl_output_dist_id_0_output_knnDist_write_data_write              (krnl_output_dist_id_0_output_knnDist_write_data_write)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X1Y0_TO_SLOT_X1Y0" *)
__rs_ff_pipeline_4 #(
    .BODY_LEVEL      (4),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ __rs_pt_L3_out_dist__m_axi_8_L3_out_dist__m_axi_rst }),
    .if_dout ({ __rs_pipelined___rs_pt_L3_out_dist__m_axi_8_L3_out_dist__m_axi_rst })
);

endmodule  // __rs_pipelined___rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_inst___rs_pt_L3_out_dist__m_axi_10_L3_out_dist__m_axi_inst_0