
FastLapLights.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003014  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  080030d4  080030d4  000040d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003228  08003228  0000502c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003228  08003228  0000502c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003228  08003228  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003228  08003228  00004228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800322c  0800322c  0000422c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08003230  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a04  20000030  0800325c  00005030  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a34  0800325c  00005a34  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000136e1  00000000  00000000  00005054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ddf  00000000  00000000  00018735  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000b466  00000000  00000000  0001b514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a78  00000000  00000000  00026980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001548  00000000  00000000  000273f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000158a1  00000000  00000000  00028940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015006  00000000  00000000  0003e1e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00082775  00000000  00000000  000531e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d595c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001a94  00000000  00000000  000d59a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  000d7434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000030 	.word	0x20000030
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080030bc 	.word	0x080030bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000034 	.word	0x20000034
 8000104:	080030bc 	.word	0x080030bc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <track_data_callback>:
void track_data_callback(uint16_t capture, uint8_t direction){
	/*
	 * 32 ticks are 50 us. This shortens the isr execution time by day and night.
	 * This is because we can replace the division with a bit shift.
	 */
	uint16_t diff = capture - last_edge;
 8000220:	4a19      	ldr	r2, [pc, #100]	@ (8000288 <track_data_callback+0x68>)
void track_data_callback(uint16_t capture, uint8_t direction){
 8000222:	b510      	push	{r4, lr}
	uint16_t diff = capture - last_edge;
 8000224:	8813      	ldrh	r3, [r2, #0]
 8000226:	1ac3      	subs	r3, r0, r3
 8000228:	b29b      	uxth	r3, r3
	if (diff <= GLITCH_FILTER) {
 800022a:	2b0a      	cmp	r3, #10
 800022c:	d910      	bls.n	8000250 <track_data_callback+0x30>
		return; // glitch: nothing to do
	}

	if (GAP_THRESHOLD < diff){
 800022e:	2b84      	cmp	r3, #132	@ 0x84
 8000230:	d90f      	bls.n	8000252 <track_data_callback+0x32>
	return (i + 1) & 0x0007; //% CIRC_BUF_LEN;
 8000232:	2107      	movs	r1, #7
		// if last edge occurs more then 400us ago
		data_manchester_circular_index = circ_next(data_manchester_circular_index);
 8000234:	4b15      	ldr	r3, [pc, #84]	@ (800028c <track_data_callback+0x6c>)
		last_edge = capture;
 8000236:	8010      	strh	r0, [r2, #0]
		data_manchester_circular_index = circ_next(data_manchester_circular_index);
 8000238:	881c      	ldrh	r4, [r3, #0]
	return (i + 1) & 0x0007; //% CIRC_BUF_LEN;
 800023a:	3401      	adds	r4, #1
 800023c:	4021      	ands	r1, r4
		data_manchester_circular_index = circ_next(data_manchester_circular_index);
 800023e:	8019      	strh	r1, [r3, #0]
		data_manchester[data_manchester_circular_index].data = 0x0001;
 8000240:	8819      	ldrh	r1, [r3, #0]
 8000242:	4b13      	ldr	r3, [pc, #76]	@ (8000290 <track_data_callback+0x70>)
 8000244:	00ca      	lsls	r2, r1, #3
 8000246:	1a52      	subs	r2, r2, r1
 8000248:	0052      	lsls	r2, r2, #1
 800024a:	189b      	adds	r3, r3, r2
 800024c:	2201      	movs	r2, #1
 800024e:	819a      	strh	r2, [r3, #12]
			data_manchester[data_manchester_circular_index].data <<= 1;
			if (0 == direction)
				data_manchester[data_manchester_circular_index].data |= 0x0001;
		}
	}
}
 8000250:	bd10      	pop	{r4, pc}
		if ((48 < diff) && (diff < 80)){
 8000252:	3b31      	subs	r3, #49	@ 0x31
 8000254:	2b1e      	cmp	r3, #30
 8000256:	d8fb      	bhi.n	8000250 <track_data_callback+0x30>
			data_manchester[data_manchester_circular_index].data <<= 1;
 8000258:	4c0c      	ldr	r4, [pc, #48]	@ (800028c <track_data_callback+0x6c>)
			last_edge = capture;
 800025a:	8010      	strh	r0, [r2, #0]
			data_manchester[data_manchester_circular_index].data <<= 1;
 800025c:	8822      	ldrh	r2, [r4, #0]
 800025e:	480c      	ldr	r0, [pc, #48]	@ (8000290 <track_data_callback+0x70>)
 8000260:	00d3      	lsls	r3, r2, #3
 8000262:	1a9b      	subs	r3, r3, r2
 8000264:	005b      	lsls	r3, r3, #1
 8000266:	18c3      	adds	r3, r0, r3
 8000268:	899a      	ldrh	r2, [r3, #12]
 800026a:	0052      	lsls	r2, r2, #1
 800026c:	b292      	uxth	r2, r2
 800026e:	819a      	strh	r2, [r3, #12]
			if (0 == direction)
 8000270:	2900      	cmp	r1, #0
 8000272:	d1ed      	bne.n	8000250 <track_data_callback+0x30>
				data_manchester[data_manchester_circular_index].data |= 0x0001;
 8000274:	8822      	ldrh	r2, [r4, #0]
 8000276:	00d3      	lsls	r3, r2, #3
 8000278:	1a9b      	subs	r3, r3, r2
 800027a:	2201      	movs	r2, #1
 800027c:	005b      	lsls	r3, r3, #1
 800027e:	18c0      	adds	r0, r0, r3
 8000280:	8983      	ldrh	r3, [r0, #12]
 8000282:	4313      	orrs	r3, r2
 8000284:	8183      	strh	r3, [r0, #12]
 8000286:	e7e3      	b.n	8000250 <track_data_callback+0x30>
 8000288:	2000009e 	.word	0x2000009e
 800028c:	200000a8 	.word	0x200000a8
 8000290:	200000ac 	.word	0x200000ac

08000294 <SystemClock_Config>:
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000294:	2107      	movs	r1, #7
 8000296:	4a1c      	ldr	r2, [pc, #112]	@ (8000308 <SystemClock_Config+0x74>)
{
 8000298:	b510      	push	{r4, lr}
 800029a:	6813      	ldr	r3, [r2, #0]
 800029c:	438b      	bics	r3, r1
 800029e:	3906      	subs	r1, #6
 80002a0:	430b      	orrs	r3, r1
 80002a2:	6013      	str	r3, [r2, #0]
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80002a4:	2280      	movs	r2, #128	@ 0x80
 80002a6:	4b19      	ldr	r3, [pc, #100]	@ (800030c <SystemClock_Config+0x78>)
 80002a8:	0052      	lsls	r2, r2, #1
 80002aa:	6819      	ldr	r1, [r3, #0]
 80002ac:	430a      	orrs	r2, r1
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80002ae:	2180      	movs	r1, #128	@ 0x80
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80002b0:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80002b2:	00c9      	lsls	r1, r1, #3
 80002b4:	681a      	ldr	r2, [r3, #0]
 80002b6:	420a      	tst	r2, r1
 80002b8:	d0fc      	beq.n	80002b4 <SystemClock_Config+0x20>
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80002ba:	6859      	ldr	r1, [r3, #4]
 80002bc:	4a14      	ldr	r2, [pc, #80]	@ (8000310 <SystemClock_Config+0x7c>)
 80002be:	4011      	ands	r1, r2
 80002c0:	2280      	movs	r2, #128	@ 0x80
 80002c2:	01d2      	lsls	r2, r2, #7
 80002c4:	430a      	orrs	r2, r1
 80002c6:	605a      	str	r2, [r3, #4]
  *         @arg @ref LL_RCC_HSI_DIV_128
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv)
{
  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, HSIDiv);
 80002c8:	681a      	ldr	r2, [r3, #0]
 80002ca:	4912      	ldr	r1, [pc, #72]	@ (8000314 <SystemClock_Config+0x80>)
 80002cc:	400a      	ands	r2, r1
 80002ce:	601a      	str	r2, [r3, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80002d0:	689a      	ldr	r2, [r3, #8]
 80002d2:	4911      	ldr	r1, [pc, #68]	@ (8000318 <SystemClock_Config+0x84>)
 80002d4:	400a      	ands	r2, r1
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80002d6:	2107      	movs	r1, #7
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80002d8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80002da:	689a      	ldr	r2, [r3, #8]
 80002dc:	438a      	bics	r2, r1
 80002de:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80002e0:	4a0a      	ldr	r2, [pc, #40]	@ (800030c <SystemClock_Config+0x78>)
 80002e2:	3131      	adds	r1, #49	@ 0x31
 80002e4:	6893      	ldr	r3, [r2, #8]
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80002e6:	4219      	tst	r1, r3
 80002e8:	d1fc      	bne.n	80002e4 <SystemClock_Config+0x50>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80002ea:	6893      	ldr	r3, [r2, #8]
 80002ec:	490b      	ldr	r1, [pc, #44]	@ (800031c <SystemClock_Config+0x88>)
  LL_SetSystemCoreClock(48000000);
 80002ee:	480c      	ldr	r0, [pc, #48]	@ (8000320 <SystemClock_Config+0x8c>)
 80002f0:	400b      	ands	r3, r1
 80002f2:	6093      	str	r3, [r2, #8]
 80002f4:	f002 feb0 	bl	8003058 <LL_SetSystemCoreClock>
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80002f8:	2003      	movs	r0, #3
 80002fa:	f001 fb33 	bl	8001964 <HAL_InitTick>
 80002fe:	2800      	cmp	r0, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x72>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000302:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000304:	e7fe      	b.n	8000304 <SystemClock_Config+0x70>
}
 8000306:	bd10      	pop	{r4, pc}
 8000308:	40022000 	.word	0x40022000
 800030c:	40021000 	.word	0x40021000
 8000310:	ffff80ff 	.word	0xffff80ff
 8000314:	ffffc7ff 	.word	0xffffc7ff
 8000318:	fffff0ff 	.word	0xfffff0ff
 800031c:	ffff8fff 	.word	0xffff8fff
 8000320:	02dc6c00 	.word	0x02dc6c00

08000324 <main>:
{
 8000324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000326:	46de      	mov	lr, fp
 8000328:	4657      	mov	r7, sl
 800032a:	464e      	mov	r6, r9
 800032c:	4645      	mov	r5, r8
 800032e:	b5e0      	push	{r5, r6, r7, lr}
	ptr_man_capture_isr = track_data_callback;
 8000330:	4bb3      	ldr	r3, [pc, #716]	@ (8000600 <main+0x2dc>)
 8000332:	4ab4      	ldr	r2, [pc, #720]	@ (8000604 <main+0x2e0>)
{
 8000334:	b0c3      	sub	sp, #268	@ 0x10c
	ptr_man_capture_isr = track_data_callback;
 8000336:	601a      	str	r2, [r3, #0]
  HAL_Init();
 8000338:	f001 fb3a 	bl	80019b0 <HAL_Init>
  SystemClock_Config();
 800033c:	f7ff ffaa 	bl	8000294 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000340:	2214      	movs	r2, #20
 8000342:	2100      	movs	r1, #0
 8000344:	a835      	add	r0, sp, #212	@ 0xd4
 8000346:	f002 fe8d 	bl	8003064 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800034a:	2202      	movs	r2, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800034c:	2701      	movs	r7, #1
  HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 800034e:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000350:	4cad      	ldr	r4, [pc, #692]	@ (8000608 <main+0x2e4>)
 8000352:	4690      	mov	r8, r2
 8000354:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 8000356:	2140      	movs	r1, #64	@ 0x40
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000358:	4313      	orrs	r3, r2
 800035a:	6363      	str	r3, [r4, #52]	@ 0x34
 800035c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 800035e:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000360:	4013      	ands	r3, r2
 8000362:	9326      	str	r3, [sp, #152]	@ 0x98
 8000364:	9b26      	ldr	r3, [sp, #152]	@ 0x98
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000366:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000368:	3202      	adds	r2, #2
 800036a:	4313      	orrs	r3, r2
 800036c:	6363      	str	r3, [r4, #52]	@ 0x34
 800036e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000370:	2600      	movs	r6, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000372:	4013      	ands	r3, r2
 8000374:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000376:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000378:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 800037a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800037c:	433b      	orrs	r3, r7
 800037e:	6363      	str	r3, [r4, #52]	@ 0x34
 8000380:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000382:	403b      	ands	r3, r7
 8000384:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000386:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
  HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 8000388:	f001 fe78 	bl	800207c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800038c:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = START_LIGHT_ALIGNMENT_Pin|RACE_TRAINING_SESSION_SW_Pin|LIGHT_MODE_SJ_Pin;
 800038e:	4b9f      	ldr	r3, [pc, #636]	@ (800060c <main+0x2e8>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000390:	a935      	add	r1, sp, #212	@ 0xd4
 8000392:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = START_LIGHT_ALIGNMENT_Pin|RACE_TRAINING_SESSION_SW_Pin|LIGHT_MODE_SJ_Pin;
 8000394:	9335      	str	r3, [sp, #212]	@ 0xd4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000396:	9636      	str	r6, [sp, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000398:	9737      	str	r7, [sp, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039a:	f001 fcad 	bl	8001cf8 <HAL_GPIO_Init>
  HAL_GPIO_Init(TRACK_GREEN_GPIO_Port, &GPIO_InitStruct);
 800039e:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = TRACK_GREEN_Pin;
 80003a0:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(TRACK_GREEN_GPIO_Port, &GPIO_InitStruct);
 80003a2:	a935      	add	r1, sp, #212	@ 0xd4
 80003a4:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = TRACK_GREEN_Pin;
 80003a6:	9335      	str	r3, [sp, #212]	@ 0xd4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a8:	9736      	str	r7, [sp, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003aa:	9637      	str	r6, [sp, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ac:	9638      	str	r6, [sp, #224]	@ 0xe0
  HAL_GPIO_Init(TRACK_GREEN_GPIO_Port, &GPIO_InitStruct);
 80003ae:	f001 fca3 	bl	8001cf8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003b4:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003b6:	433b      	orrs	r3, r7
 80003b8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80003ba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003bc:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003be:	403b      	ands	r3, r7
 80003c0:	9325      	str	r3, [sp, #148]	@ 0x94
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003c2:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003c4:	9b25      	ldr	r3, [sp, #148]	@ 0x94
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003c6:	f001 fb0b 	bl	80019e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003ca:	2009      	movs	r0, #9
 80003cc:	f001 fb32 	bl	8001a34 <HAL_NVIC_EnableIRQ>
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003d0:	22c2      	movs	r2, #194	@ 0xc2
 80003d2:	4b8f      	ldr	r3, [pc, #572]	@ (8000610 <main+0x2ec>)
 80003d4:	0092      	lsls	r2, r2, #2
 80003d6:	4699      	mov	r9, r3
 80003d8:	498e      	ldr	r1, [pc, #568]	@ (8000614 <main+0x2f0>)
 80003da:	589b      	ldr	r3, [r3, r2]
 80003dc:	400b      	ands	r3, r1
 80003de:	4649      	mov	r1, r9
 80003e0:	508b      	str	r3, [r1, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003e2:	2380      	movs	r3, #128	@ 0x80
 80003e4:	00db      	lsls	r3, r3, #3
 80003e6:	600b      	str	r3, [r1, #0]
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80003e8:	ad2e      	add	r5, sp, #184	@ 0xb8
 80003ea:	2214      	movs	r2, #20
 80003ec:	2100      	movs	r1, #0
 80003ee:	0028      	movs	r0, r5
 80003f0:	f002 fe38 	bl	8003064 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f4:	220c      	movs	r2, #12
 80003f6:	2100      	movs	r1, #0
 80003f8:	a837      	add	r0, sp, #220	@ 0xdc
 80003fa:	f002 fe33 	bl	8003064 <memset>
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 80003fe:	4641      	mov	r1, r8
 8000400:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000402:	20a0      	movs	r0, #160	@ 0xa0
 8000404:	430b      	orrs	r3, r1
 8000406:	63e3      	str	r3, [r4, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000408:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800040a:	05c0      	lsls	r0, r0, #23
 800040c:	400b      	ands	r3, r1
 800040e:	9323      	str	r3, [sp, #140]	@ 0x8c
  (void)tmpreg;
 8000410:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000412:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000414:	433b      	orrs	r3, r7
 8000416:	6363      	str	r3, [r4, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000418:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800041a:	9136      	str	r1, [sp, #216]	@ 0xd8
 800041c:	403b      	ands	r3, r7
 800041e:	9324      	str	r3, [sp, #144]	@ 0x90
  (void)tmpreg;
 8000420:	9b24      	ldr	r3, [sp, #144]	@ 0x90
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8000422:	2380      	movs	r3, #128	@ 0x80
 8000424:	005b      	lsls	r3, r3, #1
 8000426:	9335      	str	r3, [sp, #212]	@ 0xd4
 8000428:	469b      	mov	fp, r3
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800042a:	4643      	mov	r3, r8
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042c:	a935      	add	r1, sp, #212	@ 0xd4
  GPIO_InitStruct.Alternate = LL_GPIO_AF_12;
 800042e:	330a      	adds	r3, #10
 8000430:	933a      	str	r3, [sp, #232]	@ 0xe8
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000432:	f002 faa3 	bl	800297c <LL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000436:	22c4      	movs	r2, #196	@ 0xc4
 8000438:	464b      	mov	r3, r9
 800043a:	21ff      	movs	r1, #255	@ 0xff
 800043c:	0092      	lsls	r2, r2, #2
 800043e:	589b      	ldr	r3, [r3, r2]
 8000440:	438b      	bics	r3, r1
 8000442:	4649      	mov	r1, r9
 8000444:	508b      	str	r3, [r1, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000446:	2380      	movs	r3, #128	@ 0x80
 8000448:	025b      	lsls	r3, r3, #9
 800044a:	600b      	str	r3, [r1, #0]
  TIM_InitStruct.Prescaler = 74;
 800044c:	234a      	movs	r3, #74	@ 0x4a
 800044e:	802b      	strh	r3, [r5, #0]
  TIM_InitStruct.Autoreload = 65535;
 8000450:	4b71      	ldr	r3, [pc, #452]	@ (8000618 <main+0x2f4>)
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000452:	0029      	movs	r1, r5
  TIM_InitStruct.Autoreload = 65535;
 8000454:	60ab      	str	r3, [r5, #8]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000456:	4b71      	ldr	r3, [pc, #452]	@ (800061c <main+0x2f8>)
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000458:	606e      	str	r6, [r5, #4]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800045a:	469a      	mov	sl, r3
 800045c:	0018      	movs	r0, r3
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800045e:	60ee      	str	r6, [r5, #12]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000460:	f002 fbdc 	bl	8002c1c <LL_TIM_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000464:	4653      	mov	r3, sl
 8000466:	2180      	movs	r1, #128	@ 0x80
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4689      	mov	r9, r1
 800046c:	438b      	bics	r3, r1
 800046e:	4651      	mov	r1, sl
 8000470:	600b      	str	r3, [r1, #0]
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000472:	688b      	ldr	r3, [r1, #8]
 8000474:	4a6a      	ldr	r2, [pc, #424]	@ (8000620 <main+0x2fc>)
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000476:	202e      	movs	r0, #46	@ 0x2e
 8000478:	4013      	ands	r3, r2
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800047a:	2270      	movs	r2, #112	@ 0x70
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800047c:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800047e:	684b      	ldr	r3, [r1, #4]
 8000480:	4393      	bics	r3, r2
 8000482:	604b      	str	r3, [r1, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000484:	688b      	ldr	r3, [r1, #8]
 8000486:	4649      	mov	r1, r9
 8000488:	438b      	bics	r3, r1
 800048a:	4651      	mov	r1, sl
 800048c:	608b      	str	r3, [r1, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800048e:	4b65      	ldr	r3, [pc, #404]	@ (8000624 <main+0x300>)
 8000490:	4965      	ldr	r1, [pc, #404]	@ (8000628 <main+0x304>)
 8000492:	681a      	ldr	r2, [r3, #0]
 8000494:	400a      	ands	r2, r1
 8000496:	4659      	mov	r1, fp
 8000498:	430a      	orrs	r2, r1
 800049a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800049c:	681a      	ldr	r2, [r3, #0]
 800049e:	4963      	ldr	r1, [pc, #396]	@ (800062c <main+0x308>)
 80004a0:	400a      	ands	r2, r1
 80004a2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	4962      	ldr	r1, [pc, #392]	@ (8000630 <main+0x30c>)
 80004a8:	400a      	ands	r2, r1
 80004aa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 80004ac:	4653      	mov	r3, sl
 80004ae:	22a0      	movs	r2, #160	@ 0xa0
 80004b0:	4651      	mov	r1, sl
 80004b2:	6a1b      	ldr	r3, [r3, #32]
 80004b4:	0212      	lsls	r2, r2, #8
 80004b6:	4313      	orrs	r3, r2
 80004b8:	620b      	str	r3, [r1, #32]
 80004ba:	ab29      	add	r3, sp, #164	@ 0xa4
 80004bc:	469a      	mov	sl, r3
 80004be:	ab1e      	add	r3, sp, #120	@ 0x78
 80004c0:	469c      	mov	ip, r3
 80004c2:	2212      	movs	r2, #18
 80004c4:	4460      	add	r0, ip
 80004c6:	2100      	movs	r1, #0
 80004c8:	f002 fdcc 	bl	8003064 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80004cc:	2220      	movs	r2, #32
 80004ce:	2100      	movs	r1, #0
 80004d0:	a835      	add	r0, sp, #212	@ 0xd4
 80004d2:	f002 fdc7 	bl	8003064 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d6:	2218      	movs	r2, #24
 80004d8:	2100      	movs	r1, #0
 80004da:	0028      	movs	r0, r5
 80004dc:	f002 fdc2 	bl	8003064 <memset>
  SET_BIT(RCC->APBENR2, Periphs);
 80004e0:	2280      	movs	r2, #128	@ 0x80
 80004e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80004e4:	0212      	lsls	r2, r2, #8
 80004e6:	4313      	orrs	r3, r2
 80004e8:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80004ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  TIM_InitStruct.Prescaler = 47;
 80004ec:	4651      	mov	r1, sl
 80004ee:	4013      	ands	r3, r2
 80004f0:	9321      	str	r3, [sp, #132]	@ 0x84
  (void)tmpreg;
 80004f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80004f4:	232f      	movs	r3, #47	@ 0x2f
 80004f6:	800b      	strh	r3, [r1, #0]
  TIM_InitStruct.Autoreload = 100;
 80004f8:	3335      	adds	r3, #53	@ 0x35
 80004fa:	608b      	str	r3, [r1, #8]
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 80004fc:	4b4d      	ldr	r3, [pc, #308]	@ (8000634 <main+0x310>)
 80004fe:	469b      	mov	fp, r3
 8000500:	0018      	movs	r0, r3
 8000502:	f002 fb8b 	bl	8002c1c <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000506:	465b      	mov	r3, fp
 8000508:	4649      	mov	r1, r9
 800050a:	681b      	ldr	r3, [r3, #0]
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800050c:	4658      	mov	r0, fp
 800050e:	438b      	bics	r3, r1
 8000510:	4659      	mov	r1, fp
 8000512:	600b      	str	r3, [r1, #0]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000514:	4b48      	ldr	r3, [pc, #288]	@ (8000638 <main+0x314>)
 8000516:	2108      	movs	r1, #8
 8000518:	469a      	mov	sl, r3
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	430b      	orrs	r3, r1
 800051e:	4651      	mov	r1, sl
 8000520:	600b      	str	r3, [r1, #0]
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000522:	2360      	movs	r3, #96	@ 0x60
 8000524:	9335      	str	r3, [sp, #212]	@ 0xd4
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000526:	ab35      	add	r3, sp, #212	@ 0xd4
 8000528:	001a      	movs	r2, r3
 800052a:	2101      	movs	r1, #1
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800052c:	9636      	str	r6, [sp, #216]	@ 0xd8
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800052e:	9637      	str	r6, [sp, #220]	@ 0xdc
  TIM_OC_InitStruct.CompareValue = 0;
 8000530:	9638      	str	r6, [sp, #224]	@ 0xe0
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000532:	9639      	str	r6, [sp, #228]	@ 0xe4
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000534:	f002 fbb2 	bl	8002c9c <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000538:	4653      	mov	r3, sl
 800053a:	2204      	movs	r2, #4
 800053c:	4651      	mov	r1, sl
 800053e:	681b      	ldr	r3, [r3, #0]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000540:	20a0      	movs	r0, #160	@ 0xa0
 8000542:	4393      	bics	r3, r2
 8000544:	600b      	str	r3, [r1, #0]
  SET_BIT(RCC->IOPENR, Periphs);
 8000546:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000548:	0029      	movs	r1, r5
 800054a:	433b      	orrs	r3, r7
 800054c:	6363      	str	r3, [r4, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800054e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000550:	05c0      	lsls	r0, r0, #23
 8000552:	403b      	ands	r3, r7
 8000554:	9322      	str	r3, [sp, #136]	@ 0x88
  (void)tmpreg;
 8000556:	9b22      	ldr	r3, [sp, #136]	@ 0x88
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000558:	464b      	mov	r3, r9
 800055a:	932e      	str	r3, [sp, #184]	@ 0xb8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800055c:	4643      	mov	r3, r8
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800055e:	616a      	str	r2, [r5, #20]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000560:	606b      	str	r3, [r5, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000562:	60ae      	str	r6, [r5, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000564:	60ee      	str	r6, [r5, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000566:	612e      	str	r6, [r5, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000568:	f002 fa08 	bl	800297c <LL_GPIO_Init>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800056c:	221c      	movs	r2, #28
 800056e:	2100      	movs	r1, #0
 8000570:	0028      	movs	r0, r5
 8000572:	f002 fd77 	bl	8003064 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000576:	2234      	movs	r2, #52	@ 0x34
 8000578:	2100      	movs	r1, #0
 800057a:	a835      	add	r0, sp, #212	@ 0xd4
 800057c:	f002 fd72 	bl	8003064 <memset>
  htim16.Instance = TIM16;
 8000580:	4b2e      	ldr	r3, [pc, #184]	@ (800063c <main+0x318>)
 8000582:	469b      	mov	fp, r3
 8000584:	465a      	mov	r2, fp
 8000586:	4b2e      	ldr	r3, [pc, #184]	@ (8000640 <main+0x31c>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000588:	6096      	str	r6, [r2, #8]
  htim16.Instance = TIM16;
 800058a:	6013      	str	r3, [r2, #0]
  htim16.Init.Prescaler = 20-1;
 800058c:	2313      	movs	r3, #19
 800058e:	6053      	str	r3, [r2, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000590:	465b      	mov	r3, fp
  htim16.Init.Period = 3-1;
 8000592:	4642      	mov	r2, r8
 8000594:	60da      	str	r2, [r3, #12]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000596:	464a      	mov	r2, r9
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000598:	4658      	mov	r0, fp
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800059a:	611e      	str	r6, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800059c:	615e      	str	r6, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800059e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80005a0:	f001 fd72 	bl	8002088 <HAL_TIM_Base_Init>
 80005a4:	2800      	cmp	r0, #0
 80005a6:	d001      	beq.n	80005ac <main+0x288>
 80005a8:	b672      	cpsid	i
	while (1)
 80005aa:	e7fe      	b.n	80005aa <main+0x286>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80005ac:	4658      	mov	r0, fp
 80005ae:	f001 fddf 	bl	8002170 <HAL_TIM_PWM_Init>
 80005b2:	1e02      	subs	r2, r0, #0
 80005b4:	d001      	beq.n	80005ba <main+0x296>
 80005b6:	b672      	cpsid	i
	while (1)
 80005b8:	e7fe      	b.n	80005b8 <main+0x294>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005ba:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005bc:	0029      	movs	r1, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005be:	932e      	str	r3, [sp, #184]	@ 0xb8
  sConfigOC.Pulse = 0;
 80005c0:	6068      	str	r0, [r5, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005c2:	60a8      	str	r0, [r5, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80005c4:	60e8      	str	r0, [r5, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005c6:	6128      	str	r0, [r5, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80005c8:	6168      	str	r0, [r5, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80005ca:	61a8      	str	r0, [r5, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005cc:	4658      	mov	r0, fp
 80005ce:	f001 ff43 	bl	8002458 <HAL_TIM_PWM_ConfigChannel>
 80005d2:	2800      	cmp	r0, #0
 80005d4:	d001      	beq.n	80005da <main+0x2b6>
 80005d6:	b672      	cpsid	i
	while (1)
 80005d8:	e7fe      	b.n	80005d8 <main+0x2b4>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005da:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80005dc:	9035      	str	r0, [sp, #212]	@ 0xd4
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80005de:	9036      	str	r0, [sp, #216]	@ 0xd8
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80005e0:	9037      	str	r0, [sp, #220]	@ 0xdc
  sBreakDeadTimeConfig.DeadTime = 0;
 80005e2:	9038      	str	r0, [sp, #224]	@ 0xe0
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80005e4:	9039      	str	r0, [sp, #228]	@ 0xe4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005e6:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 80005e8:	903b      	str	r0, [sp, #236]	@ 0xec
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80005ea:	9041      	str	r0, [sp, #260]	@ 0x104
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80005ec:	a935      	add	r1, sp, #212	@ 0xd4
 80005ee:	4658      	mov	r0, fp
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005f0:	933a      	str	r3, [sp, #232]	@ 0xe8
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80005f2:	f002 f963 	bl	80028bc <HAL_TIMEx_ConfigBreakDeadTime>
 80005f6:	1e06      	subs	r6, r0, #0
 80005f8:	d024      	beq.n	8000644 <main+0x320>
 80005fa:	b672      	cpsid	i
	while (1)
 80005fc:	e7fe      	b.n	80005fc <main+0x2d8>
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	2000004c 	.word	0x2000004c
 8000604:	08000221 	.word	0x08000221
 8000608:	40021000 	.word	0x40021000
 800060c:	0000100a 	.word	0x0000100a
 8000610:	e000e100 	.word	0xe000e100
 8000614:	ff00ffff 	.word	0xff00ffff
 8000618:	0000ffff 	.word	0x0000ffff
 800061c:	40000400 	.word	0x40000400
 8000620:	fffebff8 	.word	0xfffebff8
 8000624:	4000041c 	.word	0x4000041c
 8000628:	fffffcff 	.word	0xfffffcff
 800062c:	fffff3ff 	.word	0xfffff3ff
 8000630:	ffff0fff 	.word	0xffff0fff
 8000634:	40002000 	.word	0x40002000
 8000638:	40002018 	.word	0x40002018
 800063c:	20000184 	.word	0x20000184
 8000640:	40014400 	.word	0x40014400
  HAL_TIM_MspPostInit(&htim16);
 8000644:	4658      	mov	r0, fp
 8000646:	f000 ffa3 	bl	8001590 <HAL_TIM_MspPostInit>
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800064a:	0031      	movs	r1, r6
 800064c:	2220      	movs	r2, #32
 800064e:	a835      	add	r0, sp, #212	@ 0xd4
 8000650:	f002 fd08 	bl	8003064 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000654:	0031      	movs	r1, r6
 8000656:	2210      	movs	r2, #16
 8000658:	a830      	add	r0, sp, #192	@ 0xc0
 800065a:	f002 fd03 	bl	8003064 <memset>
  *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 800065e:	2203      	movs	r2, #3
 8000660:	6d63      	ldr	r3, [r4, #84]	@ 0x54
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000662:	0029      	movs	r1, r5
 8000664:	4393      	bics	r3, r2
  SET_BIT(RCC->APBENR2, Periphs);
 8000666:	2280      	movs	r2, #128	@ 0x80
 8000668:	6563      	str	r3, [r4, #84]	@ 0x54
 800066a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800066c:	01d2      	lsls	r2, r2, #7
 800066e:	4313      	orrs	r3, r2
 8000670:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8000672:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  SET_BIT(RCC->APBENR2, Periphs);
 8000674:	4692      	mov	sl, r2
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8000676:	4013      	ands	r3, r2
  SET_BIT(RCC->IOPENR, Periphs);
 8000678:	4642      	mov	r2, r8
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800067a:	931f      	str	r3, [sp, #124]	@ 0x7c
  (void)tmpreg;
 800067c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
  SET_BIT(RCC->IOPENR, Periphs);
 800067e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000680:	48ea      	ldr	r0, [pc, #936]	@ (8000a2c <main+0x708>)
 8000682:	4313      	orrs	r3, r2
 8000684:	6363      	str	r3, [r4, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000686:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000688:	4013      	ands	r3, r2
  SET_BIT(RCC->IOPENR, Periphs);
 800068a:	2204      	movs	r2, #4
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800068c:	9320      	str	r3, [sp, #128]	@ 0x80
  (void)tmpreg;
 800068e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
  SET_BIT(RCC->IOPENR, Periphs);
 8000690:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000692:	4313      	orrs	r3, r2
 8000694:	6363      	str	r3, [r4, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000696:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8000698:	4ce5      	ldr	r4, [pc, #916]	@ (8000a30 <main+0x70c>)
 800069a:	4013      	ands	r3, r2
 800069c:	9329      	str	r3, [sp, #164]	@ 0xa4
  (void)tmpreg;
 800069e:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80006a0:	464b      	mov	r3, r9
 80006a2:	932e      	str	r3, [sp, #184]	@ 0xb8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80006a4:	4643      	mov	r3, r8
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80006a6:	612f      	str	r7, [r5, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80006a8:	606b      	str	r3, [r5, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006aa:	f002 f967 	bl	800297c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80006ae:	4653      	mov	r3, sl
 80006b0:	932e      	str	r3, [sp, #184]	@ 0xb8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80006b2:	4643      	mov	r3, r8
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006b4:	0029      	movs	r1, r5
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80006b6:	606b      	str	r3, [r5, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80006b8:	60ae      	str	r6, [r5, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80006ba:	60ee      	str	r6, [r5, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006bc:	612e      	str	r6, [r5, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 80006be:	616e      	str	r6, [r5, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006c0:	48dc      	ldr	r0, [pc, #880]	@ (8000a34 <main+0x710>)
 80006c2:	f002 f95b 	bl	800297c <LL_GPIO_Init>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
  (void)(DMAx);
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Channel - 1UL))))->CCR,
 80006c6:	23ff      	movs	r3, #255	@ 0xff
 80006c8:	49db      	ldr	r1, [pc, #876]	@ (8000a38 <main+0x714>)
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_PINC,
 80006ca:	2040      	movs	r0, #64	@ 0x40
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Channel - 1UL))))->CCR,
 80006cc:	680a      	ldr	r2, [r1, #0]
 80006ce:	439a      	bics	r2, r3
 80006d0:	3bcc      	subs	r3, #204	@ 0xcc
 80006d2:	4313      	orrs	r3, r2
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR,
 80006d4:	4ad9      	ldr	r2, [pc, #868]	@ (8000a3c <main+0x718>)
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Channel - 1UL))))->CCR,
 80006d6:	600b      	str	r3, [r1, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR,
 80006d8:	6813      	ldr	r3, [r2, #0]
 80006da:	49d9      	ldr	r1, [pc, #868]	@ (8000a40 <main+0x71c>)
 80006dc:	400b      	ands	r3, r1
 80006de:	2110      	movs	r1, #16
 80006e0:	430b      	orrs	r3, r1
 80006e2:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_PL,
 80006e4:	6813      	ldr	r3, [r2, #0]
 80006e6:	49d7      	ldr	r1, [pc, #860]	@ (8000a44 <main+0x720>)
 80006e8:	400b      	ands	r3, r1
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_CIRC,
 80006ea:	2120      	movs	r1, #32
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_PL,
 80006ec:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_CIRC,
 80006ee:	6813      	ldr	r3, [r2, #0]
 80006f0:	438b      	bics	r3, r1
 80006f2:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_PINC,
 80006f4:	6813      	ldr	r3, [r2, #0]
 80006f6:	4383      	bics	r3, r0
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_MINC,
 80006f8:	4648      	mov	r0, r9
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_PINC,
 80006fa:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_MINC,
 80006fc:	6813      	ldr	r3, [r2, #0]
 80006fe:	4383      	bics	r3, r0
 8000700:	4303      	orrs	r3, r0
 8000702:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_PSIZE,
 8000704:	6813      	ldr	r3, [r2, #0]
 8000706:	48d0      	ldr	r0, [pc, #832]	@ (8000a48 <main+0x724>)
 8000708:	4003      	ands	r3, r0
 800070a:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_MSIZE,
 800070c:	6813      	ldr	r3, [r2, #0]
 800070e:	48cf      	ldr	r0, [pc, #828]	@ (8000a4c <main+0x728>)
 8000710:	4003      	ands	r3, r0
 8000712:	6013      	str	r3, [r2, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CPAR, PeriphAddress);
 8000714:	4bce      	ldr	r3, [pc, #824]	@ (8000a50 <main+0x72c>)
  LL_USART_Init(USART1, &USART_InitStruct);
 8000716:	0020      	movs	r0, r4
 8000718:	6093      	str	r3, [r2, #8]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CNDTR,
 800071a:	6853      	ldr	r3, [r2, #4]
 800071c:	0c1b      	lsrs	r3, r3, #16
 800071e:	041b      	lsls	r3, r3, #16
 8000720:	430b      	orrs	r3, r1
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_TCIE);
 8000722:	4641      	mov	r1, r8
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CNDTR,
 8000724:	6053      	str	r3, [r2, #4]
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_2, (uint32_t)uart_tx_buffer);
 8000726:	4bcb      	ldr	r3, [pc, #812]	@ (8000a54 <main+0x730>)
 8000728:	931b      	str	r3, [sp, #108]	@ 0x6c
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CMAR, MemoryAddress);
 800072a:	60d3      	str	r3, [r2, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_TCIE);
 800072c:	6813      	ldr	r3, [r2, #0]
 800072e:	430b      	orrs	r3, r1
 8000730:	6013      	str	r3, [r2, #0]
  USART_InitStruct.BaudRate = 115200;
 8000732:	23e1      	movs	r3, #225	@ 0xe1
 8000734:	025b      	lsls	r3, r3, #9
 8000736:	9336      	str	r3, [sp, #216]	@ 0xd8
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX;
 8000738:	2308      	movs	r3, #8
  LL_USART_Init(USART1, &USART_InitStruct);
 800073a:	a935      	add	r1, sp, #212	@ 0xd4
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 800073c:	9635      	str	r6, [sp, #212]	@ 0xd4
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800073e:	9637      	str	r6, [sp, #220]	@ 0xdc
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000740:	9638      	str	r6, [sp, #224]	@ 0xe0
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000742:	9639      	str	r6, [sp, #228]	@ 0xe4
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX;
 8000744:	933a      	str	r3, [sp, #232]	@ 0xe8
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000746:	963b      	str	r6, [sp, #236]	@ 0xec
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000748:	963c      	str	r6, [sp, #240]	@ 0xf0
  LL_USART_Init(USART1, &USART_InitStruct);
 800074a:	f002 fc13 	bl	8002f74 <LL_USART_Init>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800074e:	f3ef 8210 	mrs	r2, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000752:	f387 8810 	msr	PRIMASK, r7
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000756:	68a3      	ldr	r3, [r4, #8]
 8000758:	00db      	lsls	r3, r3, #3
 800075a:	08db      	lsrs	r3, r3, #3
 800075c:	60a3      	str	r3, [r4, #8]
 800075e:	f382 8810 	msr	PRIMASK, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8000762:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000766:	f387 8810 	msr	PRIMASK, r7
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800076a:	49bb      	ldr	r1, [pc, #748]	@ (8000a58 <main+0x734>)
 800076c:	68a3      	ldr	r3, [r4, #8]
 800076e:	400b      	ands	r3, r1
 8000770:	60a3      	str	r3, [r4, #8]
 8000772:	f382 8810 	msr	PRIMASK, r2
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000776:	4ab9      	ldr	r2, [pc, #740]	@ (8000a5c <main+0x738>)
 8000778:	6823      	ldr	r3, [r4, #0]
 800077a:	4013      	ands	r3, r2
 800077c:	6023      	str	r3, [r4, #0]
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800077e:	6863      	ldr	r3, [r4, #4]
 8000780:	4ab7      	ldr	r2, [pc, #732]	@ (8000a60 <main+0x73c>)
 8000782:	4013      	ands	r3, r2
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000784:	222a      	movs	r2, #42	@ 0x2a
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000786:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000788:	68a3      	ldr	r3, [r4, #8]
 800078a:	4393      	bics	r3, r2
 800078c:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800078e:	6823      	ldr	r3, [r4, #0]
 8000790:	431f      	orrs	r7, r3
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000792:	2380      	movs	r3, #128	@ 0x80
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000794:	6027      	str	r7, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000796:	039b      	lsls	r3, r3, #14
 8000798:	69e2      	ldr	r2, [r4, #28]
 800079a:	421a      	tst	r2, r3
 800079c:	d0fc      	beq.n	8000798 <main+0x474>
	HAL_TIM_PWM_MspInit(&htim16);
 800079e:	4658      	mov	r0, fp
 80007a0:	f001 fce4 	bl	800216c <HAL_TIM_PWM_MspInit>
	dma_status_pwm = start_lights_init(&htim16, TIM_CHANNEL_1, TIM_DIER_CC1DE);
 80007a4:	2280      	movs	r2, #128	@ 0x80
 80007a6:	2100      	movs	r1, #0
 80007a8:	4658      	mov	r0, fp
 80007aa:	0092      	lsls	r2, r2, #2
 80007ac:	f000 ff66 	bl	800167c <start_lights_init>
  SET_BIT(TIMx->CCER, Channels);
 80007b0:	2180      	movs	r1, #128	@ 0x80
 80007b2:	4bac      	ldr	r3, [pc, #688]	@ (8000a64 <main+0x740>)
 80007b4:	0149      	lsls	r1, r1, #5
 80007b6:	9316      	str	r3, [sp, #88]	@ 0x58
 80007b8:	7018      	strb	r0, [r3, #0]
 80007ba:	4bab      	ldr	r3, [pc, #684]	@ (8000a68 <main+0x744>)
 80007bc:	6a1a      	ldr	r2, [r3, #32]
 80007be:	430a      	orrs	r2, r1
 80007c0:	621a      	str	r2, [r3, #32]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_CC4IE);
 80007c2:	2210      	movs	r2, #16
 80007c4:	68d8      	ldr	r0, [r3, #12]
 80007c6:	4302      	orrs	r2, r0
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80007c8:	2001      	movs	r0, #1
  SET_BIT(TIMx->DIER, TIM_DIER_CC4IE);
 80007ca:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	4681      	mov	r9, r0
 80007d0:	4302      	orrs	r2, r0
	light_mode = HAL_GPIO_ReadPin(GPIOA, LIGHT_MODE_SJ_Pin) == 1 ? START_LIGHT_MODE : PIT_LANE_LIGHT_MODE;
 80007d2:	20a0      	movs	r0, #160	@ 0xa0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	05c0      	lsls	r0, r0, #23
 80007d8:	f001 fc4a 	bl	8002070 <HAL_GPIO_ReadPin>
 80007dc:	1e43      	subs	r3, r0, #1
 80007de:	1e5a      	subs	r2, r3, #1
 80007e0:	4193      	sbcs	r3, r2
	start_light_alignment = HAL_GPIO_ReadPin(START_LIGHT_ALIGNMENT_GPIO_Port, START_LIGHT_ALIGNMENT_Pin) == 1 ?
 80007e2:	20a0      	movs	r0, #160	@ 0xa0
	light_mode = HAL_GPIO_ReadPin(GPIOA, LIGHT_MODE_SJ_Pin) == 1 ? START_LIGHT_MODE : PIT_LANE_LIGHT_MODE;
 80007e4:	49a1      	ldr	r1, [pc, #644]	@ (8000a6c <main+0x748>)
	start_light_alignment = HAL_GPIO_ReadPin(START_LIGHT_ALIGNMENT_GPIO_Port, START_LIGHT_ALIGNMENT_Pin) == 1 ?
 80007e6:	05c0      	lsls	r0, r0, #23
	light_mode = HAL_GPIO_ReadPin(GPIOA, LIGHT_MODE_SJ_Pin) == 1 ? START_LIGHT_MODE : PIT_LANE_LIGHT_MODE;
 80007e8:	700b      	strb	r3, [r1, #0]
 80007ea:	9115      	str	r1, [sp, #84]	@ 0x54
	start_light_alignment = HAL_GPIO_ReadPin(START_LIGHT_ALIGNMENT_GPIO_Port, START_LIGHT_ALIGNMENT_Pin) == 1 ?
 80007ec:	2102      	movs	r1, #2
 80007ee:	f001 fc3f 	bl	8002070 <HAL_GPIO_ReadPin>
			ALIGNMENT_HORIZONTAL : ALIGNMENT_VERTICAL;
 80007f2:	1e43      	subs	r3, r0, #1
	session_type = HAL_GPIO_ReadPin(RACE_TRAINING_SESSION_SW_GPIO_Port, RACE_TRAINING_SESSION_SW_Pin) == 0 ? RACE : QUALIFYING_TRAINING;
 80007f4:	20a0      	movs	r0, #160	@ 0xa0
			ALIGNMENT_HORIZONTAL : ALIGNMENT_VERTICAL;
 80007f6:	425a      	negs	r2, r3
 80007f8:	4153      	adcs	r3, r2
	start_light_alignment = HAL_GPIO_ReadPin(START_LIGHT_ALIGNMENT_GPIO_Port, START_LIGHT_ALIGNMENT_Pin) == 1 ?
 80007fa:	4f9d      	ldr	r7, [pc, #628]	@ (8000a70 <main+0x74c>)
	session_type = HAL_GPIO_ReadPin(RACE_TRAINING_SESSION_SW_GPIO_Port, RACE_TRAINING_SESSION_SW_Pin) == 0 ? RACE : QUALIFYING_TRAINING;
 80007fc:	2108      	movs	r1, #8
 80007fe:	05c0      	lsls	r0, r0, #23
			ALIGNMENT_HORIZONTAL : ALIGNMENT_VERTICAL;
 8000800:	703b      	strb	r3, [r7, #0]
	session_type = HAL_GPIO_ReadPin(RACE_TRAINING_SESSION_SW_GPIO_Port, RACE_TRAINING_SESSION_SW_Pin) == 0 ? RACE : QUALIFYING_TRAINING;
 8000802:	f001 fc35 	bl	8002070 <HAL_GPIO_ReadPin>
 8000806:	0003      	movs	r3, r0
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	4193      	sbcs	r3, r2
  SET_BIT(TIMx->CCER, Channels);
 800080c:	4649      	mov	r1, r9
 800080e:	4a99      	ldr	r2, [pc, #612]	@ (8000a74 <main+0x750>)
 8000810:	b2db      	uxtb	r3, r3
 8000812:	7013      	strb	r3, [r2, #0]
 8000814:	920f      	str	r2, [sp, #60]	@ 0x3c
	uart_race_info.session_type = session_type;
 8000816:	4a98      	ldr	r2, [pc, #608]	@ (8000a78 <main+0x754>)
	HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 8000818:	20a0      	movs	r0, #160	@ 0xa0
	uart_race_info.session_type = session_type;
 800081a:	7793      	strb	r3, [r2, #30]
 800081c:	4b97      	ldr	r3, [pc, #604]	@ (8000a7c <main+0x758>)
 800081e:	9204      	str	r2, [sp, #16]
 8000820:	6a1a      	ldr	r2, [r3, #32]
	HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 8000822:	05c0      	lsls	r0, r0, #23
 8000824:	430a      	orrs	r2, r1
 8000826:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000828:	681a      	ldr	r2, [r3, #0]
 800082a:	430a      	orrs	r2, r1
 800082c:	601a      	str	r2, [r3, #0]
	TIM14->CCR1 = 0;//80;
 800082e:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 8000830:	313f      	adds	r1, #63	@ 0x3f
	TIM14->CCR1 = 0;//80;
 8000832:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 8000834:	f001 fc22 	bl	800207c <HAL_GPIO_WritePin>
 8000838:	4b91      	ldr	r3, [pc, #580]	@ (8000a80 <main+0x75c>)
 800083a:	4a92      	ldr	r2, [pc, #584]	@ (8000a84 <main+0x760>)
 800083c:	9303      	str	r3, [sp, #12]
 800083e:	4b92      	ldr	r3, [pc, #584]	@ (8000a88 <main+0x764>)
 8000840:	9202      	str	r2, [sp, #8]
 8000842:	9305      	str	r3, [sp, #20]
 8000844:	4b91      	ldr	r3, [pc, #580]	@ (8000a8c <main+0x768>)
 8000846:	4a92      	ldr	r2, [pc, #584]	@ (8000a90 <main+0x76c>)
 8000848:	9308      	str	r3, [sp, #32]
 800084a:	4b92      	ldr	r3, [pc, #584]	@ (8000a94 <main+0x770>)
 800084c:	9219      	str	r2, [sp, #100]	@ 0x64
 800084e:	4698      	mov	r8, r3
 8000850:	4b91      	ldr	r3, [pc, #580]	@ (8000a98 <main+0x774>)
 8000852:	4a92      	ldr	r2, [pc, #584]	@ (8000a9c <main+0x778>)
 8000854:	9307      	str	r3, [sp, #28]
 8000856:	4b92      	ldr	r3, [pc, #584]	@ (8000aa0 <main+0x77c>)
 8000858:	9210      	str	r2, [sp, #64]	@ 0x40
 800085a:	931a      	str	r3, [sp, #104]	@ 0x68
 800085c:	4b91      	ldr	r3, [pc, #580]	@ (8000aa4 <main+0x780>)
 800085e:	4a92      	ldr	r2, [pc, #584]	@ (8000aa8 <main+0x784>)
 8000860:	9301      	str	r3, [sp, #4]
 8000862:	4b92      	ldr	r3, [pc, #584]	@ (8000aac <main+0x788>)
 8000864:	9214      	str	r2, [sp, #80]	@ 0x50
 8000866:	469a      	mov	sl, r3
 8000868:	4a91      	ldr	r2, [pc, #580]	@ (8000ab0 <main+0x78c>)
 800086a:	4b92      	ldr	r3, [pc, #584]	@ (8000ab4 <main+0x790>)
 800086c:	9211      	str	r2, [sp, #68]	@ 0x44
 800086e:	9309      	str	r3, [sp, #36]	@ 0x24
 8000870:	4a91      	ldr	r2, [pc, #580]	@ (8000ab8 <main+0x794>)
 8000872:	4b92      	ldr	r3, [pc, #584]	@ (8000abc <main+0x798>)
 8000874:	4e92      	ldr	r6, [pc, #584]	@ (8000ac0 <main+0x79c>)
 8000876:	9317      	str	r3, [sp, #92]	@ 0x5c
 8000878:	920b      	str	r2, [sp, #44]	@ 0x2c
 800087a:	4b92      	ldr	r3, [pc, #584]	@ (8000ac4 <main+0x7a0>)
 800087c:	4a92      	ldr	r2, [pc, #584]	@ (8000ac8 <main+0x7a4>)
 800087e:	9718      	str	r7, [sp, #96]	@ 0x60
 8000880:	9212      	str	r2, [sp, #72]	@ 0x48
 8000882:	4652      	mov	r2, sl
 8000884:	001f      	movs	r7, r3
 8000886:	46b2      	mov	sl, r6
 8000888:	465e      	mov	r6, fp
 800088a:	4693      	mov	fp, r2
			while (read_index != read_to){
 800088c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800088e:	465c      	mov	r4, fp
 8000890:	9613      	str	r6, [sp, #76]	@ 0x4c
 8000892:	469b      	mov	fp, r3
 8000894:	4646      	mov	r6, r8
 8000896:	46d0      	mov	r8, sl
		difference_rw = circ_distance(data_manchester_circular_read_index, data_manchester_circular_index);
 8000898:	9b03      	ldr	r3, [sp, #12]
 800089a:	8819      	ldrh	r1, [r3, #0]
 800089c:	9b05      	ldr	r3, [sp, #20]
 800089e:	b288      	uxth	r0, r1
 80008a0:	881a      	ldrh	r2, [r3, #0]
 80008a2:	b293      	uxth	r3, r2
	return (to >= from) ? (to - from) : (CIRC_BUF_LEN - from + to);
 80008a4:	4291      	cmp	r1, r2
 80008a6:	d900      	bls.n	80008aa <main+0x586>
 80008a8:	3308      	adds	r3, #8
		difference_rw = circ_distance(data_manchester_circular_read_index, data_manchester_circular_index);
 80008aa:	9a08      	ldr	r2, [sp, #32]
	return (to >= from) ? (to - from) : (CIRC_BUF_LEN - from + to);
 80008ac:	1a1b      	subs	r3, r3, r0
 80008ae:	b29b      	uxth	r3, r3
		difference_rw = circ_distance(data_manchester_circular_read_index, data_manchester_circular_index);
 80008b0:	8013      	strh	r3, [r2, #0]
		if (3 < difference_rw){
 80008b2:	6832      	ldr	r2, [r6, #0]
 80008b4:	2b03      	cmp	r3, #3
 80008b6:	d900      	bls.n	80008ba <main+0x596>
 80008b8:	e1fb      	b.n	8000cb2 <main+0x98e>
		millis_sync_state_change_flag = millis_sync_prev != track_counter ? 1 : 0;
 80008ba:	6821      	ldr	r1, [r4, #0]
		millis_sync_prev = track_counter;
 80008bc:	6022      	str	r2, [r4, #0]
		millis_sync_state_change_flag = millis_sync_prev != track_counter ? 1 : 0;
 80008be:	1a8b      	subs	r3, r1, r2
 80008c0:	1e58      	subs	r0, r3, #1
 80008c2:	4183      	sbcs	r3, r0
 80008c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80008c6:	8003      	strh	r3, [r0, #0]
		if ((9 < track_counter - uart_tx_last_transmit) && (1 == millis_sync_state_change_flag)){
 80008c8:	465b      	mov	r3, fp
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	2b09      	cmp	r3, #9
 80008d0:	d902      	bls.n	80008d8 <main+0x5b4>
 80008d2:	4291      	cmp	r1, r2
 80008d4:	d000      	beq.n	80008d8 <main+0x5b4>
 80008d6:	e3ad      	b.n	8001034 <main+0xd10>
		if (track_data_available == 1){
 80008d8:	9b01      	ldr	r3, [sp, #4]
 80008da:	881b      	ldrh	r3, [r3, #0]
 80008dc:	b29a      	uxth	r2, r3
 80008de:	4692      	mov	sl, r2
	startLightValue->red_count_prev = startLightValue->red_count;
 80008e0:	783a      	ldrb	r2, [r7, #0]
		if (track_data_available == 1){
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d100      	bne.n	80008e8 <main+0x5c4>
 80008e6:	e18b      	b.n	8000c00 <main+0x8dc>
		if (start_light_value.red_count != start_light_value.red_count_prev)
 80008e8:	783a      	ldrb	r2, [r7, #0]
 80008ea:	787b      	ldrb	r3, [r7, #1]
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d100      	bne.n	80008f2 <main+0x5ce>
 80008f0:	e2c3      	b.n	8000e7a <main+0xb56>
		if (RACE_STATE_YELLOW_FLAG == race_state.curr){
 80008f2:	9b02      	ldr	r3, [sp, #8]
 80008f4:	781b      	ldrb	r3, [r3, #0]
	startLightValue->update_flag = 1;
 80008f6:	4649      	mov	r1, r9
 80008f8:	71b9      	strb	r1, [r7, #6]
	uart_race_info.start_lights = newValue;
 80008fa:	9904      	ldr	r1, [sp, #16]
	startLightValue->red_count_prev = startLightValue->red_count;
 80008fc:	707a      	strb	r2, [r7, #1]
	uart_race_info.start_lights = newValue;
 80008fe:	764a      	strb	r2, [r1, #25]
		if (RACE_STATE_YELLOW_FLAG == race_state.curr){
 8000900:	2b02      	cmp	r3, #2
 8000902:	d100      	bne.n	8000906 <main+0x5e2>
 8000904:	e128      	b.n	8000b58 <main+0x834>
			if (start_light_value.yellow_flag && (RACE_STATE_JUMP_START != race_state.curr)){
 8000906:	78b9      	ldrb	r1, [r7, #2]
 8000908:	2900      	cmp	r1, #0
 800090a:	d006      	beq.n	800091a <main+0x5f6>
 800090c:	2b05      	cmp	r3, #5
 800090e:	d100      	bne.n	8000912 <main+0x5ee>
 8000910:	e342      	b.n	8000f98 <main+0xc74>
	startLightValue->update_flag = 1;
 8000912:	4649      	mov	r1, r9
 8000914:	71b9      	strb	r1, [r7, #6]
	startLightValue->yellow_flag = newValue;
 8000916:	2100      	movs	r1, #0
 8000918:	8079      	strh	r1, [r7, #2]
		if (RACE_STATE_GREEN_FLAG == race_state.curr){
 800091a:	2b03      	cmp	r3, #3
 800091c:	d000      	beq.n	8000920 <main+0x5fc>
 800091e:	e12a      	b.n	8000b76 <main+0x852>
			if (track_counter - green_flag_millis_flash > 7){ // (millis - green_flag_millis_flash > 500)
 8000920:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8000922:	6832      	ldr	r2, [r6, #0]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	2b07      	cmp	r3, #7
 800092a:	d909      	bls.n	8000940 <main+0x61c>
				if (!start_light_value.green_flag){
 800092c:	793b      	ldrb	r3, [r7, #4]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d000      	beq.n	8000934 <main+0x610>
 8000932:	e359      	b.n	8000fe8 <main+0xcc4>
					green_flag_millis_flash = track_counter;
 8000934:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8000936:	601a      	str	r2, [r3, #0]
	startLightValue->green_flag = newValue;
 8000938:	464b      	mov	r3, r9
 800093a:	80bb      	strh	r3, [r7, #4]
	startLightValue->update_flag = 1;
 800093c:	2301      	movs	r3, #1
 800093e:	71bb      	strb	r3, [r7, #6]
			if (track_counter - green_flag_triggered_time > 142) //millis - green_flag_triggered_time > 10000
 8000940:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	1ad3      	subs	r3, r2, r3
 8000946:	2b8e      	cmp	r3, #142	@ 0x8e
 8000948:	d800      	bhi.n	800094c <main+0x628>
 800094a:	e0d2      	b.n	8000af2 <main+0x7ce>
	stateHistory->curr = newState;
 800094c:	4b5f      	ldr	r3, [pc, #380]	@ (8000acc <main+0x7a8>)
 800094e:	9a02      	ldr	r2, [sp, #8]
 8000950:	8013      	strh	r3, [r2, #0]
	uart_race_info.race_state = newState;
 8000952:	2306      	movs	r3, #6
 8000954:	9a04      	ldr	r2, [sp, #16]
 8000956:	7753      	strb	r3, [r2, #29]
 8000958:	2306      	movs	r3, #6
		if (start_light_value.update_flag){
 800095a:	79ba      	ldrb	r2, [r7, #6]
 800095c:	2a00      	cmp	r2, #0
 800095e:	d09b      	beq.n	8000898 <main+0x574>
			start_light_value.update_flag = 0;
 8000960:	2200      	movs	r2, #0
 8000962:	46c2      	mov	sl, r8
 8000964:	46a3      	mov	fp, r4
 8000966:	46b0      	mov	r8, r6
 8000968:	71ba      	strb	r2, [r7, #6]
			if (race_state.curr == RACE_STATE_RED_FLAG)
 800096a:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800096c:	2b01      	cmp	r3, #1
 800096e:	d101      	bne.n	8000974 <main+0x650>
 8000970:	f000 fc1f 	bl	80011b2 <main+0xe8e>
			if (race_state.curr == RACE_STATE_YELLOW_FLAG)
 8000974:	2b02      	cmp	r3, #2
 8000976:	d000      	beq.n	800097a <main+0x656>
 8000978:	e123      	b.n	8000bc2 <main+0x89e>
				if (start_light_value.yellow_flag){
 800097a:	78bb      	ldrb	r3, [r7, #2]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d100      	bne.n	8000982 <main+0x65e>
 8000980:	e11f      	b.n	8000bc2 <main+0x89e>
					track_light_red = 66;
 8000982:	2442      	movs	r4, #66	@ 0x42
				HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_SET);
 8000984:	20a0      	movs	r0, #160	@ 0xa0
 8000986:	2201      	movs	r2, #1
 8000988:	2140      	movs	r1, #64	@ 0x40
 800098a:	05c0      	lsls	r0, r0, #23
 800098c:	f001 fb76 	bl	800207c <HAL_GPIO_WritePin>
			TIM14->CCR1 = track_light_red;
 8000990:	4b3a      	ldr	r3, [pc, #232]	@ (8000a7c <main+0x758>)
 8000992:	635c      	str	r4, [r3, #52]	@ 0x34
			if (PIT_LANE_LIGHT_MODE == light_mode){
 8000994:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8000996:	781d      	ldrb	r5, [r3, #0]
 8000998:	2d01      	cmp	r5, #1
 800099a:	d101      	bne.n	80009a0 <main+0x67c>
 800099c:	f000 fc0b 	bl	80011b6 <main+0xe92>
			if (START_LIGHT_MODE == light_mode){
 80009a0:	2d00      	cmp	r5, #0
 80009a2:	d000      	beq.n	80009a6 <main+0x682>
 80009a4:	e099      	b.n	8000ada <main+0x7b6>
				if (ALIGNMENT_HORIZONTAL == start_light_alignment){
 80009a6:	9b18      	ldr	r3, [sp, #96]	@ 0x60
					if (start_light_value.yellow_flag){
 80009a8:	78bc      	ldrb	r4, [r7, #2]
				if (ALIGNMENT_HORIZONTAL == start_light_alignment){
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	d001      	beq.n	80009b4 <main+0x690>
 80009b0:	f000 fc1d 	bl	80011ee <main+0xeca>
					if (start_light_value.yellow_flag){
 80009b4:	2c00      	cmp	r4, #0
 80009b6:	d100      	bne.n	80009ba <main+0x696>
 80009b8:	e09d      	b.n	8000af6 <main+0x7d2>
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 80009ba:	2400      	movs	r4, #0
							start_lights_set_colour(ylight, 80, 25 , 0); 		// front
 80009bc:	0020      	movs	r0, r4
 80009be:	2300      	movs	r3, #0
 80009c0:	2219      	movs	r2, #25
 80009c2:	2150      	movs	r1, #80	@ 0x50
 80009c4:	f000 fea2 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(ylight+35, 80, 25 , 0); 	// back
 80009c8:	0020      	movs	r0, r4
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 80009ca:	3401      	adds	r4, #1
							start_lights_set_colour(ylight+35, 80, 25 , 0); 	// back
 80009cc:	3023      	adds	r0, #35	@ 0x23
 80009ce:	2300      	movs	r3, #0
 80009d0:	2219      	movs	r2, #25
 80009d2:	2150      	movs	r1, #80	@ 0x50
 80009d4:	b2c0      	uxtb	r0, r0
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 80009d6:	b2e4      	uxtb	r4, r4
							start_lights_set_colour(ylight+35, 80, 25 , 0); 	// back
 80009d8:	f000 fe98 	bl	800170c <start_lights_set_colour>
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 80009dc:	2c05      	cmp	r4, #5
 80009de:	d1ed      	bne.n	80009bc <main+0x698>
					if (start_light_value.green_flag){
 80009e0:	793b      	ldrb	r3, [r7, #4]
 80009e2:	2405      	movs	r4, #5
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d100      	bne.n	80009ea <main+0x6c6>
 80009e8:	e0f7      	b.n	8000bda <main+0x8b6>
							start_lights_set_colour(glight+5, 0, 200 , 0);		// front
 80009ea:	0020      	movs	r0, r4
 80009ec:	2300      	movs	r3, #0
 80009ee:	22c8      	movs	r2, #200	@ 0xc8
 80009f0:	2100      	movs	r1, #0
 80009f2:	f000 fe8b 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(glight+30, 0, 200 , 0);	// back
 80009f6:	0020      	movs	r0, r4
						for (uint8_t glight = 0; glight < 5; glight++){
 80009f8:	3401      	adds	r4, #1
							start_lights_set_colour(glight+30, 0, 200 , 0);	// back
 80009fa:	3019      	adds	r0, #25
 80009fc:	2300      	movs	r3, #0
 80009fe:	22c8      	movs	r2, #200	@ 0xc8
 8000a00:	2100      	movs	r1, #0
 8000a02:	b2c0      	uxtb	r0, r0
						for (uint8_t glight = 0; glight < 5; glight++){
 8000a04:	b2e4      	uxtb	r4, r4
							start_lights_set_colour(glight+30, 0, 200 , 0);	// back
 8000a06:	f000 fe81 	bl	800170c <start_lights_set_colour>
						for (uint8_t glight = 0; glight < 5; glight++){
 8000a0a:	2c0a      	cmp	r4, #10
 8000a0c:	d1ed      	bne.n	80009ea <main+0x6c6>
					for (uint8_t light = 0; light < 20; light++){
 8000a0e:	240a      	movs	r4, #10
						start_lights_set_colour(light+10, 0, 0, 0);
 8000a10:	0020      	movs	r0, r4
					for (uint8_t light = 0; light < 20; light++){
 8000a12:	3401      	adds	r4, #1
						start_lights_set_colour(light+10, 0, 0, 0);
 8000a14:	2300      	movs	r3, #0
 8000a16:	2200      	movs	r2, #0
 8000a18:	2100      	movs	r1, #0
					for (uint8_t light = 0; light < 20; light++){
 8000a1a:	b2e4      	uxtb	r4, r4
						start_lights_set_colour(light+10, 0, 0, 0);
 8000a1c:	f000 fe76 	bl	800170c <start_lights_set_colour>
					for (uint8_t light = 0; light < 20; light++){
 8000a20:	2c1e      	cmp	r4, #30
 8000a22:	d1f5      	bne.n	8000a10 <main+0x6ec>
					if (start_light_value.red_count){
 8000a24:	783b      	ldrb	r3, [r7, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d057      	beq.n	8000ada <main+0x7b6>
 8000a2a:	e051      	b.n	8000ad0 <main+0x7ac>
 8000a2c:	50000400 	.word	0x50000400
 8000a30:	40013800 	.word	0x40013800
 8000a34:	50000800 	.word	0x50000800
 8000a38:	40020804 	.word	0x40020804
 8000a3c:	4002001c 	.word	0x4002001c
 8000a40:	ffffbfef 	.word	0xffffbfef
 8000a44:	ffffcfff 	.word	0xffffcfff
 8000a48:	fffffcff 	.word	0xfffffcff
 8000a4c:	fffff3ff 	.word	0xfffff3ff
 8000a50:	40013828 	.word	0x40013828
 8000a54:	20000054 	.word	0x20000054
 8000a58:	f1ffffff 	.word	0xf1ffffff
 8000a5c:	dfffffff 	.word	0xdfffffff
 8000a60:	ffffb7ff 	.word	0xffffb7ff
 8000a64:	20000074 	.word	0x20000074
 8000a68:	40000400 	.word	0x40000400
 8000a6c:	2000007d 	.word	0x2000007d
 8000a70:	2000001f 	.word	0x2000001f
 8000a74:	2000007c 	.word	0x2000007c
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	40002000 	.word	0x40002000
 8000a80:	200000a6 	.word	0x200000a6
 8000a84:	2000009c 	.word	0x2000009c
 8000a88:	200000a8 	.word	0x200000a8
 8000a8c:	200000a4 	.word	0x200000a4
 8000a90:	20000078 	.word	0x20000078
 8000a94:	20000124 	.word	0x20000124
 8000a98:	200000a0 	.word	0x200000a0
 8000a9c:	2000008c 	.word	0x2000008c
 8000aa0:	080030d4 	.word	0x080030d4
 8000aa4:	200000a2 	.word	0x200000a2
 8000aa8:	20000090 	.word	0x20000090
 8000aac:	20000120 	.word	0x20000120
 8000ab0:	20000088 	.word	0x20000088
 8000ab4:	2000011c 	.word	0x2000011c
 8000ab8:	20000084 	.word	0x20000084
 8000abc:	20000050 	.word	0x20000050
 8000ac0:	200000ac 	.word	0x200000ac
 8000ac4:	20000094 	.word	0x20000094
 8000ac8:	20000080 	.word	0x20000080
 8000acc:	00000306 	.word	0x00000306
						for (uint8_t light = 0; light < start_light_value.red_count; light++){
 8000ad0:	783b      	ldrb	r3, [r7, #0]
 8000ad2:	42ab      	cmp	r3, r5
 8000ad4:	d901      	bls.n	8000ada <main+0x7b6>
 8000ad6:	f000 fc7b 	bl	80013d0 <main+0x10ac>
			dma_status_pwm = start_lights_refresh(&htim16);
 8000ada:	0030      	movs	r0, r6
 8000adc:	f000 fe2c 	bl	8001738 <start_lights_refresh>
 8000ae0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8000ae2:	7018      	strb	r0, [r3, #0]
 8000ae4:	e6d2      	b.n	800088c <main+0x568>
			if (track_counter - green_flag_millis_flash > 7){ // (millis - green_flag_millis_flash > 500)
 8000ae6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	1ad3      	subs	r3, r2, r3
 8000aec:	2b07      	cmp	r3, #7
 8000aee:	d900      	bls.n	8000af2 <main+0x7ce>
 8000af0:	e71c      	b.n	800092c <main+0x608>
 8000af2:	2303      	movs	r3, #3
 8000af4:	e731      	b.n	800095a <main+0x636>
							start_lights_set_colour(ylight, 0, 0 , 0);
 8000af6:	0020      	movs	r0, r4
 8000af8:	2300      	movs	r3, #0
 8000afa:	2200      	movs	r2, #0
 8000afc:	2100      	movs	r1, #0
 8000afe:	f000 fe05 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(ylight+35, 0, 0 , 0);
 8000b02:	0020      	movs	r0, r4
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 8000b04:	3401      	adds	r4, #1
							start_lights_set_colour(ylight+35, 0, 0 , 0);
 8000b06:	3023      	adds	r0, #35	@ 0x23
 8000b08:	2300      	movs	r3, #0
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	b2c0      	uxtb	r0, r0
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 8000b10:	b2e4      	uxtb	r4, r4
							start_lights_set_colour(ylight+35, 0, 0 , 0);
 8000b12:	f000 fdfb 	bl	800170c <start_lights_set_colour>
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 8000b16:	2c05      	cmp	r4, #5
 8000b18:	d1ed      	bne.n	8000af6 <main+0x7d2>
 8000b1a:	e761      	b.n	80009e0 <main+0x6bc>
			if (CU_CONTROLLER_SAFETY_CAR == decoded_data.type){
 8000b1c:	2b05      	cmp	r3, #5
 8000b1e:	d000      	beq.n	8000b22 <main+0x7fe>
 8000b20:	e6e2      	b.n	80008e8 <main+0x5c4>
				if (decoded_data.value && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 8000b22:	4651      	mov	r1, sl
 8000b24:	9b02      	ldr	r3, [sp, #8]
					safetycar_debounce++;
 8000b26:	9a14      	ldr	r2, [sp, #80]	@ 0x50
				if (decoded_data.value && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 8000b28:	781b      	ldrb	r3, [r3, #0]
					safetycar_debounce++;
 8000b2a:	7812      	ldrb	r2, [r2, #0]
				if (decoded_data.value && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	d000      	beq.n	8000b32 <main+0x80e>
 8000b30:	e268      	b.n	8001004 <main+0xce0>
				if (!decoded_data.value && (race_state.curr == RACE_STATE_YELLOW_FLAG))
 8000b32:	2b02      	cmp	r3, #2
 8000b34:	d100      	bne.n	8000b38 <main+0x814>
 8000b36:	e2e5      	b.n	8001104 <main+0xde0>
				if ((1 < safetycar_debounce) && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 8000b38:	2a01      	cmp	r2, #1
 8000b3a:	d800      	bhi.n	8000b3e <main+0x81a>
 8000b3c:	e26c      	b.n	8001018 <main+0xcf4>
	stateHistory->prev = stateHistory->curr;
 8000b3e:	9a02      	ldr	r2, [sp, #8]
 8000b40:	7053      	strb	r3, [r2, #1]
	stateHistory->curr = newState;
 8000b42:	2302      	movs	r3, #2
 8000b44:	7013      	strb	r3, [r2, #0]
	uart_race_info.race_state = newState;
 8000b46:	9a04      	ldr	r2, [sp, #16]
 8000b48:	7753      	strb	r3, [r2, #29]
		if (RACE_STATE_YELLOW_FLAG == race_state.curr){
 8000b4a:	9b02      	ldr	r3, [sp, #8]
		if (start_light_value.red_count != start_light_value.red_count_prev)
 8000b4c:	783a      	ldrb	r2, [r7, #0]
 8000b4e:	7879      	ldrb	r1, [r7, #1]
		if (RACE_STATE_YELLOW_FLAG == race_state.curr){
 8000b50:	781b      	ldrb	r3, [r3, #0]
		if (start_light_value.red_count != start_light_value.red_count_prev)
 8000b52:	4291      	cmp	r1, r2
 8000b54:	d000      	beq.n	8000b58 <main+0x834>
 8000b56:	e6ce      	b.n	80008f6 <main+0x5d2>
			if (track_counter - safetycar_flash_interval > 3){ // (millis - safetycar_flash_interval > 200){
 8000b58:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8000b5a:	6830      	ldr	r0, [r6, #0]
 8000b5c:	6829      	ldr	r1, [r5, #0]
 8000b5e:	1a41      	subs	r1, r0, r1
 8000b60:	2903      	cmp	r1, #3
 8000b62:	d908      	bls.n	8000b76 <main+0x852>
				safetycar_flash_interval = track_counter;
 8000b64:	6028      	str	r0, [r5, #0]
				if (0 == start_light_value.yellow_flag)
 8000b66:	78b9      	ldrb	r1, [r7, #2]
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	d000      	beq.n	8000b6e <main+0x84a>
 8000b6c:	e236      	b.n	8000fdc <main+0xcb8>
	startLightValue->yellow_flag = newValue;
 8000b6e:	4649      	mov	r1, r9
 8000b70:	8079      	strh	r1, [r7, #2]
	startLightValue->update_flag = 1;
 8000b72:	2101      	movs	r1, #1
 8000b74:	71b9      	strb	r1, [r7, #6]
			if ((1 == start_light_value.green_flag) && (RACE == session_type))
 8000b76:	7939      	ldrb	r1, [r7, #4]
 8000b78:	2901      	cmp	r1, #1
 8000b7a:	d100      	bne.n	8000b7e <main+0x85a>
 8000b7c:	e181      	b.n	8000e82 <main+0xb5e>
			else if ((0 == start_light_value.green_flag) && (QUALIFYING_TRAINING == session_type) && (RACE_STATE_OPEN == race_state.curr))
 8000b7e:	2900      	cmp	r1, #0
 8000b80:	d104      	bne.n	8000b8c <main+0x868>
 8000b82:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8000b84:	7809      	ldrb	r1, [r1, #0]
 8000b86:	2901      	cmp	r1, #1
 8000b88:	d100      	bne.n	8000b8c <main+0x868>
 8000b8a:	e235      	b.n	8000ff8 <main+0xcd4>
		if (RACE_STATE_JUMP_START == race_state.curr){
 8000b8c:	2b05      	cmp	r3, #5
 8000b8e:	d000      	beq.n	8000b92 <main+0x86e>
 8000b90:	e6e3      	b.n	800095a <main+0x636>
			if (track_counter - jump_start_millis_flash > 7){ //(millis - jump_start_millis_flash > 500)
 8000b92:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8000b94:	6831      	ldr	r1, [r6, #0]
 8000b96:	6803      	ldr	r3, [r0, #0]
 8000b98:	1acb      	subs	r3, r1, r3
 8000b9a:	2b07      	cmp	r3, #7
 8000b9c:	d800      	bhi.n	8000ba0 <main+0x87c>
 8000b9e:	e183      	b.n	8000ea8 <main+0xb84>
	startLightValue->red_count = newValue;
 8000ba0:	2305      	movs	r3, #5
	startLightValue->red_count_prev = startLightValue->red_count;
 8000ba2:	707a      	strb	r2, [r7, #1]
	uart_race_info.start_lights = newValue;
 8000ba4:	9a04      	ldr	r2, [sp, #16]
				jump_start_millis_flash = track_counter;
 8000ba6:	6001      	str	r1, [r0, #0]
	uart_race_info.start_lights = newValue;
 8000ba8:	7653      	strb	r3, [r2, #25]
	startLightValue->red_count = newValue;
 8000baa:	703b      	strb	r3, [r7, #0]
				if (!start_light_value.yellow_flag)
 8000bac:	78bb      	ldrb	r3, [r7, #2]
				jump_start_millis_flash = track_counter;
 8000bae:	46a3      	mov	fp, r4
	startLightValue->yellow_flag_prev = startLightValue->yellow_flag;
 8000bb0:	70fb      	strb	r3, [r7, #3]
				if (!start_light_value.yellow_flag)
 8000bb2:	425a      	negs	r2, r3
 8000bb4:	4153      	adcs	r3, r2
	startLightValue->yellow_flag = newValue;
 8000bb6:	70bb      	strb	r3, [r7, #2]
			start_light_value.update_flag = 0;
 8000bb8:	2300      	movs	r3, #0
				jump_start_millis_flash = track_counter;
 8000bba:	46c2      	mov	sl, r8
 8000bbc:	46b0      	mov	r8, r6
 8000bbe:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
			start_light_value.update_flag = 0;
 8000bc0:	71bb      	strb	r3, [r7, #6]
			if (race_state.curr == RACE_STATE_RED_FLAG)
 8000bc2:	2400      	movs	r4, #0
			if (start_light_value.green_flag)
 8000bc4:	793b      	ldrb	r3, [r7, #4]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d000      	beq.n	8000bcc <main+0x8a8>
 8000bca:	e6db      	b.n	8000984 <main+0x660>
				HAL_GPIO_WritePin(TRACK_GREEN_GPIO_Port, TRACK_GREEN_Pin, GPIO_PIN_RESET);
 8000bcc:	20a0      	movs	r0, #160	@ 0xa0
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2140      	movs	r1, #64	@ 0x40
 8000bd2:	05c0      	lsls	r0, r0, #23
 8000bd4:	f001 fa52 	bl	800207c <HAL_GPIO_WritePin>
 8000bd8:	e6da      	b.n	8000990 <main+0x66c>
							start_lights_set_colour(glight+5, 0, 0 , 0);
 8000bda:	0020      	movs	r0, r4
 8000bdc:	2300      	movs	r3, #0
 8000bde:	2200      	movs	r2, #0
 8000be0:	2100      	movs	r1, #0
 8000be2:	f000 fd93 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(glight+30, 0, 0 , 0);
 8000be6:	0020      	movs	r0, r4
						for (uint8_t glight = 0; glight < 5; glight++){
 8000be8:	3401      	adds	r4, #1
							start_lights_set_colour(glight+30, 0, 0 , 0);
 8000bea:	3019      	adds	r0, #25
 8000bec:	2300      	movs	r3, #0
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	b2c0      	uxtb	r0, r0
						for (uint8_t glight = 0; glight < 5; glight++){
 8000bf4:	b2e4      	uxtb	r4, r4
							start_lights_set_colour(glight+30, 0, 0 , 0);
 8000bf6:	f000 fd89 	bl	800170c <start_lights_set_colour>
						for (uint8_t glight = 0; glight < 5; glight++){
 8000bfa:	2c0a      	cmp	r4, #10
 8000bfc:	d1ed      	bne.n	8000bda <main+0x8b6>
 8000bfe:	e706      	b.n	8000a0e <main+0x6ea>
			track_data_available = 0;
 8000c00:	2100      	movs	r1, #0
 8000c02:	9b01      	ldr	r3, [sp, #4]
	if ((STATUS_DATA & message) == STATUS_DATA){
 8000c04:	2580      	movs	r5, #128	@ 0x80
			track_data_available = 0;
 8000c06:	8019      	strh	r1, [r3, #0]
			CuMessage decoded_data = decode_manchester(message_to_proceed);
 8000c08:	9b07      	ldr	r3, [sp, #28]
	if ((STATUS_DATA & message) == STATUS_DATA){
 8000c0a:	016d      	lsls	r5, r5, #5
			CuMessage decoded_data = decode_manchester(message_to_proceed);
 8000c0c:	8819      	ldrh	r1, [r3, #0]
	if ((STATUS_DATA & message) == STATUS_DATA){
 8000c0e:	000b      	movs	r3, r1
 8000c10:	402b      	ands	r3, r5
 8000c12:	469c      	mov	ip, r3
					if (race_state.curr != RACE_STATE_START_PROC) // if start proc then it relates to it
 8000c14:	9b02      	ldr	r3, [sp, #8]
 8000c16:	781b      	ldrb	r3, [r3, #0]
	if ((STATUS_DATA & message) == STATUS_DATA){
 8000c18:	4229      	tst	r1, r5
 8000c1a:	d100      	bne.n	8000c1e <main+0x8fa>
 8000c1c:	e14f      	b.n	8000ebe <main+0xb9a>
		if ((STARTING_LIGHT_MASK & message) == STARTING_LIGHT_MASK){
 8000c1e:	0008      	movs	r0, r1
 8000c20:	4dc1      	ldr	r5, [pc, #772]	@ (8000f28 <main+0xc04>)
 8000c22:	4028      	ands	r0, r5
 8000c24:	42a8      	cmp	r0, r5
 8000c26:	d100      	bne.n	8000c2a <main+0x906>
 8000c28:	e182      	b.n	8000f30 <main+0xc0c>
		} else if ((((0x000F << 8) & message) == (0x001 << 11)) && ((0x000D << 4) & message)){
 8000c2a:	25f0      	movs	r5, #240	@ 0xf0
 8000c2c:	2080      	movs	r0, #128	@ 0x80
 8000c2e:	012d      	lsls	r5, r5, #4
 8000c30:	0100      	lsls	r0, r0, #4
 8000c32:	400d      	ands	r5, r1
 8000c34:	4285      	cmp	r5, r0
 8000c36:	d100      	bne.n	8000c3a <main+0x916>
 8000c38:	e2a5      	b.n	8001186 <main+0xe62>
			message_to_proceed = 0;
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	9907      	ldr	r1, [sp, #28]
 8000c3e:	8008      	strh	r0, [r1, #0]
			if (RACE_STATE_START_PROC == race_state.curr){
 8000c40:	2b04      	cmp	r3, #4
 8000c42:	d000      	beq.n	8000c46 <main+0x922>
 8000c44:	e650      	b.n	80008e8 <main+0x5c4>
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 8000c46:	2a00      	cmp	r2, #0
 8000c48:	d000      	beq.n	8000c4c <main+0x928>
 8000c4a:	e64d      	b.n	80008e8 <main+0x5c4>
 8000c4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8000c4e:	6831      	ldr	r1, [r6, #0]
 8000c50:	681b      	ldr	r3, [r3, #0]
	msg.value = 0;
 8000c52:	4692      	mov	sl, r2
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 8000c54:	1ac9      	subs	r1, r1, r3
		msg.type = CU_UNKNOWN;
 8000c56:	0013      	movs	r3, r2
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 8000c58:	2906      	cmp	r1, #6
 8000c5a:	d800      	bhi.n	8000c5e <main+0x93a>
 8000c5c:	e644      	b.n	80008e8 <main+0x5c4>
	stateHistory->curr = newState;
 8000c5e:	4ab3      	ldr	r2, [pc, #716]	@ (8000f2c <main+0xc08>)
 8000c60:	9902      	ldr	r1, [sp, #8]
 8000c62:	800a      	strh	r2, [r1, #0]
	uart_race_info.race_state = newState;
 8000c64:	2206      	movs	r2, #6
 8000c66:	9904      	ldr	r1, [sp, #16]
 8000c68:	774a      	strb	r2, [r1, #29]
					if ((PIT_LANE_LIGHT_MODE == light_mode) || (QUALIFYING_TRAINING == session_type))
 8000c6a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8000c6c:	7812      	ldrb	r2, [r2, #0]
 8000c6e:	2a01      	cmp	r2, #1
 8000c70:	d100      	bne.n	8000c74 <main+0x950>
 8000c72:	e3aa      	b.n	80013ca <main+0x10a6>
 8000c74:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8000c76:	7812      	ldrb	r2, [r2, #0]
 8000c78:	2a01      	cmp	r2, #1
 8000c7a:	d100      	bne.n	8000c7e <main+0x95a>
 8000c7c:	e3a5      	b.n	80013ca <main+0x10a6>
			if (CU_CONTROLLER_JUMPSTART == decoded_data.type){
 8000c7e:	2b09      	cmp	r3, #9
 8000c80:	d000      	beq.n	8000c84 <main+0x960>
 8000c82:	e74b      	b.n	8000b1c <main+0x7f8>
	stateHistory->prev = stateHistory->curr;
 8000c84:	9a02      	ldr	r2, [sp, #8]
 8000c86:	7813      	ldrb	r3, [r2, #0]
 8000c88:	7053      	strb	r3, [r2, #1]
	stateHistory->curr = newState;
 8000c8a:	2305      	movs	r3, #5
 8000c8c:	7013      	strb	r3, [r2, #0]
	uart_race_info.race_state = newState;
 8000c8e:	9a04      	ldr	r2, [sp, #16]
 8000c90:	7753      	strb	r3, [r2, #29]
		if (start_light_value.red_count != start_light_value.red_count_prev)
 8000c92:	787b      	ldrb	r3, [r7, #1]
 8000c94:	783a      	ldrb	r2, [r7, #0]
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d100      	bne.n	8000c9c <main+0x978>
 8000c9a:	e25a      	b.n	8001152 <main+0xe2e>
	startLightValue->update_flag = 1;
 8000c9c:	464b      	mov	r3, r9
 8000c9e:	71bb      	strb	r3, [r7, #6]
	uart_race_info.start_lights = newValue;
 8000ca0:	9b04      	ldr	r3, [sp, #16]
	startLightValue->red_count_prev = startLightValue->red_count;
 8000ca2:	707a      	strb	r2, [r7, #1]
	uart_race_info.start_lights = newValue;
 8000ca4:	765a      	strb	r2, [r3, #25]
			if (start_light_value.yellow_flag && (RACE_STATE_JUMP_START != race_state.curr)){
 8000ca6:	78bb      	ldrb	r3, [r7, #2]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d000      	beq.n	8000cae <main+0x98a>
 8000cac:	e174      	b.n	8000f98 <main+0xc74>
 8000cae:	3305      	adds	r3, #5
 8000cb0:	e761      	b.n	8000b76 <main+0x852>
			uint16_t read_to = data_manchester_circular_index;
 8000cb2:	9b05      	ldr	r3, [sp, #20]
 8000cb4:	881d      	ldrh	r5, [r3, #0]
			uint16_t read_index = data_manchester_circular_read_index;
 8000cb6:	9b03      	ldr	r3, [sp, #12]
			uint16_t read_to = data_manchester_circular_index;
 8000cb8:	b2a8      	uxth	r0, r5
			uint16_t read_index = data_manchester_circular_read_index;
 8000cba:	8819      	ldrh	r1, [r3, #0]
 8000cbc:	b28b      	uxth	r3, r1
			while (read_index != read_to){
 8000cbe:	428d      	cmp	r5, r1
 8000cc0:	d100      	bne.n	8000cc4 <main+0x9a0>
 8000cc2:	e0d7      	b.n	8000e74 <main+0xb50>
 8000cc4:	2500      	movs	r5, #0
 8000cc6:	9206      	str	r2, [sp, #24]
							((encode_signal >> 6) & 0x01) << 1 |
 8000cc8:	920c      	str	r2, [sp, #48]	@ 0x30
 8000cca:	003a      	movs	r2, r7
 8000ccc:	9907      	ldr	r1, [sp, #28]
 8000cce:	0007      	movs	r7, r0
			while (read_index != read_to){
 8000cd0:	46ac      	mov	ip, r5
							((encode_signal >> 6) & 0x01) << 1 |
 8000cd2:	4640      	mov	r0, r8
 8000cd4:	8809      	ldrh	r1, [r1, #0]
 8000cd6:	4690      	mov	r8, r2
			while (read_index != read_to){
 8000cd8:	950a      	str	r5, [sp, #40]	@ 0x28
							((encode_signal >> 6) & 0x01) << 1 |
 8000cda:	960d      	str	r6, [sp, #52]	@ 0x34
 8000cdc:	940e      	str	r4, [sp, #56]	@ 0x38
 8000cde:	e017      	b.n	8000d10 <main+0x9ec>
				if (( data_manchester[read_index].data> 512-1 ) && (data_manchester[read_index].data < 1024)){
 8000ce0:	89a6      	ldrh	r6, [r4, #12]
 8000ce2:	46b2      	mov	sl, r6
 8000ce4:	2680      	movs	r6, #128	@ 0x80
 8000ce6:	00f6      	lsls	r6, r6, #3
 8000ce8:	45b2      	cmp	sl, r6
 8000cea:	d21a      	bcs.n	8000d22 <main+0x9fe>
					if ( (data_manchester[read_index].data & (0x0007 << 6)) == (0x0007 << 6)){
 8000cec:	26e0      	movs	r6, #224	@ 0xe0
 8000cee:	89a2      	ldrh	r2, [r4, #12]
 8000cf0:	0076      	lsls	r6, r6, #1
 8000cf2:	4032      	ands	r2, r6
 8000cf4:	42b2      	cmp	r2, r6
 8000cf6:	d100      	bne.n	8000cfa <main+0x9d6>
 8000cf8:	e0d8      	b.n	8000eac <main+0xb88>
				if (message_to_proceed > 0)
 8000cfa:	2900      	cmp	r1, #0
 8000cfc:	d002      	beq.n	8000d04 <main+0x9e0>
					track_data_available = 1;
 8000cfe:	464c      	mov	r4, r9
 8000d00:	9a01      	ldr	r2, [sp, #4]
 8000d02:	8014      	strh	r4, [r2, #0]
	return (i + 1) & 0x0007; //% CIRC_BUF_LEN;
 8000d04:	2207      	movs	r2, #7
 8000d06:	3301      	adds	r3, #1
 8000d08:	4013      	ands	r3, r2
			while (read_index != read_to){
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d100      	bne.n	8000d10 <main+0x9ec>
 8000d0e:	e0a2      	b.n	8000e56 <main+0xb32>
				if (( data_manchester[read_index].data> 512-1 ) && (data_manchester[read_index].data < 1024)){
 8000d10:	2580      	movs	r5, #128	@ 0x80
 8000d12:	00da      	lsls	r2, r3, #3
 8000d14:	1ad4      	subs	r4, r2, r3
 8000d16:	0064      	lsls	r4, r4, #1
 8000d18:	1904      	adds	r4, r0, r4
 8000d1a:	89a6      	ldrh	r6, [r4, #12]
 8000d1c:	00ad      	lsls	r5, r5, #2
 8000d1e:	42ae      	cmp	r6, r5
 8000d20:	d2de      	bcs.n	8000ce0 <main+0x9bc>
				} else if ((data_manchester[read_index].data > 4096-1) && (data_manchester[read_index].data < 8192)){
 8000d22:	2680      	movs	r6, #128	@ 0x80
 8000d24:	1ad2      	subs	r2, r2, r3
 8000d26:	0052      	lsls	r2, r2, #1
 8000d28:	1882      	adds	r2, r0, r2
 8000d2a:	8994      	ldrh	r4, [r2, #12]
 8000d2c:	0176      	lsls	r6, r6, #5
 8000d2e:	42b4      	cmp	r4, r6
 8000d30:	d3e3      	bcc.n	8000cfa <main+0x9d6>
 8000d32:	2680      	movs	r6, #128	@ 0x80
 8000d34:	8994      	ldrh	r4, [r2, #12]
 8000d36:	01b6      	lsls	r6, r6, #6
 8000d38:	42b4      	cmp	r4, r6
 8000d3a:	d2de      	bcs.n	8000cfa <main+0x9d6>
							((encode_signal >> 3) & 0x01) << 4 |
 8000d3c:	2510      	movs	r5, #16
					track_counter++; // message block repeats every 75ms
 8000d3e:	9c06      	ldr	r4, [sp, #24]
 8000d40:	3401      	adds	r4, #1
 8000d42:	9406      	str	r4, [sp, #24]
					uint16_t encode_signal = data_manchester[read_index].data;
 8000d44:	8994      	ldrh	r4, [r2, #12]
 8000d46:	b2a2      	uxth	r2, r4
 8000d48:	4694      	mov	ip, r2
							((encode_signal >> 3) & 0x01) << 4 |
 8000d4a:	0062      	lsls	r2, r4, #1
 8000d4c:	402a      	ands	r2, r5
							((encode_signal >> 4) & 0x01) << 3 |
 8000d4e:	0866      	lsrs	r6, r4, #1
 8000d50:	3d08      	subs	r5, #8
 8000d52:	402e      	ands	r6, r5
							((encode_signal >> 7) & 0x01) << 0;
 8000d54:	464d      	mov	r5, r9
							((encode_signal >> 3) & 0x01) << 4 |
 8000d56:	4332      	orrs	r2, r6
							((encode_signal >> 7) & 0x01) << 0;
 8000d58:	09e6      	lsrs	r6, r4, #7
 8000d5a:	402e      	ands	r6, r5
							((encode_signal >> 5) & 0x01) << 2 |
 8000d5c:	2504      	movs	r5, #4
							((encode_signal >> 6) & 0x01) << 1 |
 8000d5e:	4332      	orrs	r2, r6
							((encode_signal >> 5) & 0x01) << 2 |
 8000d60:	08e6      	lsrs	r6, r4, #3
 8000d62:	402e      	ands	r6, r5
							((encode_signal >> 6) & 0x01) << 1 |
 8000d64:	4332      	orrs	r2, r6
 8000d66:	3d02      	subs	r5, #2
 8000d68:	0966      	lsrs	r6, r4, #5
 8000d6a:	402e      	ands	r6, r5
 8000d6c:	4332      	orrs	r2, r6
							((encode_signal >> 8) & 0x01) << 3 |
 8000d6e:	3506      	adds	r5, #6
 8000d70:	0966      	lsrs	r6, r4, #5
 8000d72:	4035      	ands	r5, r6
 8000d74:	46aa      	mov	sl, r5
							((encode_signal >> 9) & 0x01) << 2 |
 8000d76:	2504      	movs	r5, #4
 8000d78:	09e6      	lsrs	r6, r4, #7
 8000d7a:	402e      	ands	r6, r5
							((encode_signal >> 8) & 0x01) << 3 |
 8000d7c:	4655      	mov	r5, sl
 8000d7e:	4335      	orrs	r5, r6
 8000d80:	46aa      	mov	sl, r5
							((encode_signal >> 11) & 0x01) << 0;
 8000d82:	464d      	mov	r5, r9
 8000d84:	0ae6      	lsrs	r6, r4, #11
 8000d86:	402e      	ands	r6, r5
							((encode_signal >> 10) & 0x01) << 1 |
 8000d88:	4655      	mov	r5, sl
 8000d8a:	432e      	orrs	r6, r5
 8000d8c:	2502      	movs	r5, #2
 8000d8e:	0a64      	lsrs	r4, r4, #9
 8000d90:	402c      	ands	r4, r5
 8000d92:	4326      	orrs	r6, r4
							((encode_signal >> 6) & 0x01) << 1 |
 8000d94:	b252      	sxtb	r2, r2
							((encode_signal >> 10) & 0x01) << 1 |
 8000d96:	b276      	sxtb	r6, r6
					if ((11 == command) && (1 == value)){
 8000d98:	2a0b      	cmp	r2, #11
 8000d9a:	d100      	bne.n	8000d9e <main+0xa7a>
 8000d9c:	e0ac      	b.n	8000ef8 <main+0xbd4>
							((encode_signal >> 0) & 0x01) << 2 |
 8000d9e:	4664      	mov	r4, ip
 8000da0:	2504      	movs	r5, #4
 8000da2:	00a4      	lsls	r4, r4, #2
 8000da4:	4025      	ands	r5, r4
							((encode_signal >> 2) & 0x01) << 0;
 8000da6:	4664      	mov	r4, ip
							((encode_signal >> 0) & 0x01) << 2 |
 8000da8:	46aa      	mov	sl, r5
							((encode_signal >> 2) & 0x01) << 0;
 8000daa:	464d      	mov	r5, r9
 8000dac:	08a4      	lsrs	r4, r4, #2
 8000dae:	402c      	ands	r4, r5
							((encode_signal >> 1) & 0x01) << 1 |
 8000db0:	4655      	mov	r5, sl
 8000db2:	432c      	orrs	r4, r5
 8000db4:	46a2      	mov	sl, r4
 8000db6:	4665      	mov	r5, ip
 8000db8:	2402      	movs	r4, #2
 8000dba:	4025      	ands	r5, r4
 8000dbc:	002c      	movs	r4, r5
 8000dbe:	4655      	mov	r5, sl
 8000dc0:	4325      	orrs	r5, r4
 8000dc2:	002c      	movs	r4, r5
					} else if ((16 == command) && (7 == controller)){
 8000dc4:	2a10      	cmp	r2, #16
 8000dc6:	d100      	bne.n	8000dca <main+0xaa6>
 8000dc8:	e0a8      	b.n	8000f1c <main+0xbf8>
					uint8_t value =
 8000dca:	b2f5      	uxtb	r5, r6
 8000dcc:	46ac      	mov	ip, r5
						if ((6 > controller) && !(0 == command)){
 8000dce:	2c05      	cmp	r4, #5
 8000dd0:	dd00      	ble.n	8000dd4 <main+0xab0>
 8000dd2:	e0fa      	b.n	8000fca <main+0xca6>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	d00f      	beq.n	8000df8 <main+0xad4>
							if (4 == command){
 8000dd8:	3a04      	subs	r2, #4
 8000dda:	b2d2      	uxtb	r2, r2
 8000ddc:	2a06      	cmp	r2, #6
 8000dde:	d80b      	bhi.n	8000df8 <main+0xad4>
 8000de0:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8000de2:	0092      	lsls	r2, r2, #2
 8000de4:	58aa      	ldr	r2, [r5, r2]
 8000de6:	4697      	mov	pc, r2
								uart_race_info.driver_data[controller].laps++;
 8000de8:	9a04      	ldr	r2, [sp, #16]
 8000dea:	00a4      	lsls	r4, r4, #2
 8000dec:	4694      	mov	ip, r2
 8000dee:	4464      	add	r4, ip
 8000df0:	78e2      	ldrb	r2, [r4, #3]
 8000df2:	3201      	adds	r2, #1
 8000df4:	b2d2      	uxtb	r2, r2
 8000df6:	70e2      	strb	r2, [r4, #3]
							message_to_proceed = data_manchester[read_index].data;
 8000df8:	46cc      	mov	ip, r9
 8000dfa:	e77e      	b.n	8000cfa <main+0x9d6>
							} else if ((10 == command) && (8 > value)){
 8000dfc:	2e07      	cmp	r6, #7
 8000dfe:	dcfb      	bgt.n	8000df8 <main+0xad4>
								uart_race_info.driver_data[controller].fuel = value;
 8000e00:	4665      	mov	r5, ip
 8000e02:	9a04      	ldr	r2, [sp, #16]
 8000e04:	00a4      	lsls	r4, r4, #2
							message_to_proceed = data_manchester[read_index].data;
 8000e06:	46cc      	mov	ip, r9
								uart_race_info.driver_data[controller].fuel = value;
 8000e08:	5515      	strb	r5, [r2, r4]
 8000e0a:	e776      	b.n	8000cfa <main+0x9d6>
								uart_race_info.fastest_lap_driver = controller;
 8000e0c:	9d04      	ldr	r5, [sp, #16]
					uint8_t controller =
 8000e0e:	b2e2      	uxtb	r2, r4
								uart_race_info.driver_data[controller].laps++;
 8000e10:	46ac      	mov	ip, r5
								uart_race_info.fastest_lap_driver = controller;
 8000e12:	762a      	strb	r2, [r5, #24]
								uart_race_info.driver_data[controller].laps++;
 8000e14:	00a4      	lsls	r4, r4, #2
 8000e16:	e7ea      	b.n	8000dee <main+0xaca>
								uart_race_info.driver_data[controller].finished = 1;
 8000e18:	9a04      	ldr	r2, [sp, #16]
 8000e1a:	00a4      	lsls	r4, r4, #2
 8000e1c:	4694      	mov	ip, r2
 8000e1e:	464a      	mov	r2, r9
 8000e20:	4464      	add	r4, ip
 8000e22:	70a2      	strb	r2, [r4, #2]
							message_to_proceed = data_manchester[read_index].data;
 8000e24:	46cc      	mov	ip, r9
 8000e26:	e768      	b.n	8000cfa <main+0x9d6>
								if (value < 9){
 8000e28:	2e08      	cmp	r6, #8
 8000e2a:	dd00      	ble.n	8000e2e <main+0xb0a>
 8000e2c:	e310      	b.n	8001450 <main+0x112c>
									uart_race_info.driver_data[controller].position = value;
 8000e2e:	9d04      	ldr	r5, [sp, #16]
									value--; // position -1 to fit in 4 bits
 8000e30:	4662      	mov	r2, ip
									uart_race_info.driver_data[controller].position = value;
 8000e32:	46ac      	mov	ip, r5
									value--; // position -1 to fit in 4 bits
 8000e34:	3a01      	subs	r2, #1
									uart_race_info.driver_data[controller].position = value;
 8000e36:	00a4      	lsls	r4, r4, #2
 8000e38:	4464      	add	r4, ip
									value--; // position -1 to fit in 4 bits
 8000e3a:	b2d2      	uxtb	r2, r2
							message_to_proceed = data_manchester[read_index].data;
 8000e3c:	46cc      	mov	ip, r9
									uart_race_info.driver_data[controller].position = value;
 8000e3e:	7062      	strb	r2, [r4, #1]
 8000e40:	e75b      	b.n	8000cfa <main+0x9d6>
								if (8 > value){
 8000e42:	2e07      	cmp	r6, #7
 8000e44:	dddc      	ble.n	8000e00 <main+0xadc>
									uart_race_info.driver_data[controller].fuel = value - 8;
 8000e46:	4662      	mov	r2, ip
 8000e48:	9d04      	ldr	r5, [sp, #16]
 8000e4a:	3a08      	subs	r2, #8
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	00a4      	lsls	r4, r4, #2
							message_to_proceed = data_manchester[read_index].data;
 8000e50:	46cc      	mov	ip, r9
									uart_race_info.driver_data[controller].fuel = value - 8;
 8000e52:	552a      	strb	r2, [r5, r4]
 8000e54:	e751      	b.n	8000cfa <main+0x9d6>
 8000e56:	4647      	mov	r7, r8
 8000e58:	4680      	mov	r8, r0
 8000e5a:	4660      	mov	r0, ip
 8000e5c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000e5e:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8000e60:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8000e62:	2800      	cmp	r0, #0
 8000e64:	d001      	beq.n	8000e6a <main+0xb46>
 8000e66:	9a06      	ldr	r2, [sp, #24]
 8000e68:	6032      	str	r2, [r6, #0]
 8000e6a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8000e6c:	2800      	cmp	r0, #0
 8000e6e:	d001      	beq.n	8000e74 <main+0xb50>
 8000e70:	9807      	ldr	r0, [sp, #28]
 8000e72:	8001      	strh	r1, [r0, #0]
			data_manchester_circular_read_index = read_index;
 8000e74:	9903      	ldr	r1, [sp, #12]
 8000e76:	800b      	strh	r3, [r1, #0]
 8000e78:	e51f      	b.n	80008ba <main+0x596>
		if (RACE_STATE_YELLOW_FLAG == race_state.curr){
 8000e7a:	9b02      	ldr	r3, [sp, #8]
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	e53f      	b.n	8000900 <main+0x5dc>
 8000e80:	2305      	movs	r3, #5
			if ((1 == start_light_value.green_flag) && (RACE == session_type))
 8000e82:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8000e84:	7809      	ldrb	r1, [r1, #0]
 8000e86:	2900      	cmp	r1, #0
 8000e88:	d142      	bne.n	8000f10 <main+0xbec>
	startLightValue->green_flag = newValue;
 8000e8a:	2180      	movs	r1, #128	@ 0x80
 8000e8c:	0049      	lsls	r1, r1, #1
 8000e8e:	80b9      	strh	r1, [r7, #4]
	startLightValue->update_flag = 1;
 8000e90:	4649      	mov	r1, r9
 8000e92:	71b9      	strb	r1, [r7, #6]
		if (RACE_STATE_JUMP_START == race_state.curr){
 8000e94:	2b05      	cmp	r3, #5
 8000e96:	d000      	beq.n	8000e9a <main+0xb76>
 8000e98:	e562      	b.n	8000960 <main+0x63c>
			if (track_counter - jump_start_millis_flash > 7){ //(millis - jump_start_millis_flash > 500)
 8000e9a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8000e9c:	6831      	ldr	r1, [r6, #0]
 8000e9e:	6803      	ldr	r3, [r0, #0]
 8000ea0:	1acb      	subs	r3, r1, r3
 8000ea2:	2b07      	cmp	r3, #7
 8000ea4:	d900      	bls.n	8000ea8 <main+0xb84>
 8000ea6:	e67b      	b.n	8000ba0 <main+0x87c>
 8000ea8:	2305      	movs	r3, #5
 8000eaa:	e556      	b.n	800095a <main+0x636>
						if (data_manchester[read_index].data & (0x0001 << 1)){
 8000eac:	89a2      	ldrh	r2, [r4, #12]
 8000eae:	0792      	lsls	r2, r2, #30
 8000eb0:	d400      	bmi.n	8000eb4 <main+0xb90>
 8000eb2:	e07f      	b.n	8000fb4 <main+0xc90>
							message_to_proceed = data_manchester[read_index].data;
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	89a1      	ldrh	r1, [r4, #12]
 8000eb8:	920a      	str	r2, [sp, #40]	@ 0x28
 8000eba:	b289      	uxth	r1, r1
 8000ebc:	e71d      	b.n	8000cfa <main+0x9d6>
	} else if ((CAR_DATA & message) == CAR_DATA){
 8000ebe:	0588      	lsls	r0, r1, #22
 8000ec0:	d400      	bmi.n	8000ec4 <main+0xba0>
 8000ec2:	e6ba      	b.n	8000c3a <main+0x916>
		if ((SAFETY_CAR_MASK & message) == SAFETY_CAR_MASK){
 8000ec4:	20f0      	movs	r0, #240	@ 0xf0
 8000ec6:	000d      	movs	r5, r1
 8000ec8:	0080      	lsls	r0, r0, #2
 8000eca:	4005      	ands	r5, r0
 8000ecc:	4285      	cmp	r5, r0
 8000ece:	d100      	bne.n	8000ed2 <main+0xbae>
 8000ed0:	e223      	b.n	800131a <main+0xff6>
			message_to_proceed = 0;
 8000ed2:	4660      	mov	r0, ip
 8000ed4:	9907      	ldr	r1, [sp, #28]
 8000ed6:	8008      	strh	r0, [r1, #0]
			if (RACE_STATE_START_PROC == race_state.curr){
 8000ed8:	2b04      	cmp	r3, #4
 8000eda:	d000      	beq.n	8000ede <main+0xbba>
 8000edc:	e504      	b.n	80008e8 <main+0x5c4>
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 8000ede:	2a00      	cmp	r2, #0
 8000ee0:	d000      	beq.n	8000ee4 <main+0xbc0>
 8000ee2:	e501      	b.n	80008e8 <main+0x5c4>
 8000ee4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8000ee6:	6831      	ldr	r1, [r6, #0]
 8000ee8:	681b      	ldr	r3, [r3, #0]
	msg.value = 0;
 8000eea:	4692      	mov	sl, r2
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 8000eec:	1ac9      	subs	r1, r1, r3
			msg.type = CU_CONTROLLER_UNKNOWN;
 8000eee:	2307      	movs	r3, #7
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 8000ef0:	2906      	cmp	r1, #6
 8000ef2:	d900      	bls.n	8000ef6 <main+0xbd2>
 8000ef4:	e6b3      	b.n	8000c5e <main+0x93a>
 8000ef6:	e4f7      	b.n	80008e8 <main+0x5c4>
						message_to_proceed = data_manchester[read_index].data;
 8000ef8:	3203      	adds	r2, #3
					if ((11 == command) && (1 == value)){
 8000efa:	2e01      	cmp	r6, #1
 8000efc:	d000      	beq.n	8000f00 <main+0xbdc>
 8000efe:	e77b      	b.n	8000df8 <main+0xad4>
						message_to_proceed = data_manchester[read_index].data;
 8000f00:	435a      	muls	r2, r3
 8000f02:	1882      	adds	r2, r0, r2
 8000f04:	8991      	ldrh	r1, [r2, #12]
 8000f06:	464a      	mov	r2, r9
 8000f08:	46cc      	mov	ip, r9
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	920a      	str	r2, [sp, #40]	@ 0x28
 8000f0e:	e6f4      	b.n	8000cfa <main+0x9d6>
			else if ((1 == start_light_value.green_flag) && (QUALIFYING_TRAINING == session_type) && (RACE_STATE_OPEN != race_state.curr))
 8000f10:	2901      	cmp	r1, #1
 8000f12:	d000      	beq.n	8000f16 <main+0xbf2>
 8000f14:	e63a      	b.n	8000b8c <main+0x868>
 8000f16:	2b06      	cmp	r3, #6
 8000f18:	d1b7      	bne.n	8000e8a <main+0xb66>
 8000f1a:	e51d      	b.n	8000958 <main+0x634>
					} else if ((16 == command) && (7 == controller)){
 8000f1c:	2d07      	cmp	r5, #7
 8000f1e:	d000      	beq.n	8000f22 <main+0xbfe>
 8000f20:	e76a      	b.n	8000df8 <main+0xad4>
						message_to_proceed = data_manchester[read_index].data;
 8000f22:	3a02      	subs	r2, #2
 8000f24:	e7ec      	b.n	8000f00 <main+0xbdc>
 8000f26:	46c0      	nop			@ (mov r8, r8)
 8000f28:	0000100f 	.word	0x0000100f
 8000f2c:	00000406 	.word	0x00000406
			msg.value = ((valueReversed & 0b001) << 2) | (valueReversed & 0b010) | ((valueReversed & 0b100) >> 2);
 8000f30:	2004      	movs	r0, #4
			uint16_t valueReversed = (message >> 9);
 8000f32:	0a49      	lsrs	r1, r1, #9
			msg.value = ((valueReversed & 0b001) << 2) | (valueReversed & 0b010) | ((valueReversed & 0b100) >> 2);
 8000f34:	008d      	lsls	r5, r1, #2
 8000f36:	4005      	ands	r5, r0
 8000f38:	3802      	subs	r0, #2
 8000f3a:	4008      	ands	r0, r1
 8000f3c:	4305      	orrs	r5, r0
 8000f3e:	2001      	movs	r0, #1
 8000f40:	4684      	mov	ip, r0
 8000f42:	4648      	mov	r0, r9
 8000f44:	1089      	asrs	r1, r1, #2
 8000f46:	4001      	ands	r1, r0
 8000f48:	0028      	movs	r0, r5
			message_to_proceed = 0;
 8000f4a:	2500      	movs	r5, #0
			msg.value = ((valueReversed & 0b001) << 2) | (valueReversed & 0b010) | ((valueReversed & 0b100) >> 2);
 8000f4c:	4308      	orrs	r0, r1
 8000f4e:	9106      	str	r1, [sp, #24]
			message_to_proceed = 0;
 8000f50:	9907      	ldr	r1, [sp, #28]
	startLightValue->red_count_prev = startLightValue->red_count;
 8000f52:	707a      	strb	r2, [r7, #1]
			message_to_proceed = 0;
 8000f54:	800d      	strh	r5, [r1, #0]
	startLightValue->update_flag = 1;
 8000f56:	4661      	mov	r1, ip
 8000f58:	71b9      	strb	r1, [r7, #6]
	uart_race_info.start_lights = newValue;
 8000f5a:	9904      	ldr	r1, [sp, #16]
				update_start_light_value_red(&start_light_value, decoded_data.value);
 8000f5c:	0005      	movs	r5, r0
	startLightValue->red_count = newValue;
 8000f5e:	7038      	strb	r0, [r7, #0]
	uart_race_info.start_lights = newValue;
 8000f60:	7648      	strb	r0, [r1, #25]
				if (decoded_data.value == 5 ){
 8000f62:	2805      	cmp	r0, #5
 8000f64:	d100      	bne.n	8000f68 <main+0xc44>
 8000f66:	e101      	b.n	800116c <main+0xe48>
				} else if (decoded_data.value == 1) //
 8000f68:	2801      	cmp	r0, #1
 8000f6a:	d100      	bne.n	8000f6e <main+0xc4a>
 8000f6c:	e1fa      	b.n	8001364 <main+0x1040>
				else if (decoded_data.value == 0) {
 8000f6e:	2800      	cmp	r0, #0
 8000f70:	d000      	beq.n	8000f74 <main+0xc50>
 8000f72:	e200      	b.n	8001376 <main+0x1052>
					if  ((race_state.curr == RACE_STATE_START_PROC) && race_state.prev == RACE_STATE_RED_FLAG){
 8000f74:	2b04      	cmp	r3, #4
 8000f76:	d100      	bne.n	8000f7a <main+0xc56>
 8000f78:	e24e      	b.n	8001418 <main+0x10f4>
					else if (race_state.curr == RACE_STATE_RED_FLAG){
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d000      	beq.n	8000f80 <main+0xc5c>
 8000f7e:	e4b3      	b.n	80008e8 <main+0x5c4>
	stateHistory->curr = newState;
 8000f80:	2304      	movs	r3, #4
 8000f82:	9a02      	ldr	r2, [sp, #8]
 8000f84:	33ff      	adds	r3, #255	@ 0xff
 8000f86:	8013      	strh	r3, [r2, #0]
	uart_race_info.race_state = newState;
 8000f88:	9a04      	ldr	r2, [sp, #16]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	3bff      	subs	r3, #255	@ 0xff
 8000f8e:	7753      	strb	r3, [r2, #29]
						green_flag_triggered_time = track_counter;
 8000f90:	6833      	ldr	r3, [r6, #0]
 8000f92:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8000f94:	6013      	str	r3, [r2, #0]
			if (CU_CONTROLLER_SAFETY_CAR == decoded_data.type){
 8000f96:	e4a7      	b.n	80008e8 <main+0x5c4>
			if ((1 == start_light_value.green_flag) && (RACE == session_type))
 8000f98:	793b      	ldrb	r3, [r7, #4]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d000      	beq.n	8000fa0 <main+0xc7c>
 8000f9e:	e5f8      	b.n	8000b92 <main+0x86e>
 8000fa0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8000fa2:	7809      	ldrb	r1, [r1, #0]
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	d000      	beq.n	8000faa <main+0xc86>
 8000fa8:	e1f7      	b.n	800139a <main+0x1076>
	startLightValue->green_flag = newValue;
 8000faa:	2180      	movs	r1, #128	@ 0x80
 8000fac:	0049      	lsls	r1, r1, #1
 8000fae:	80b9      	strh	r1, [r7, #4]
	startLightValue->update_flag = 1;
 8000fb0:	71bb      	strb	r3, [r7, #6]
		if (RACE_STATE_JUMP_START == race_state.curr){
 8000fb2:	e5ee      	b.n	8000b92 <main+0x86e>
						} else if (message_to_proceed == 0){
 8000fb4:	2900      	cmp	r1, #0
 8000fb6:	d000      	beq.n	8000fba <main+0xc96>
 8000fb8:	e6a1      	b.n	8000cfe <main+0x9da>
							message_to_proceed = data_manchester[read_index].data;
 8000fba:	220e      	movs	r2, #14
 8000fbc:	435a      	muls	r2, r3
 8000fbe:	1882      	adds	r2, r0, r2
 8000fc0:	8991      	ldrh	r1, [r2, #12]
 8000fc2:	464a      	mov	r2, r9
 8000fc4:	b289      	uxth	r1, r1
 8000fc6:	920a      	str	r2, [sp, #40]	@ 0x28
 8000fc8:	e697      	b.n	8000cfa <main+0x9d6>
						} else if ((17 == command) && (7 == controller)){
 8000fca:	2a11      	cmp	r2, #17
 8000fcc:	d100      	bne.n	8000fd0 <main+0xcac>
 8000fce:	e08f      	b.n	80010f0 <main+0xdcc>
						} else if ((18 == command) && (7 == controller)){
 8000fd0:	2a12      	cmp	r2, #18
 8000fd2:	d100      	bne.n	8000fd6 <main+0xcb2>
 8000fd4:	e1bc      	b.n	8001350 <main+0x102c>
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	4694      	mov	ip, r2
 8000fda:	e68e      	b.n	8000cfa <main+0x9d6>
	startLightValue->yellow_flag_prev = startLightValue->yellow_flag;
 8000fdc:	70f9      	strb	r1, [r7, #3]
	startLightValue->yellow_flag = newValue;
 8000fde:	2100      	movs	r1, #0
 8000fe0:	70b9      	strb	r1, [r7, #2]
	startLightValue->update_flag = 1;
 8000fe2:	4649      	mov	r1, r9
 8000fe4:	71b9      	strb	r1, [r7, #6]
		if (RACE_STATE_GREEN_FLAG == race_state.curr){
 8000fe6:	e5c6      	b.n	8000b76 <main+0x852>
	startLightValue->green_flag_prev = startLightValue->green_flag;
 8000fe8:	717b      	strb	r3, [r7, #5]
	startLightValue->green_flag = newValue;
 8000fea:	2300      	movs	r3, #0
 8000fec:	713b      	strb	r3, [r7, #4]
	startLightValue->update_flag = 1;
 8000fee:	464b      	mov	r3, r9
					green_flag_millis_flash = track_counter;
 8000ff0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
	startLightValue->update_flag = 1;
 8000ff2:	71bb      	strb	r3, [r7, #6]
					green_flag_millis_flash = track_counter;
 8000ff4:	600a      	str	r2, [r1, #0]
}
 8000ff6:	e4a3      	b.n	8000940 <main+0x61c>
			else if ((0 == start_light_value.green_flag) && (QUALIFYING_TRAINING == session_type) && (RACE_STATE_OPEN == race_state.curr))
 8000ff8:	2b06      	cmp	r3, #6
 8000ffa:	d000      	beq.n	8000ffe <main+0xcda>
 8000ffc:	e5c6      	b.n	8000b8c <main+0x868>
	startLightValue->green_flag = newValue;
 8000ffe:	80b9      	strh	r1, [r7, #4]
	startLightValue->update_flag = 1;
 8001000:	71b9      	strb	r1, [r7, #6]
}
 8001002:	e4a9      	b.n	8000958 <main+0x634>
				if (decoded_data.value && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 8001004:	2b02      	cmp	r3, #2
 8001006:	d100      	bne.n	800100a <main+0xce6>
 8001008:	e07f      	b.n	800110a <main+0xde6>
					safetycar_debounce++;
 800100a:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800100c:	3201      	adds	r2, #1
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	700a      	strb	r2, [r1, #0]
				if ((1 < safetycar_debounce) && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 8001012:	2a01      	cmp	r2, #1
 8001014:	d900      	bls.n	8001018 <main+0xcf4>
 8001016:	e592      	b.n	8000b3e <main+0x81a>
				if ((safetycar_debounce == 0) && (race_state.curr == RACE_STATE_YELLOW_FLAG)){
 8001018:	2a00      	cmp	r2, #0
 800101a:	d000      	beq.n	800101e <main+0xcfa>
 800101c:	e464      	b.n	80008e8 <main+0x5c4>
		if (start_light_value.red_count != start_light_value.red_count_prev)
 800101e:	783a      	ldrb	r2, [r7, #0]
 8001020:	7879      	ldrb	r1, [r7, #1]
 8001022:	4291      	cmp	r1, r2
 8001024:	d100      	bne.n	8001028 <main+0xd04>
 8001026:	e46e      	b.n	8000906 <main+0x5e2>
	startLightValue->update_flag = 1;
 8001028:	4649      	mov	r1, r9
 800102a:	71b9      	strb	r1, [r7, #6]
	uart_race_info.start_lights = newValue;
 800102c:	9904      	ldr	r1, [sp, #16]
	startLightValue->red_count_prev = startLightValue->red_count;
 800102e:	707a      	strb	r2, [r7, #1]
	uart_race_info.start_lights = newValue;
 8001030:	764a      	strb	r2, [r1, #25]
		if (RACE_STATE_YELLOW_FLAG == race_state.curr){
 8001032:	e468      	b.n	8000906 <main+0x5e2>
			session_type = HAL_GPIO_ReadPin(RACE_TRAINING_SESSION_SW_GPIO_Port, RACE_TRAINING_SESSION_SW_Pin) == 0 ? RACE : QUALIFYING_TRAINING;
 8001034:	20a0      	movs	r0, #160	@ 0xa0
 8001036:	2108      	movs	r1, #8
 8001038:	05c0      	lsls	r0, r0, #23
 800103a:	f001 f819 	bl	8002070 <HAL_GPIO_ReadPin>
 800103e:	1e43      	subs	r3, r0, #1
 8001040:	4198      	sbcs	r0, r3
 8001042:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8001044:	b2c0      	uxtb	r0, r0
 8001046:	7018      	strb	r0, [r3, #0]
			uart_race_info.session_type = session_type;
 8001048:	9b04      	ldr	r3, [sp, #16]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].position;
 800104a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
			uart_race_info.session_type = session_type;
 800104c:	7798      	strb	r0, [r3, #30]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].position;
 800104e:	0018      	movs	r0, r3
 8001050:	785b      	ldrb	r3, [r3, #1]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_EN);
 8001052:	4649      	mov	r1, r9
 8001054:	7013      	strb	r3, [r2, #0]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].fuel;
 8001056:	7803      	ldrb	r3, [r0, #0]
 8001058:	7053      	strb	r3, [r2, #1]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].laps;
 800105a:	78c3      	ldrb	r3, [r0, #3]
 800105c:	7093      	strb	r3, [r2, #2]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].finished;
 800105e:	7883      	ldrb	r3, [r0, #2]
 8001060:	70d3      	strb	r3, [r2, #3]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].position;
 8001062:	7943      	ldrb	r3, [r0, #5]
 8001064:	7113      	strb	r3, [r2, #4]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].fuel;
 8001066:	7903      	ldrb	r3, [r0, #4]
 8001068:	7153      	strb	r3, [r2, #5]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].laps;
 800106a:	79c3      	ldrb	r3, [r0, #7]
 800106c:	7193      	strb	r3, [r2, #6]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].finished;
 800106e:	7983      	ldrb	r3, [r0, #6]
 8001070:	71d3      	strb	r3, [r2, #7]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].position;
 8001072:	7a43      	ldrb	r3, [r0, #9]
 8001074:	7213      	strb	r3, [r2, #8]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].fuel;
 8001076:	7a03      	ldrb	r3, [r0, #8]
 8001078:	7253      	strb	r3, [r2, #9]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].laps;
 800107a:	7ac3      	ldrb	r3, [r0, #11]
 800107c:	7293      	strb	r3, [r2, #10]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].finished;
 800107e:	7a83      	ldrb	r3, [r0, #10]
 8001080:	72d3      	strb	r3, [r2, #11]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].position;
 8001082:	7b43      	ldrb	r3, [r0, #13]
 8001084:	7313      	strb	r3, [r2, #12]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].fuel;
 8001086:	7b03      	ldrb	r3, [r0, #12]
 8001088:	7353      	strb	r3, [r2, #13]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].laps;
 800108a:	7bc3      	ldrb	r3, [r0, #15]
 800108c:	7393      	strb	r3, [r2, #14]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].finished;
 800108e:	7b83      	ldrb	r3, [r0, #14]
 8001090:	73d3      	strb	r3, [r2, #15]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].position;
 8001092:	7c43      	ldrb	r3, [r0, #17]
 8001094:	7413      	strb	r3, [r2, #16]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].fuel;
 8001096:	7c03      	ldrb	r3, [r0, #16]
 8001098:	7453      	strb	r3, [r2, #17]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].laps;
 800109a:	7cc3      	ldrb	r3, [r0, #19]
 800109c:	7493      	strb	r3, [r2, #18]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].finished;
 800109e:	7c83      	ldrb	r3, [r0, #18]
 80010a0:	74d3      	strb	r3, [r2, #19]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].position;
 80010a2:	7d43      	ldrb	r3, [r0, #21]
 80010a4:	7513      	strb	r3, [r2, #20]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].fuel;
 80010a6:	7d03      	ldrb	r3, [r0, #20]
 80010a8:	7553      	strb	r3, [r2, #21]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].laps;
 80010aa:	7dc3      	ldrb	r3, [r0, #23]
 80010ac:	7593      	strb	r3, [r2, #22]
				uart_tx_buffer[write_index++] = 0x00 | uart_race_info.driver_data[_driver].finished;
 80010ae:	7d83      	ldrb	r3, [r0, #22]
 80010b0:	75d3      	strb	r3, [r2, #23]
			uart_tx_buffer[write_index++] = 0x00 | uart_race_info.fastest_lap_driver;
 80010b2:	7e03      	ldrb	r3, [r0, #24]
 80010b4:	7613      	strb	r3, [r2, #24]
			uart_tx_buffer[write_index++] = 0x00 | uart_race_info.start_lights;
 80010b6:	7e43      	ldrb	r3, [r0, #25]
 80010b8:	7653      	strb	r3, [r2, #25]
			uart_tx_buffer[write_index++] = 0x00 | uart_race_info.lap_count;
 80010ba:	7e83      	ldrb	r3, [r0, #26]
 80010bc:	7693      	strb	r3, [r2, #26]
			uart_tx_buffer[write_index++] = 0x00 | uart_race_info.reset_event;
 80010be:	7f03      	ldrb	r3, [r0, #28]
 80010c0:	76d3      	strb	r3, [r2, #27]
			uart_tx_buffer[write_index++] = 0x00 | uart_race_info.race_state;
 80010c2:	7f43      	ldrb	r3, [r0, #29]
 80010c4:	7713      	strb	r3, [r2, #28]
			uart_tx_buffer[write_index++] = 0x00 | uart_race_info.session_type;
 80010c6:	7f83      	ldrb	r3, [r0, #30]
 80010c8:	7753      	strb	r3, [r2, #29]
			uart_tx_buffer[write_index++] = (0xFF00 & track_counter) >> 8;
 80010ca:	8833      	ldrh	r3, [r6, #0]
 80010cc:	ba5b      	rev16	r3, r3
 80010ce:	83d3      	strh	r3, [r2, #30]
 80010d0:	4bdd      	ldr	r3, [pc, #884]	@ (8001448 <main+0x1124>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	438a      	bics	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_TCIE);
 80010d8:	2202      	movs	r2, #2
 80010da:	6819      	ldr	r1, [r3, #0]
 80010dc:	430a      	orrs	r2, r1
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_EN);
 80010de:	4649      	mov	r1, r9
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_TCIE);
 80010e0:	601a      	str	r2, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_CCR_EN);
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	430a      	orrs	r2, r1
 80010e6:	601a      	str	r2, [r3, #0]
			uart_race_info.reset_event = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	7703      	strb	r3, [r0, #28]
 80010ec:	f7ff fbf4 	bl	80008d8 <main+0x5b4>
						} else if ((17 == command) && (7 == controller)){
 80010f0:	2c07      	cmp	r4, #7
 80010f2:	d000      	beq.n	80010f6 <main+0xdd2>
 80010f4:	e680      	b.n	8000df8 <main+0xad4>
							uart_race_info.lap_count = value << 4;
 80010f6:	9c04      	ldr	r4, [sp, #16]
 80010f8:	012a      	lsls	r2, r5, #4
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	76a2      	strb	r2, [r4, #26]
							uart_race_info.lap_count_nibble_completed = 0;
 80010fe:	2200      	movs	r2, #0
 8001100:	76e2      	strb	r2, [r4, #27]
 8001102:	e768      	b.n	8000fd6 <main+0xcb2>
					safetycar_debounce--;
 8001104:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8001106:	3a01      	subs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]
				if ((1 < safetycar_debounce) && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 800110a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d900      	bls.n	8001114 <main+0xdf0>
 8001112:	e51a      	b.n	8000b4a <main+0x826>
				if ((safetycar_debounce == 0) && (race_state.curr == RACE_STATE_YELLOW_FLAG)){
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <main+0xdf8>
 8001118:	f7ff fbe6 	bl	80008e8 <main+0x5c4>
	stateHistory->curr = newState;
 800111c:	4acb      	ldr	r2, [pc, #812]	@ (800144c <main+0x1128>)
 800111e:	9902      	ldr	r1, [sp, #8]
 8001120:	800a      	strh	r2, [r1, #0]
	uart_race_info.race_state = newState;
 8001122:	2203      	movs	r2, #3
 8001124:	9904      	ldr	r1, [sp, #16]
 8001126:	774a      	strb	r2, [r1, #29]
					green_flag_triggered_time = track_counter;
 8001128:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800112a:	6832      	ldr	r2, [r6, #0]
 800112c:	600a      	str	r2, [r1, #0]
		if (start_light_value.red_count != start_light_value.red_count_prev)
 800112e:	7878      	ldrb	r0, [r7, #1]
 8001130:	7839      	ldrb	r1, [r7, #0]
 8001132:	4288      	cmp	r0, r1
 8001134:	d100      	bne.n	8001138 <main+0xe14>
 8001136:	e17d      	b.n	8001434 <main+0x1110>
	startLightValue->update_flag = 1;
 8001138:	464a      	mov	r2, r9
 800113a:	71ba      	strb	r2, [r7, #6]
	uart_race_info.start_lights = newValue;
 800113c:	9a04      	ldr	r2, [sp, #16]
	startLightValue->red_count_prev = startLightValue->red_count;
 800113e:	7079      	strb	r1, [r7, #1]
	uart_race_info.start_lights = newValue;
 8001140:	7651      	strb	r1, [r2, #25]
			if (start_light_value.yellow_flag && (RACE_STATE_JUMP_START != race_state.curr)){
 8001142:	78ba      	ldrb	r2, [r7, #2]
 8001144:	2a00      	cmp	r2, #0
 8001146:	d101      	bne.n	800114c <main+0xe28>
 8001148:	f7ff fbea 	bl	8000920 <main+0x5fc>
	startLightValue->yellow_flag = newValue;
 800114c:	807b      	strh	r3, [r7, #2]
		if (RACE_STATE_GREEN_FLAG == race_state.curr){
 800114e:	f7ff fbe7 	bl	8000920 <main+0x5fc>
			if (start_light_value.yellow_flag && (RACE_STATE_JUMP_START != race_state.curr)){
 8001152:	78bb      	ldrb	r3, [r7, #2]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d000      	beq.n	800115a <main+0xe36>
 8001158:	e71e      	b.n	8000f98 <main+0xc74>
			if ((1 == start_light_value.green_flag) && (RACE == session_type))
 800115a:	793b      	ldrb	r3, [r7, #4]
 800115c:	2b01      	cmp	r3, #1
 800115e:	d100      	bne.n	8001162 <main+0xe3e>
 8001160:	e68e      	b.n	8000e80 <main+0xb5c>
			else if ((0 == start_light_value.green_flag) && (QUALIFYING_TRAINING == session_type) && (RACE_STATE_OPEN == race_state.curr))
 8001162:	2b00      	cmp	r3, #0
 8001164:	d000      	beq.n	8001168 <main+0xe44>
 8001166:	e514      	b.n	8000b92 <main+0x86e>
		if (RACE_STATE_YELLOW_FLAG == race_state.curr){
 8001168:	2305      	movs	r3, #5
 800116a:	e50a      	b.n	8000b82 <main+0x85e>
					if (race_state.curr != RACE_STATE_START_PROC) // if start proc then it relates to it
 800116c:	2b04      	cmp	r3, #4
 800116e:	d101      	bne.n	8001174 <main+0xe50>
 8001170:	f7ff fbba 	bl	80008e8 <main+0x5c4>
	stateHistory->prev = stateHistory->curr;
 8001174:	9a02      	ldr	r2, [sp, #8]
 8001176:	7053      	strb	r3, [r2, #1]
	stateHistory->curr = newState;
 8001178:	4663      	mov	r3, ip
 800117a:	7013      	strb	r3, [r2, #0]
	uart_race_info.race_state = newState;
 800117c:	4662      	mov	r2, ip
 800117e:	9b04      	ldr	r3, [sp, #16]
 8001180:	775a      	strb	r2, [r3, #29]
			if (CU_CONTROLLER_SAFETY_CAR == decoded_data.type){
 8001182:	f7ff fbb1 	bl	80008e8 <main+0x5c4>
		} else if ((((0x000F << 8) & message) == (0x001 << 11)) && ((0x000D << 4) & message)){
 8001186:	25d0      	movs	r5, #208	@ 0xd0
 8001188:	4229      	tst	r1, r5
 800118a:	d100      	bne.n	800118e <main+0xe6a>
 800118c:	e555      	b.n	8000c3a <main+0x916>
			message_to_proceed = 0;
 800118e:	2000      	movs	r0, #0
 8001190:	9907      	ldr	r1, [sp, #28]
 8001192:	8008      	strh	r0, [r1, #0]
			if (RACE_STATE_START_PROC == race_state.curr){
 8001194:	2b04      	cmp	r3, #4
 8001196:	d000      	beq.n	800119a <main+0xe76>
 8001198:	e574      	b.n	8000c84 <main+0x960>
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 800119a:	2a00      	cmp	r2, #0
 800119c:	d000      	beq.n	80011a0 <main+0xe7c>
 800119e:	e571      	b.n	8000c84 <main+0x960>
 80011a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80011a2:	6833      	ldr	r3, [r6, #0]
 80011a4:	6812      	ldr	r2, [r2, #0]
 80011a6:	1a9b      	subs	r3, r3, r2
 80011a8:	2b06      	cmp	r3, #6
 80011aa:	d800      	bhi.n	80011ae <main+0xe8a>
 80011ac:	e56a      	b.n	8000c84 <main+0x960>
			msg.type = CU_CONTROLLER_JUMPSTART;
 80011ae:	2309      	movs	r3, #9
 80011b0:	e555      	b.n	8000c5e <main+0x93a>
				track_light_red = 100;
 80011b2:	2464      	movs	r4, #100	@ 0x64
 80011b4:	e506      	b.n	8000bc4 <main+0x8a0>
				if ((RACE_STATE_RED_FLAG == race_state.curr) || (RACE_STATE_JUMP_START == race_state.curr) ||
 80011b6:	9b02      	ldr	r3, [sp, #8]
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d003      	beq.n	80011c6 <main+0xea2>
 80011be:	3b04      	subs	r3, #4
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d900      	bls.n	80011c6 <main+0xea2>
 80011c4:	e0ef      	b.n	80013a6 <main+0x1082>
							start_lights_set_colour(lights, 0, 0, 0);
 80011c6:	2300      	movs	r3, #0
 80011c8:	001a      	movs	r2, r3
 80011ca:	0019      	movs	r1, r3
 80011cc:	0018      	movs	r0, r3
 80011ce:	f000 fa9d 	bl	800170c <start_lights_set_colour>
 80011d2:	2400      	movs	r4, #0
							start_lights_set_colour(lights, 200, 0, 0);
 80011d4:	25c8      	movs	r5, #200	@ 0xc8
					for (uint16_t lights = 0; lights < 3; lights++){
 80011d6:	3401      	adds	r4, #1
 80011d8:	b2a4      	uxth	r4, r4
 80011da:	2c03      	cmp	r4, #3
 80011dc:	d100      	bne.n	80011e0 <main+0xebc>
 80011de:	e0b3      	b.n	8001348 <main+0x1024>
							start_lights_set_colour(lights, 200, 0, 0);
 80011e0:	2300      	movs	r3, #0
 80011e2:	0029      	movs	r1, r5
 80011e4:	001a      	movs	r2, r3
 80011e6:	b2e0      	uxtb	r0, r4
 80011e8:	f000 fa90 	bl	800170c <start_lights_set_colour>
 80011ec:	e7f3      	b.n	80011d6 <main+0xeb2>
					if (start_light_value.yellow_flag){
 80011ee:	2c00      	cmp	r4, #0
 80011f0:	d06f      	beq.n	80012d2 <main+0xfae>
 80011f2:	2400      	movs	r4, #0
							start_lights_set_colour(ylight*8, 80, 25 , 0); 	// front
 80011f4:	0020      	movs	r0, r4
 80011f6:	2300      	movs	r3, #0
 80011f8:	2219      	movs	r2, #25
 80011fa:	2150      	movs	r1, #80	@ 0x50
 80011fc:	f000 fa86 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(ylight*8+7, 80, 25 , 0); 	// back
 8001200:	1de0      	adds	r0, r4, #7
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 8001202:	3408      	adds	r4, #8
							start_lights_set_colour(ylight*8+7, 80, 25 , 0); 	// back
 8001204:	2300      	movs	r3, #0
 8001206:	2219      	movs	r2, #25
 8001208:	2150      	movs	r1, #80	@ 0x50
 800120a:	b2c0      	uxtb	r0, r0
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 800120c:	b2e4      	uxtb	r4, r4
							start_lights_set_colour(ylight*8+7, 80, 25 , 0); 	// back
 800120e:	f000 fa7d 	bl	800170c <start_lights_set_colour>
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 8001212:	2c28      	cmp	r4, #40	@ 0x28
 8001214:	d1ee      	bne.n	80011f4 <main+0xed0>
					if (start_light_value.green_flag){
 8001216:	793b      	ldrb	r3, [r7, #4]
 8001218:	464c      	mov	r4, r9
 800121a:	2b00      	cmp	r3, #0
 800121c:	d06b      	beq.n	80012f6 <main+0xfd2>
							start_lights_set_colour(glight*8+1, 0, 200 , 0);		// front
 800121e:	0020      	movs	r0, r4
 8001220:	2300      	movs	r3, #0
 8001222:	22c8      	movs	r2, #200	@ 0xc8
 8001224:	2100      	movs	r1, #0
 8001226:	f000 fa71 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(glight*8+1+5, 0, 200 , 0);	// back
 800122a:	1d60      	adds	r0, r4, #5
						for (uint8_t glight = 0; glight < 5; glight++){
 800122c:	3408      	adds	r4, #8
							start_lights_set_colour(glight*8+1+5, 0, 200 , 0);	// back
 800122e:	2300      	movs	r3, #0
 8001230:	22c8      	movs	r2, #200	@ 0xc8
 8001232:	2100      	movs	r1, #0
 8001234:	b2c0      	uxtb	r0, r0
						for (uint8_t glight = 0; glight < 5; glight++){
 8001236:	b2e4      	uxtb	r4, r4
							start_lights_set_colour(glight*8+1+5, 0, 200 , 0);	// back
 8001238:	f000 fa68 	bl	800170c <start_lights_set_colour>
						for (uint8_t glight = 0; glight < 5; glight++){
 800123c:	2c29      	cmp	r4, #41	@ 0x29
 800123e:	d1ee      	bne.n	800121e <main+0xefa>
					for (uint8_t light = 0; light < 5; light++){
 8001240:	2402      	movs	r4, #2
						start_lights_set_colour(light*8+2, 0, 0, 0);
 8001242:	0020      	movs	r0, r4
 8001244:	2300      	movs	r3, #0
 8001246:	2200      	movs	r2, #0
 8001248:	2100      	movs	r1, #0
 800124a:	f000 fa5f 	bl	800170c <start_lights_set_colour>
						start_lights_set_colour(light*8+3, 0, 0, 0);
 800124e:	1c60      	adds	r0, r4, #1
 8001250:	2300      	movs	r3, #0
 8001252:	2200      	movs	r2, #0
 8001254:	2100      	movs	r1, #0
 8001256:	b2c0      	uxtb	r0, r0
 8001258:	f000 fa58 	bl	800170c <start_lights_set_colour>
						start_lights_set_colour(light*8+4, 0, 0, 0);
 800125c:	1ca0      	adds	r0, r4, #2
 800125e:	2300      	movs	r3, #0
 8001260:	2200      	movs	r2, #0
 8001262:	2100      	movs	r1, #0
 8001264:	b2c0      	uxtb	r0, r0
 8001266:	f000 fa51 	bl	800170c <start_lights_set_colour>
						start_lights_set_colour(light*8+5, 0, 0, 0);
 800126a:	1ce0      	adds	r0, r4, #3
					for (uint8_t light = 0; light < 5; light++){
 800126c:	3408      	adds	r4, #8
						start_lights_set_colour(light*8+5, 0, 0, 0);
 800126e:	2300      	movs	r3, #0
 8001270:	2200      	movs	r2, #0
 8001272:	2100      	movs	r1, #0
 8001274:	b2c0      	uxtb	r0, r0
					for (uint8_t light = 0; light < 5; light++){
 8001276:	b2e4      	uxtb	r4, r4
						start_lights_set_colour(light*8+5, 0, 0, 0);
 8001278:	f000 fa48 	bl	800170c <start_lights_set_colour>
					for (uint8_t light = 0; light < 5; light++){
 800127c:	2c2a      	cmp	r4, #42	@ 0x2a
 800127e:	d1e0      	bne.n	8001242 <main+0xf1e>
					if (start_light_value.red_count){
 8001280:	783b      	ldrb	r3, [r7, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d100      	bne.n	8001288 <main+0xf64>
 8001286:	e428      	b.n	8000ada <main+0x7b6>
 8001288:	3c28      	subs	r4, #40	@ 0x28
							start_lights_set_colour(light*8+2, 200, 0, 0);
 800128a:	0020      	movs	r0, r4
 800128c:	2300      	movs	r3, #0
 800128e:	2200      	movs	r2, #0
 8001290:	21c8      	movs	r1, #200	@ 0xc8
 8001292:	f000 fa3b 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(light*8+3, 200, 0, 0);
 8001296:	1c60      	adds	r0, r4, #1
 8001298:	2300      	movs	r3, #0
 800129a:	2200      	movs	r2, #0
 800129c:	21c8      	movs	r1, #200	@ 0xc8
 800129e:	b2c0      	uxtb	r0, r0
 80012a0:	f000 fa34 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(light*8+4, 200, 0, 0);
 80012a4:	1ca0      	adds	r0, r4, #2
 80012a6:	2300      	movs	r3, #0
 80012a8:	2200      	movs	r2, #0
 80012aa:	21c8      	movs	r1, #200	@ 0xc8
 80012ac:	b2c0      	uxtb	r0, r0
 80012ae:	f000 fa2d 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(light*8+5, 200, 0, 0);
 80012b2:	1ce0      	adds	r0, r4, #3
 80012b4:	2300      	movs	r3, #0
 80012b6:	2200      	movs	r2, #0
 80012b8:	21c8      	movs	r1, #200	@ 0xc8
 80012ba:	b2c0      	uxtb	r0, r0
 80012bc:	f000 fa26 	bl	800170c <start_lights_set_colour>
						for (uint8_t light = 0; light < start_light_value.red_count; light++){
 80012c0:	3501      	adds	r5, #1
 80012c2:	783b      	ldrb	r3, [r7, #0]
 80012c4:	3408      	adds	r4, #8
 80012c6:	b2ed      	uxtb	r5, r5
 80012c8:	b2e4      	uxtb	r4, r4
 80012ca:	42ab      	cmp	r3, r5
 80012cc:	d8dd      	bhi.n	800128a <main+0xf66>
 80012ce:	f7ff fc04 	bl	8000ada <main+0x7b6>
							start_lights_set_colour(ylight*8, 0, 0 , 0);
 80012d2:	0020      	movs	r0, r4
 80012d4:	2300      	movs	r3, #0
 80012d6:	2200      	movs	r2, #0
 80012d8:	2100      	movs	r1, #0
 80012da:	f000 fa17 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(ylight*8+7, 0, 0 , 0);
 80012de:	1de0      	adds	r0, r4, #7
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 80012e0:	3408      	adds	r4, #8
							start_lights_set_colour(ylight*8+7, 0, 0 , 0);
 80012e2:	2300      	movs	r3, #0
 80012e4:	2200      	movs	r2, #0
 80012e6:	2100      	movs	r1, #0
 80012e8:	b2c0      	uxtb	r0, r0
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 80012ea:	b2e4      	uxtb	r4, r4
							start_lights_set_colour(ylight*8+7, 0, 0 , 0);
 80012ec:	f000 fa0e 	bl	800170c <start_lights_set_colour>
						for (uint8_t ylight = 0; ylight < 5; ylight++){
 80012f0:	2c28      	cmp	r4, #40	@ 0x28
 80012f2:	d1ee      	bne.n	80012d2 <main+0xfae>
 80012f4:	e78f      	b.n	8001216 <main+0xef2>
							start_lights_set_colour(glight*8+1, 0, 0 , 0);
 80012f6:	0020      	movs	r0, r4
 80012f8:	2300      	movs	r3, #0
 80012fa:	2200      	movs	r2, #0
 80012fc:	2100      	movs	r1, #0
 80012fe:	f000 fa05 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(glight*8+1+5, 0, 0 , 0);
 8001302:	1d60      	adds	r0, r4, #5
						for (uint8_t glight = 0; glight < 5; glight++){
 8001304:	3408      	adds	r4, #8
							start_lights_set_colour(glight*8+1+5, 0, 0 , 0);
 8001306:	2300      	movs	r3, #0
 8001308:	2200      	movs	r2, #0
 800130a:	2100      	movs	r1, #0
 800130c:	b2c0      	uxtb	r0, r0
						for (uint8_t glight = 0; glight < 5; glight++){
 800130e:	b2e4      	uxtb	r4, r4
							start_lights_set_colour(glight*8+1+5, 0, 0 , 0);
 8001310:	f000 f9fc 	bl	800170c <start_lights_set_colour>
						for (uint8_t glight = 0; glight < 5; glight++){
 8001314:	2c29      	cmp	r4, #41	@ 0x29
 8001316:	d1ee      	bne.n	80012f6 <main+0xfd2>
 8001318:	e792      	b.n	8001240 <main+0xf1c>
			msg.value = message & 0x01 << 1;
 800131a:	2002      	movs	r0, #2
 800131c:	4008      	ands	r0, r1
 800131e:	4682      	mov	sl, r0
			message_to_proceed = 0;
 8001320:	4660      	mov	r0, ip
 8001322:	9907      	ldr	r1, [sp, #28]
 8001324:	8008      	strh	r0, [r1, #0]
			if (RACE_STATE_START_PROC == race_state.curr){
 8001326:	2b04      	cmp	r3, #4
 8001328:	d001      	beq.n	800132e <main+0x100a>
 800132a:	f7ff fbfa 	bl	8000b22 <main+0x7fe>
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 800132e:	2a00      	cmp	r2, #0
 8001330:	d001      	beq.n	8001336 <main+0x1012>
 8001332:	f7ff fbf6 	bl	8000b22 <main+0x7fe>
 8001336:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8001338:	6832      	ldr	r2, [r6, #0]
 800133a:	6809      	ldr	r1, [r1, #0]
 800133c:	1a52      	subs	r2, r2, r1
 800133e:	2a06      	cmp	r2, #6
 8001340:	d800      	bhi.n	8001344 <main+0x1020>
 8001342:	e0be      	b.n	80014c2 <main+0x119e>
			msg.type = CU_CONTROLLER_SAFETY_CAR;
 8001344:	2305      	movs	r3, #5
 8001346:	e48a      	b.n	8000c5e <main+0x93a>
			if (START_LIGHT_MODE == light_mode){
 8001348:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800134a:	781d      	ldrb	r5, [r3, #0]
 800134c:	f7ff fb28 	bl	80009a0 <main+0x67c>
						} else if ((18 == command) && (7 == controller)){
 8001350:	2c07      	cmp	r4, #7
 8001352:	d000      	beq.n	8001356 <main+0x1032>
 8001354:	e63f      	b.n	8000fd6 <main+0xcb2>
							uart_race_info.lap_count |= value;
 8001356:	9c04      	ldr	r4, [sp, #16]
 8001358:	7ea2      	ldrb	r2, [r4, #26]
 800135a:	432a      	orrs	r2, r5
 800135c:	76a2      	strb	r2, [r4, #26]
							uart_race_info.lap_count_nibble_completed = 1;
 800135e:	464a      	mov	r2, r9
 8001360:	76e2      	strb	r2, [r4, #27]
 8001362:	e638      	b.n	8000fd6 <main+0xcb2>
	stateHistory->prev = stateHistory->curr;
 8001364:	9a02      	ldr	r2, [sp, #8]
 8001366:	7053      	strb	r3, [r2, #1]
	stateHistory->curr = newState;
 8001368:	2304      	movs	r3, #4
 800136a:	7013      	strb	r3, [r2, #0]
	uart_race_info.race_state = newState;
 800136c:	2204      	movs	r2, #4
 800136e:	9b04      	ldr	r3, [sp, #16]
 8001370:	775a      	strb	r2, [r3, #29]
			if (CU_CONTROLLER_SAFETY_CAR == decoded_data.type){
 8001372:	f7ff fab9 	bl	80008e8 <main+0x5c4>
			if (RACE_STATE_START_PROC == race_state.curr){
 8001376:	2b04      	cmp	r3, #4
 8001378:	d001      	beq.n	800137e <main+0x105a>
 800137a:	f7ff fab5 	bl	80008e8 <main+0x5c4>
		if (start_light_value.red_count != start_light_value.red_count_prev)
 800137e:	4290      	cmp	r0, r2
 8001380:	d100      	bne.n	8001384 <main+0x1060>
 8001382:	e08d      	b.n	80014a0 <main+0x117c>
	uart_race_info.start_lights = newValue;
 8001384:	9a04      	ldr	r2, [sp, #16]
	startLightValue->red_count_prev = startLightValue->red_count;
 8001386:	7078      	strb	r0, [r7, #1]
	uart_race_info.start_lights = newValue;
 8001388:	7650      	strb	r0, [r2, #25]
			if (start_light_value.yellow_flag && (RACE_STATE_JUMP_START != race_state.curr)){
 800138a:	78ba      	ldrb	r2, [r7, #2]
 800138c:	2a00      	cmp	r2, #0
 800138e:	d001      	beq.n	8001394 <main+0x1070>
	startLightValue->yellow_flag = newValue;
 8001390:	2200      	movs	r2, #0
 8001392:	807a      	strh	r2, [r7, #2]
		if (start_light_value.red_count != start_light_value.red_count_prev)
 8001394:	002a      	movs	r2, r5
 8001396:	f7ff fbee 	bl	8000b76 <main+0x852>
			else if ((1 == start_light_value.green_flag) && (QUALIFYING_TRAINING == session_type) && (RACE_STATE_OPEN != race_state.curr))
 800139a:	2901      	cmp	r1, #1
 800139c:	d001      	beq.n	80013a2 <main+0x107e>
 800139e:	f7ff fbf8 	bl	8000b92 <main+0x86e>
 80013a2:	2305      	movs	r3, #5
 80013a4:	e571      	b.n	8000e8a <main+0xb66>
							start_lights_set_colour(lights, 0, 100, 0);
 80013a6:	2300      	movs	r3, #0
 80013a8:	2264      	movs	r2, #100	@ 0x64
 80013aa:	0019      	movs	r1, r3
 80013ac:	0018      	movs	r0, r3
 80013ae:	f000 f9ad 	bl	800170c <start_lights_set_colour>
 80013b2:	2400      	movs	r4, #0
					for (uint16_t lights = 0; lights < 3; lights++){
 80013b4:	3401      	adds	r4, #1
 80013b6:	b2a4      	uxth	r4, r4
 80013b8:	2c03      	cmp	r4, #3
 80013ba:	d0c5      	beq.n	8001348 <main+0x1024>
							start_lights_set_colour(lights, 0, 0, 0);
 80013bc:	2300      	movs	r3, #0
 80013be:	b2e0      	uxtb	r0, r4
 80013c0:	001a      	movs	r2, r3
 80013c2:	0019      	movs	r1, r3
 80013c4:	f000 f9a2 	bl	800170c <start_lights_set_colour>
 80013c8:	e7f4      	b.n	80013b4 <main+0x1090>
						start_light_value.update_flag = 1;
 80013ca:	464a      	mov	r2, r9
 80013cc:	71ba      	strb	r2, [r7, #6]
 80013ce:	e456      	b.n	8000c7e <main+0x95a>
							start_lights_set_colour(light+10, 200, 0, 0);
 80013d0:	0028      	movs	r0, r5
 80013d2:	2300      	movs	r3, #0
 80013d4:	300a      	adds	r0, #10
 80013d6:	001a      	movs	r2, r3
 80013d8:	21c8      	movs	r1, #200	@ 0xc8
 80013da:	b2c0      	uxtb	r0, r0
 80013dc:	f000 f996 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(19-light, 200, 0, 0);
 80013e0:	2013      	movs	r0, #19
 80013e2:	2300      	movs	r3, #0
 80013e4:	1b40      	subs	r0, r0, r5
 80013e6:	001a      	movs	r2, r3
 80013e8:	21c8      	movs	r1, #200	@ 0xc8
 80013ea:	b2c0      	uxtb	r0, r0
 80013ec:	f000 f98e 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(24-light, 200, 0, 0);
 80013f0:	2018      	movs	r0, #24
 80013f2:	2300      	movs	r3, #0
 80013f4:	1b40      	subs	r0, r0, r5
 80013f6:	001a      	movs	r2, r3
 80013f8:	21c8      	movs	r1, #200	@ 0xc8
 80013fa:	b2c0      	uxtb	r0, r0
 80013fc:	f000 f986 	bl	800170c <start_lights_set_colour>
							start_lights_set_colour(light+25, 200, 0, 0);
 8001400:	0028      	movs	r0, r5
 8001402:	2300      	movs	r3, #0
 8001404:	3019      	adds	r0, #25
 8001406:	001a      	movs	r2, r3
 8001408:	21c8      	movs	r1, #200	@ 0xc8
 800140a:	b2c0      	uxtb	r0, r0
						for (uint8_t light = 0; light < start_light_value.red_count; light++){
 800140c:	3501      	adds	r5, #1
							start_lights_set_colour(light+25, 200, 0, 0);
 800140e:	f000 f97d 	bl	800170c <start_lights_set_colour>
						for (uint8_t light = 0; light < start_light_value.red_count; light++){
 8001412:	b2ed      	uxtb	r5, r5
 8001414:	f7ff fb5c 	bl	8000ad0 <main+0x7ac>
					if  ((race_state.curr == RACE_STATE_START_PROC) && race_state.prev == RACE_STATE_RED_FLAG){
 8001418:	9902      	ldr	r1, [sp, #8]
						start_light_change_time = track_counter;
 800141a:	6832      	ldr	r2, [r6, #0]
					if  ((race_state.curr == RACE_STATE_START_PROC) && race_state.prev == RACE_STATE_RED_FLAG){
 800141c:	7849      	ldrb	r1, [r1, #1]
 800141e:	2901      	cmp	r1, #1
 8001420:	d03a      	beq.n	8001498 <main+0x1174>
				if (!start_light_value.red_count && (track_counter - start_light_change_time > 6)){ // (!start_light_value.red_count && (millis - start_light_change_time > 400))
 8001422:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8001424:	6809      	ldr	r1, [r1, #0]
 8001426:	1a52      	subs	r2, r2, r1
 8001428:	2a06      	cmp	r2, #6
 800142a:	d801      	bhi.n	8001430 <main+0x110c>
 800142c:	f7ff fa5c 	bl	80008e8 <main+0x5c4>
			msg.value = ((valueReversed & 0b001) << 2) | (valueReversed & 0b010) | ((valueReversed & 0b100) >> 2);
 8001430:	4682      	mov	sl, r0
 8001432:	e414      	b.n	8000c5e <main+0x93a>
			if (start_light_value.yellow_flag && (RACE_STATE_JUMP_START != race_state.curr)){
 8001434:	78b9      	ldrb	r1, [r7, #2]
 8001436:	2900      	cmp	r1, #0
 8001438:	d101      	bne.n	800143e <main+0x111a>
 800143a:	f7ff fb54 	bl	8000ae6 <main+0x7c2>
	startLightValue->update_flag = 1;
 800143e:	464a      	mov	r2, r9
	startLightValue->yellow_flag = newValue;
 8001440:	807b      	strh	r3, [r7, #2]
	startLightValue->update_flag = 1;
 8001442:	71ba      	strb	r2, [r7, #6]
		if (RACE_STATE_GREEN_FLAG == race_state.curr){
 8001444:	f7ff fa6c 	bl	8000920 <main+0x5fc>
 8001448:	4002001c 	.word	0x4002001c
 800144c:	00000203 	.word	0x00000203
								} else if (9 == value) {
 8001450:	2e09      	cmp	r6, #9
 8001452:	d000      	beq.n	8001456 <main+0x1132>
 8001454:	e5bf      	b.n	8000fd6 <main+0xcb2>
									uart_race_info.reset_event = 1;
 8001456:	2201      	movs	r2, #1
 8001458:	9d04      	ldr	r5, [sp, #16]
 800145a:	00a4      	lsls	r4, r4, #2
 800145c:	772a      	strb	r2, [r5, #28]
									uart_race_info.lap_count = 0;
 800145e:	2200      	movs	r2, #0
 8001460:	4694      	mov	ip, r2
 8001462:	46a2      	mov	sl, r4
 8001464:	002a      	movs	r2, r5
 8001466:	4665      	mov	r5, ip
 8001468:	7695      	strb	r5, [r2, #26]
										uart_race_info.driver_data[controller].finished = 0;
 800146a:	4452      	add	r2, sl
 800146c:	1c94      	adds	r4, r2, #2
										uart_race_info.driver_data[controller].position = 0;
 800146e:	1c55      	adds	r5, r2, #1
										uart_race_info.driver_data[controller].finished = 0;
 8001470:	941c      	str	r4, [sp, #112]	@ 0x70
 8001472:	4664      	mov	r4, ip
										uart_race_info.driver_data[controller].position = 0;
 8001474:	46ac      	mov	ip, r5
									uart_race_info.lap_count = 0;
 8001476:	3e03      	subs	r6, #3
										uart_race_info.driver_data[controller].laps = 0;
 8001478:	3203      	adds	r2, #3
 800147a:	931d      	str	r3, [sp, #116]	@ 0x74
										uart_race_info.driver_data[controller].finished = 0;
 800147c:	9d1c      	ldr	r5, [sp, #112]	@ 0x70
										uart_race_info.driver_data[controller].fuel = 0;
 800147e:	4653      	mov	r3, sl
										uart_race_info.driver_data[controller].finished = 0;
 8001480:	702c      	strb	r4, [r5, #0]
										uart_race_info.driver_data[controller].position = 0;
 8001482:	4665      	mov	r5, ip
									for (uint8_t _cntrl = 0; _cntrl < 6; _cntrl++){
 8001484:	3e01      	subs	r6, #1
										uart_race_info.driver_data[controller].position = 0;
 8001486:	702c      	strb	r4, [r5, #0]
										uart_race_info.driver_data[controller].fuel = 0;
 8001488:	9d04      	ldr	r5, [sp, #16]
									for (uint8_t _cntrl = 0; _cntrl < 6; _cntrl++){
 800148a:	b2f6      	uxtb	r6, r6
										uart_race_info.driver_data[controller].fuel = 0;
 800148c:	54ec      	strb	r4, [r5, r3]
										uart_race_info.driver_data[controller].laps = 0;
 800148e:	7014      	strb	r4, [r2, #0]
									for (uint8_t _cntrl = 0; _cntrl < 6; _cntrl++){
 8001490:	2e00      	cmp	r6, #0
 8001492:	d1f3      	bne.n	800147c <main+0x1158>
 8001494:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8001496:	e59e      	b.n	8000fd6 <main+0xcb2>
						start_light_change_time = track_counter;
 8001498:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800149a:	601a      	str	r2, [r3, #0]
			if (CU_CONTROLLER_JUMPSTART == decoded_data.type){
 800149c:	f7ff fa24 	bl	80008e8 <main+0x5c4>
			if (start_light_value.yellow_flag && (RACE_STATE_JUMP_START != race_state.curr)){
 80014a0:	78b9      	ldrb	r1, [r7, #2]
 80014a2:	2900      	cmp	r1, #0
 80014a4:	d003      	beq.n	80014ae <main+0x118a>
	startLightValue->yellow_flag = newValue;
 80014a6:	2100      	movs	r1, #0
 80014a8:	8079      	strh	r1, [r7, #2]
		if (RACE_STATE_GREEN_FLAG == race_state.curr){
 80014aa:	f7ff fb64 	bl	8000b76 <main+0x852>
			if ((1 == start_light_value.green_flag) && (RACE == session_type))
 80014ae:	7939      	ldrb	r1, [r7, #4]
 80014b0:	2901      	cmp	r1, #1
 80014b2:	d100      	bne.n	80014b6 <main+0x1192>
 80014b4:	e4e5      	b.n	8000e82 <main+0xb5e>
			else if ((0 == start_light_value.green_flag) && (QUALIFYING_TRAINING == session_type) && (RACE_STATE_OPEN == race_state.curr))
 80014b6:	2900      	cmp	r1, #0
 80014b8:	d101      	bne.n	80014be <main+0x119a>
 80014ba:	f7ff fb62 	bl	8000b82 <main+0x85e>
 80014be:	f7ff fa4c 	bl	800095a <main+0x636>
				if (decoded_data.value && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 80014c2:	4651      	mov	r1, sl
					safetycar_debounce++;
 80014c4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80014c6:	7812      	ldrb	r2, [r2, #0]
				if (decoded_data.value && (race_state.curr != RACE_STATE_YELLOW_FLAG))
 80014c8:	2900      	cmp	r1, #0
 80014ca:	d101      	bne.n	80014d0 <main+0x11ac>
 80014cc:	f7ff fb34 	bl	8000b38 <main+0x814>
 80014d0:	e59b      	b.n	800100a <main+0xce6>
 80014d2:	46c0      	nop			@ (mov r8, r8)

080014d4 <HAL_TIM_PWM_PulseFinishedCallback>:
	if (htim->Instance == TIM16)
 80014d4:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <HAL_TIM_PWM_PulseFinishedCallback+0x14>)
 80014d6:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 80014d8:	b510      	push	{r4, lr}
	if (htim->Instance == TIM16)
 80014da:	429a      	cmp	r2, r3
 80014dc:	d000      	beq.n	80014e0 <HAL_TIM_PWM_PulseFinishedCallback+0xc>
}
 80014de:	bd10      	pop	{r4, pc}
		start_lights_dma_callback();
 80014e0:	f000 fa10 	bl	8001904 <start_lights_dma_callback>
}
 80014e4:	e7fb      	b.n	80014de <HAL_TIM_PWM_PulseFinishedCallback+0xa>
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	40014400 	.word	0x40014400

080014ec <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
	while (1)
 80014ee:	e7fe      	b.n	80014ee <Error_Handler+0x2>

080014f0 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f0:	2201      	movs	r2, #1
 80014f2:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <HAL_MspInit+0x2c>)
{
 80014f4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f6:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80014f8:	4311      	orrs	r1, r2
 80014fa:	6419      	str	r1, [r3, #64]	@ 0x40
 80014fc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80014fe:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001500:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001502:	9200      	str	r2, [sp, #0]
 8001504:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001508:	0549      	lsls	r1, r1, #21
 800150a:	430a      	orrs	r2, r1
 800150c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800150e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001510:	400b      	ands	r3, r1
 8001512:	9301      	str	r3, [sp, #4]
 8001514:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001516:	b002      	add	sp, #8
 8001518:	4770      	bx	lr
 800151a:	46c0      	nop			@ (mov r8, r8)
 800151c:	40021000 	.word	0x40021000

08001520 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001520:	b530      	push	{r4, r5, lr}
  if(htim_base->Instance==TIM16)
 8001522:	4b17      	ldr	r3, [pc, #92]	@ (8001580 <HAL_TIM_Base_MspInit+0x60>)
 8001524:	6802      	ldr	r2, [r0, #0]
{
 8001526:	0004      	movs	r4, r0
 8001528:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM16)
 800152a:	429a      	cmp	r2, r3
 800152c:	d001      	beq.n	8001532 <HAL_TIM_Base_MspInit+0x12>

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 800152e:	b003      	add	sp, #12
 8001530:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001532:	2180      	movs	r1, #128	@ 0x80
 8001534:	4b13      	ldr	r3, [pc, #76]	@ (8001584 <HAL_TIM_Base_MspInit+0x64>)
 8001536:	0289      	lsls	r1, r1, #10
 8001538:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    hdma_tim16_ch1.Instance = DMA1_Channel1;
 800153a:	4d13      	ldr	r5, [pc, #76]	@ (8001588 <HAL_TIM_Base_MspInit+0x68>)
    __HAL_RCC_TIM16_CLK_ENABLE();
 800153c:	430a      	orrs	r2, r1
 800153e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    hdma_tim16_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001542:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001544:	400b      	ands	r3, r1
 8001546:	9301      	str	r3, [sp, #4]
 8001548:	9b01      	ldr	r3, [sp, #4]
    hdma_tim16_ch1.Instance = DMA1_Channel1;
 800154a:	4b10      	ldr	r3, [pc, #64]	@ (800158c <HAL_TIM_Base_MspInit+0x6c>)
    hdma_tim16_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800154c:	612a      	str	r2, [r5, #16]
    hdma_tim16_ch1.Instance = DMA1_Channel1;
 800154e:	602b      	str	r3, [r5, #0]
    hdma_tim16_ch1.Init.Request = DMA_REQUEST_TIM16_CH1;
 8001550:	232c      	movs	r3, #44	@ 0x2c
    hdma_tim16_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001552:	3280      	adds	r2, #128	@ 0x80
    hdma_tim16_ch1.Init.Request = DMA_REQUEST_TIM16_CH1;
 8001554:	606b      	str	r3, [r5, #4]
    hdma_tim16_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001556:	616a      	str	r2, [r5, #20]
    hdma_tim16_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001558:	3b1c      	subs	r3, #28
    hdma_tim16_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800155a:	2280      	movs	r2, #128	@ 0x80
    hdma_tim16_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800155c:	60ab      	str	r3, [r5, #8]
    hdma_tim16_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800155e:	2300      	movs	r3, #0
    hdma_tim16_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001560:	00d2      	lsls	r2, r2, #3
    if (HAL_DMA_Init(&hdma_tim16_ch1) != HAL_OK)
 8001562:	0028      	movs	r0, r5
    hdma_tim16_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001564:	60eb      	str	r3, [r5, #12]
    hdma_tim16_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001566:	61aa      	str	r2, [r5, #24]
    hdma_tim16_ch1.Init.Mode = DMA_NORMAL;
 8001568:	61eb      	str	r3, [r5, #28]
    hdma_tim16_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800156a:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1) != HAL_OK)
 800156c:	f000 fa88 	bl	8001a80 <HAL_DMA_Init>
 8001570:	2800      	cmp	r0, #0
 8001572:	d102      	bne.n	800157a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1);
 8001574:	6265      	str	r5, [r4, #36]	@ 0x24
 8001576:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8001578:	e7d9      	b.n	800152e <HAL_TIM_Base_MspInit+0xe>
      Error_Handler();
 800157a:	f7ff ffb7 	bl	80014ec <Error_Handler>
 800157e:	e7f9      	b.n	8001574 <HAL_TIM_Base_MspInit+0x54>
 8001580:	40014400 	.word	0x40014400
 8001584:	40021000 	.word	0x40021000
 8001588:	20000128 	.word	0x20000128
 800158c:	40020008 	.word	0x40020008

08001590 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001590:	b510      	push	{r4, lr}
 8001592:	0004      	movs	r4, r0
 8001594:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	2214      	movs	r2, #20
 8001598:	2100      	movs	r1, #0
 800159a:	a802      	add	r0, sp, #8
 800159c:	f001 fd62 	bl	8003064 <memset>
  if(htim->Instance==TIM16)
 80015a0:	4b0d      	ldr	r3, [pc, #52]	@ (80015d8 <HAL_TIM_MspPostInit+0x48>)
 80015a2:	6822      	ldr	r2, [r4, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d001      	beq.n	80015ac <HAL_TIM_MspPostInit+0x1c>
    /* USER CODE BEGIN TIM16_MspPostInit 1 */

    /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80015a8:	b008      	add	sp, #32
 80015aa:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ac:	2301      	movs	r3, #1
 80015ae:	4a0b      	ldr	r2, [pc, #44]	@ (80015dc <HAL_TIM_MspPostInit+0x4c>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	6b51      	ldr	r1, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b4:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b6:	4319      	orrs	r1, r3
 80015b8:	6351      	str	r1, [r2, #52]	@ 0x34
 80015ba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015bc:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015be:	4013      	ands	r3, r2
 80015c0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015c2:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015c6:	2302      	movs	r3, #2
 80015c8:	9202      	str	r2, [sp, #8]
 80015ca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015cc:	2302      	movs	r3, #2
 80015ce:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 80015d0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d2:	f000 fb91 	bl	8001cf8 <HAL_GPIO_Init>
}
 80015d6:	e7e7      	b.n	80015a8 <HAL_TIM_MspPostInit+0x18>
 80015d8:	40014400 	.word	0x40014400
 80015dc:	40021000 	.word	0x40021000

080015e0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015e0:	e7fe      	b.n	80015e0 <NMI_Handler>
 80015e2:	46c0      	nop			@ (mov r8, r8)

080015e4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <HardFault_Handler>
 80015e6:	46c0      	nop			@ (mov r8, r8)

080015e8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80015e8:	4770      	bx	lr
 80015ea:	46c0      	nop			@ (mov r8, r8)

080015ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80015ec:	4770      	bx	lr
 80015ee:	46c0      	nop			@ (mov r8, r8)

080015f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015f2:	f000 f9e9 	bl	80019c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015f6:	bd10      	pop	{r4, pc}

080015f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim16_ch1);
 80015fa:	4802      	ldr	r0, [pc, #8]	@ (8001604 <DMA1_Channel1_IRQHandler+0xc>)
 80015fc:	f000 fb20 	bl	8001c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001600:	bd10      	pop	{r4, pc}
 8001602:	46c0      	nop			@ (mov r8, r8)
 8001604:	20000128 	.word	0x20000128

08001608 <DMA1_Channel2_3_IRQHandler>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8001608:	2202      	movs	r2, #2
 800160a:	4b03      	ldr	r3, [pc, #12]	@ (8001618 <DMA1_Channel2_3_IRQHandler+0x10>)
 800160c:	6819      	ldr	r1, [r3, #0]
 800160e:	420a      	tst	r2, r1
 8001610:	d000      	beq.n	8001614 <DMA1_Channel2_3_IRQHandler+0xc>
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8001612:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
	if (LL_DMA_IsActiveFlag_TC1(DMA1)){
		LL_DMA_ClearFlag_TC1(DMA1);
	}
  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001614:	4770      	bx	lr
 8001616:	46c0      	nop			@ (mov r8, r8)
 8001618:	40020000 	.word	0x40020000

0800161c <TIM3_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 800161c:	4b0a      	ldr	r3, [pc, #40]	@ (8001648 <TIM3_IRQHandler+0x2c>)

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800161e:	b510      	push	{r4, lr}
 8001620:	691a      	ldr	r2, [r3, #16]
 8001622:	06d2      	lsls	r2, r2, #27
 8001624:	d50e      	bpl.n	8001644 <TIM3_IRQHandler+0x28>
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	if (LL_TIM_IsActiveFlag_CC4(TIM3)){
		uint8_t rising = (GPIOA->IDR & (1 << 8)) != 0;
 8001626:	22a0      	movs	r2, #160	@ 0xa0
 8001628:	05d2      	lsls	r2, r2, #23
 800162a:	6911      	ldr	r1, [r2, #16]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 800162c:	2211      	movs	r2, #17
 800162e:	4252      	negs	r2, r2
  return (uint32_t)(READ_REG(TIMx->CCR4));
 8001630:	6c18      	ldr	r0, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 8001632:	611a      	str	r2, [r3, #16]
		uint16_t capture = LL_TIM_IC_GetCaptureCH4(TIM3);
		LL_TIM_ClearFlag_CC4(TIM3);
		if (ptr_man_capture_isr){
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <TIM3_IRQHandler+0x30>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <TIM3_IRQHandler+0x28>
		uint8_t rising = (GPIOA->IDR & (1 << 8)) != 0;
 800163c:	05c9      	lsls	r1, r1, #23
			ptr_man_capture_isr(capture, rising);
 800163e:	0fc9      	lsrs	r1, r1, #31
 8001640:	b280      	uxth	r0, r0
 8001642:	4798      	blx	r3
		}

	}
  /* USER CODE END TIM3_IRQn 1 */
}
 8001644:	bd10      	pop	{r4, pc}
 8001646:	46c0      	nop			@ (mov r8, r8)
 8001648:	40000400 	.word	0x40000400
 800164c:	2000004c 	.word	0x2000004c

08001650 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
	k++;
 8001650:	2003      	movs	r0, #3
		k = 0;
  //HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001652:	2200      	movs	r2, #0
	k++;
 8001654:	4904      	ldr	r1, [pc, #16]	@ (8001668 <USART1_IRQHandler+0x18>)
 8001656:	780b      	ldrb	r3, [r1, #0]
 8001658:	3301      	adds	r3, #1
 800165a:	b2db      	uxtb	r3, r3
	if (k > 3)
 800165c:	4298      	cmp	r0, r3
 800165e:	4152      	adcs	r2, r2
 8001660:	4252      	negs	r2, r2
 8001662:	4013      	ands	r3, r2
	k++;
 8001664:	700b      	strb	r3, [r1, #0]
}
 8001666:	4770      	bx	lr
 8001668:	200001d0 	.word	0x200001d0

0800166c <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800166c:	2280      	movs	r2, #128	@ 0x80
 800166e:	4b02      	ldr	r3, [pc, #8]	@ (8001678 <SystemInit+0xc>)
 8001670:	0512      	lsls	r2, r2, #20
 8001672:	609a      	str	r2, [r3, #8]
#endif
}
 8001674:	4770      	bx	lr
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <start_lights_init>:
volatile uint8_t 	START_LIGHTS_DMA_CPLT_FLAG;
TIM_HandleTypeDef	*START_LIGHTS_TIM;
uint32_t			START_LIGHTS_TIM_CHANNEL;
uint32_t			START_LIGHTS_TIM_DIER_CCxDE;

HAL_StatusTypeDef start_lights_init(TIM_HandleTypeDef *htim, uint32_t channel, uint32_t ccxde){
 800167c:	b510      	push	{r4, lr}
	if (htim == NULL)
 800167e:	2800      	cmp	r0, #0
 8001680:	d035      	beq.n	80016ee <start_lights_init+0x72>
		return HAL_ERROR;  // Return an error if htim is NULL

	START_LIGHTS_TIM = htim;
 8001682:	4b1c      	ldr	r3, [pc, #112]	@ (80016f4 <start_lights_init+0x78>)
 8001684:	6018      	str	r0, [r3, #0]
	START_LIGHTS_TIM_CHANNEL = channel;
 8001686:	4b1c      	ldr	r3, [pc, #112]	@ (80016f8 <start_lights_init+0x7c>)
 8001688:	6019      	str	r1, [r3, #0]
	START_LIGHTS_TIM_DIER_CCxDE = ccxde;
 800168a:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <start_lights_init+0x80>)
 800168c:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Init(START_LIGHTS_TIM);
 800168e:	f000 fd6f 	bl	8002170 <HAL_TIM_PWM_Init>

	for (uint16_t index = 0; index < START_LIGHTS_DMA_BUF_LEN; index++)
		START_LIGHTS_DMA_BUF[index] = 0;
 8001692:	22fa      	movs	r2, #250	@ 0xfa
 8001694:	2100      	movs	r1, #0
 8001696:	00d2      	lsls	r2, r2, #3
	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Init(START_LIGHTS_TIM);
 8001698:	0004      	movs	r4, r0
		START_LIGHTS_DMA_BUF[index] = 0;
 800169a:	4819      	ldr	r0, [pc, #100]	@ (8001700 <start_lights_init+0x84>)
 800169c:	f001 fce2 	bl	8003064 <memset>

	for (uint16_t index = 0; index < START_LIGHTS; index++){
		START_LIGHTS_DATA[index].r = 0;
		START_LIGHTS_DATA[index].g = 0;
 80016a0:	2200      	movs	r2, #0
 80016a2:	2000      	movs	r0, #0
 80016a4:	2100      	movs	r1, #0
 80016a6:	4b17      	ldr	r3, [pc, #92]	@ (8001704 <start_lights_init+0x88>)
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]
 80016b0:	611a      	str	r2, [r3, #16]
 80016b2:	615a      	str	r2, [r3, #20]
 80016b4:	619a      	str	r2, [r3, #24]
 80016b6:	61da      	str	r2, [r3, #28]
 80016b8:	621a      	str	r2, [r3, #32]
 80016ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80016bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80016be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80016c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80016c4:	639a      	str	r2, [r3, #56]	@ 0x38
 80016c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80016ca:	645a      	str	r2, [r3, #68]	@ 0x44
 80016cc:	649a      	str	r2, [r3, #72]	@ 0x48
 80016ce:	64da      	str	r2, [r3, #76]	@ 0x4c
 80016d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80016d2:	655a      	str	r2, [r3, #84]	@ 0x54
 80016d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80016d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80016d8:	661a      	str	r2, [r3, #96]	@ 0x60
 80016da:	665a      	str	r2, [r3, #100]	@ 0x64
 80016dc:	669a      	str	r2, [r3, #104]	@ 0x68
 80016de:	66da      	str	r2, [r3, #108]	@ 0x6c
 80016e0:	6718      	str	r0, [r3, #112]	@ 0x70
 80016e2:	6759      	str	r1, [r3, #116]	@ 0x74
		START_LIGHTS_DATA[index].b = 0;
	}

	// set dma clearance
	START_LIGHTS_DMA_CPLT_FLAG = 1;
 80016e4:	4b08      	ldr	r3, [pc, #32]	@ (8001708 <start_lights_init+0x8c>)
 80016e6:	3201      	adds	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]

	return halStatus;
}
 80016ea:	0020      	movs	r0, r4
 80016ec:	bd10      	pop	{r4, pc}
		return HAL_ERROR;  // Return an error if htim is NULL
 80016ee:	2401      	movs	r4, #1
 80016f0:	e7fb      	b.n	80016ea <start_lights_init+0x6e>
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	200001dc 	.word	0x200001dc
 80016f8:	200001d8 	.word	0x200001d8
 80016fc:	200001d4 	.word	0x200001d4
 8001700:	20000260 	.word	0x20000260
 8001704:	200001e8 	.word	0x200001e8
 8001708:	200001e0 	.word	0x200001e0

0800170c <start_lights_set_colour>:

void start_lights_set_colour(uint8_t index, uint8_t r, uint8_t g, uint8_t b){
 800170c:	b530      	push	{r4, r5, lr}
	if ((index < START_LIGHTS) && (START_LIGHTS_DMA_CPLT_FLAG == 1)){
 800170e:	2827      	cmp	r0, #39	@ 0x27
 8001710:	d803      	bhi.n	800171a <start_lights_set_colour+0xe>
 8001712:	4c07      	ldr	r4, [pc, #28]	@ (8001730 <start_lights_set_colour+0x24>)
 8001714:	7824      	ldrb	r4, [r4, #0]
 8001716:	2c01      	cmp	r4, #1
 8001718:	d000      	beq.n	800171c <start_lights_set_colour+0x10>
		START_LIGHTS_DATA[index].r = r;
		START_LIGHTS_DATA[index].g = g;
		START_LIGHTS_DATA[index].b = b;
	}
}
 800171a:	bd30      	pop	{r4, r5, pc}
		START_LIGHTS_DATA[index].r = r;
 800171c:	4c05      	ldr	r4, [pc, #20]	@ (8001734 <start_lights_set_colour+0x28>)
 800171e:	0045      	lsls	r5, r0, #1
 8001720:	182d      	adds	r5, r5, r0
 8001722:	0020      	movs	r0, r4
 8001724:	1964      	adds	r4, r4, r5
 8001726:	7061      	strb	r1, [r4, #1]
		START_LIGHTS_DATA[index].g = g;
 8001728:	542a      	strb	r2, [r5, r0]
		START_LIGHTS_DATA[index].b = b;
 800172a:	70a3      	strb	r3, [r4, #2]
}
 800172c:	e7f5      	b.n	800171a <start_lights_set_colour+0xe>
 800172e:	46c0      	nop			@ (mov r8, r8)
 8001730:	200001e0 	.word	0x200001e0
 8001734:	200001e8 	.word	0x200001e8

08001738 <start_lights_refresh>:
	/*if ((START_LIGHTS_TIM->hdma[START_LIGHTS_TIM_CHANNEL]->State == HAL_DMA_STATE_READY) && !START_LIGHTS_DMA_CPLT_FLAG){
		return START_LIGHTS_TIM->hdma[START_LIGHTS_TIM_CHANNEL]->State;
	}*/

	uint16_t bufIdx = 10; // start by one to let dma start properly
	for (uint16_t led = 0; led < START_LIGHTS; led++) {
 8001738:	22f0      	movs	r2, #240	@ 0xf0
 800173a:	00d2      	lsls	r2, r2, #3
HAL_StatusTypeDef start_lights_refresh(TIM_HandleTypeDef *htim){
 800173c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800173e:	464e      	mov	r6, r9
 8001740:	4691      	mov	r9, r2
			uint8_t *lds = (uint8_t *)&START_LIGHTS_DATA[led];
			// g, r, b - MSB
			for (uint8_t byte = 0; byte < 3; byte++)
				for (int8_t bit = 7; bit >= 0; bit--)
					START_LIGHTS_DMA_BUF[bufIdx++] =
 8001742:	2240      	movs	r2, #64	@ 0x40
HAL_StatusTypeDef start_lights_refresh(TIM_HandleTypeDef *htim){
 8001744:	46de      	mov	lr, fp
 8001746:	4683      	mov	fp, r0
 8001748:	4657      	mov	r7, sl
 800174a:	4645      	mov	r5, r8
					START_LIGHTS_DMA_BUF[bufIdx++] =
 800174c:	4690      	mov	r8, r2
 800174e:	3a20      	subs	r2, #32
 8001750:	4694      	mov	ip, r2
 8001752:	465a      	mov	r2, fp
HAL_StatusTypeDef start_lights_refresh(TIM_HandleTypeDef *htim){
 8001754:	b5e0      	push	{r5, r6, r7, lr}
 8001756:	4b68      	ldr	r3, [pc, #416]	@ (80018f8 <start_lights_refresh+0x1c0>)
 8001758:	b083      	sub	sp, #12
					START_LIGHTS_DMA_BUF[bufIdx++] =
 800175a:	2710      	movs	r7, #16
 800175c:	2002      	movs	r0, #2
 800175e:	2401      	movs	r4, #1
 8001760:	4966      	ldr	r1, [pc, #408]	@ (80018fc <start_lights_refresh+0x1c4>)
 8001762:	4499      	add	r9, r3
 8001764:	9201      	str	r2, [sp, #4]
 8001766:	e008      	b.n	800177a <start_lights_refresh+0x42>
 8001768:	4022      	ands	r2, r4
 800176a:	3201      	adds	r2, #1
 800176c:	859c      	strh	r4, [r3, #44]	@ 0x2c
 800176e:	85da      	strh	r2, [r3, #46]	@ 0x2e
	for (uint16_t led = 0; led < START_LIGHTS; led++) {
 8001770:	3330      	adds	r3, #48	@ 0x30
 8001772:	3103      	adds	r1, #3
 8001774:	454b      	cmp	r3, r9
 8001776:	d100      	bne.n	800177a <start_lights_refresh+0x42>
 8001778:	e0ad      	b.n	80018d6 <start_lights_refresh+0x19e>
							(lds[byte] & (1 << bit)) ? WS2812B_T1H : WS2812B_T0H;
 800177a:	780a      	ldrb	r2, [r1, #0]
					START_LIGHTS_DMA_BUF[bufIdx++] =
 800177c:	09d5      	lsrs	r5, r2, #7
 800177e:	46aa      	mov	sl, r5
 8001780:	2501      	movs	r5, #1
 8001782:	46ab      	mov	fp, r5
 8001784:	44da      	add	sl, fp
 8001786:	4655      	mov	r5, sl
 8001788:	801d      	strh	r5, [r3, #0]
 800178a:	4645      	mov	r5, r8
 800178c:	4015      	ands	r5, r2
 800178e:	1e6e      	subs	r6, r5, #1
 8001790:	41b5      	sbcs	r5, r6
 8001792:	46aa      	mov	sl, r5
 8001794:	44da      	add	sl, fp
 8001796:	4655      	mov	r5, sl
 8001798:	805d      	strh	r5, [r3, #2]
 800179a:	4665      	mov	r5, ip
 800179c:	4015      	ands	r5, r2
 800179e:	1e6e      	subs	r6, r5, #1
 80017a0:	41b5      	sbcs	r5, r6
 80017a2:	46aa      	mov	sl, r5
 80017a4:	44da      	add	sl, fp
 80017a6:	4655      	mov	r5, sl
 80017a8:	809d      	strh	r5, [r3, #4]
 80017aa:	003d      	movs	r5, r7
 80017ac:	4015      	ands	r5, r2
 80017ae:	1e6e      	subs	r6, r5, #1
 80017b0:	41b5      	sbcs	r5, r6
 80017b2:	46aa      	mov	sl, r5
 80017b4:	44da      	add	sl, fp
 80017b6:	4655      	mov	r5, sl
 80017b8:	80dd      	strh	r5, [r3, #6]
 80017ba:	2508      	movs	r5, #8
 80017bc:	4015      	ands	r5, r2
 80017be:	1e6e      	subs	r6, r5, #1
 80017c0:	41b5      	sbcs	r5, r6
 80017c2:	46aa      	mov	sl, r5
 80017c4:	44da      	add	sl, fp
 80017c6:	4655      	mov	r5, sl
 80017c8:	811d      	strh	r5, [r3, #8]
 80017ca:	2504      	movs	r5, #4
 80017cc:	4015      	ands	r5, r2
 80017ce:	1e6e      	subs	r6, r5, #1
 80017d0:	41b5      	sbcs	r5, r6
 80017d2:	46aa      	mov	sl, r5
 80017d4:	44da      	add	sl, fp
 80017d6:	4655      	mov	r5, sl
 80017d8:	815d      	strh	r5, [r3, #10]
 80017da:	0005      	movs	r5, r0
 80017dc:	4015      	ands	r5, r2
 80017de:	1e6e      	subs	r6, r5, #1
 80017e0:	41b5      	sbcs	r5, r6
 80017e2:	46aa      	mov	sl, r5
 80017e4:	44da      	add	sl, fp
 80017e6:	4655      	mov	r5, sl
 80017e8:	4022      	ands	r2, r4
 80017ea:	3201      	adds	r2, #1
 80017ec:	81da      	strh	r2, [r3, #14]
							(lds[byte] & (1 << bit)) ? WS2812B_T1H : WS2812B_T0H;
 80017ee:	784a      	ldrb	r2, [r1, #1]
					START_LIGHTS_DMA_BUF[bufIdx++] =
 80017f0:	819d      	strh	r5, [r3, #12]
 80017f2:	09d5      	lsrs	r5, r2, #7
 80017f4:	46aa      	mov	sl, r5
 80017f6:	44da      	add	sl, fp
 80017f8:	4655      	mov	r5, sl
 80017fa:	821d      	strh	r5, [r3, #16]
 80017fc:	4645      	mov	r5, r8
 80017fe:	4015      	ands	r5, r2
 8001800:	1e6e      	subs	r6, r5, #1
 8001802:	41b5      	sbcs	r5, r6
 8001804:	46aa      	mov	sl, r5
 8001806:	44da      	add	sl, fp
 8001808:	4655      	mov	r5, sl
 800180a:	825d      	strh	r5, [r3, #18]
 800180c:	4665      	mov	r5, ip
 800180e:	4015      	ands	r5, r2
 8001810:	1e6e      	subs	r6, r5, #1
 8001812:	41b5      	sbcs	r5, r6
 8001814:	46aa      	mov	sl, r5
 8001816:	44da      	add	sl, fp
 8001818:	4655      	mov	r5, sl
 800181a:	829d      	strh	r5, [r3, #20]
 800181c:	003d      	movs	r5, r7
 800181e:	4015      	ands	r5, r2
 8001820:	1e6e      	subs	r6, r5, #1
 8001822:	41b5      	sbcs	r5, r6
 8001824:	46aa      	mov	sl, r5
 8001826:	44da      	add	sl, fp
 8001828:	4655      	mov	r5, sl
 800182a:	82dd      	strh	r5, [r3, #22]
 800182c:	2508      	movs	r5, #8
 800182e:	4015      	ands	r5, r2
 8001830:	1e6e      	subs	r6, r5, #1
 8001832:	41b5      	sbcs	r5, r6
 8001834:	46aa      	mov	sl, r5
 8001836:	44da      	add	sl, fp
 8001838:	4655      	mov	r5, sl
 800183a:	831d      	strh	r5, [r3, #24]
 800183c:	2504      	movs	r5, #4
 800183e:	4015      	ands	r5, r2
 8001840:	1e6e      	subs	r6, r5, #1
 8001842:	41b5      	sbcs	r5, r6
 8001844:	46aa      	mov	sl, r5
 8001846:	44da      	add	sl, fp
 8001848:	4655      	mov	r5, sl
 800184a:	835d      	strh	r5, [r3, #26]
 800184c:	0005      	movs	r5, r0
 800184e:	4015      	ands	r5, r2
 8001850:	1e6e      	subs	r6, r5, #1
 8001852:	41b5      	sbcs	r5, r6
 8001854:	46aa      	mov	sl, r5
 8001856:	44da      	add	sl, fp
 8001858:	4655      	mov	r5, sl
 800185a:	4022      	ands	r2, r4
 800185c:	3201      	adds	r2, #1
 800185e:	83da      	strh	r2, [r3, #30]
							(lds[byte] & (1 << bit)) ? WS2812B_T1H : WS2812B_T0H;
 8001860:	788a      	ldrb	r2, [r1, #2]
					START_LIGHTS_DMA_BUF[bufIdx++] =
 8001862:	839d      	strh	r5, [r3, #28]
 8001864:	09d5      	lsrs	r5, r2, #7
 8001866:	46aa      	mov	sl, r5
 8001868:	44da      	add	sl, fp
 800186a:	4655      	mov	r5, sl
 800186c:	841d      	strh	r5, [r3, #32]
 800186e:	4645      	mov	r5, r8
 8001870:	4015      	ands	r5, r2
 8001872:	1e6e      	subs	r6, r5, #1
 8001874:	41b5      	sbcs	r5, r6
 8001876:	46aa      	mov	sl, r5
 8001878:	44da      	add	sl, fp
 800187a:	4655      	mov	r5, sl
 800187c:	845d      	strh	r5, [r3, #34]	@ 0x22
 800187e:	4665      	mov	r5, ip
 8001880:	4015      	ands	r5, r2
 8001882:	1e6e      	subs	r6, r5, #1
 8001884:	41b5      	sbcs	r5, r6
 8001886:	46aa      	mov	sl, r5
 8001888:	44da      	add	sl, fp
 800188a:	4655      	mov	r5, sl
 800188c:	849d      	strh	r5, [r3, #36]	@ 0x24
 800188e:	003d      	movs	r5, r7
 8001890:	4015      	ands	r5, r2
 8001892:	1e6e      	subs	r6, r5, #1
 8001894:	41b5      	sbcs	r5, r6
 8001896:	46aa      	mov	sl, r5
 8001898:	44da      	add	sl, fp
 800189a:	4655      	mov	r5, sl
 800189c:	84dd      	strh	r5, [r3, #38]	@ 0x26
 800189e:	2508      	movs	r5, #8
 80018a0:	4015      	ands	r5, r2
 80018a2:	1e6e      	subs	r6, r5, #1
 80018a4:	41b5      	sbcs	r5, r6
 80018a6:	46aa      	mov	sl, r5
 80018a8:	44da      	add	sl, fp
 80018aa:	4655      	mov	r5, sl
 80018ac:	851d      	strh	r5, [r3, #40]	@ 0x28
 80018ae:	2504      	movs	r5, #4
 80018b0:	4015      	ands	r5, r2
 80018b2:	1e6e      	subs	r6, r5, #1
 80018b4:	41b5      	sbcs	r5, r6
 80018b6:	46aa      	mov	sl, r5
 80018b8:	44da      	add	sl, fp
 80018ba:	4655      	mov	r5, sl
 80018bc:	855d      	strh	r5, [r3, #42]	@ 0x2a
 80018be:	4210      	tst	r0, r2
 80018c0:	d100      	bne.n	80018c4 <start_lights_refresh+0x18c>
 80018c2:	e751      	b.n	8001768 <start_lights_refresh+0x30>
 80018c4:	4022      	ands	r2, r4
 80018c6:	3201      	adds	r2, #1
 80018c8:	8598      	strh	r0, [r3, #44]	@ 0x2c
 80018ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
	for (uint16_t led = 0; led < START_LIGHTS; led++) {
 80018cc:	3330      	adds	r3, #48	@ 0x30
 80018ce:	3103      	adds	r1, #3
 80018d0:	454b      	cmp	r3, r9
 80018d2:	d000      	beq.n	80018d6 <start_lights_refresh+0x19e>
 80018d4:	e751      	b.n	800177a <start_lights_refresh+0x42>
 80018d6:	9b01      	ldr	r3, [sp, #4]
		}

	//HAL_StatusTypeDef halStatus= HAL_OK;
	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Start_DMA(htim, TIM_CHANNEL_1, (uint32_t *) START_LIGHTS_DMA_BUF, START_LIGHTS_DMA_BUF_LEN);
 80018d8:	2100      	movs	r1, #0
 80018da:	469b      	mov	fp, r3
 80018dc:	23fa      	movs	r3, #250	@ 0xfa
 80018de:	4658      	mov	r0, fp
 80018e0:	4a07      	ldr	r2, [pc, #28]	@ (8001900 <start_lights_refresh+0x1c8>)
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	f000 fcb6 	bl	8002254 <HAL_TIM_PWM_Start_DMA>

	/*if (HAL_OK == halStatus)
		START_LIGHTS_DMA_CPLT_FLAG = 0;*/

	return halStatus;
}
 80018e8:	b003      	add	sp, #12
 80018ea:	bcf0      	pop	{r4, r5, r6, r7}
 80018ec:	46bb      	mov	fp, r7
 80018ee:	46b2      	mov	sl, r6
 80018f0:	46a9      	mov	r9, r5
 80018f2:	46a0      	mov	r8, r4
 80018f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018f6:	46c0      	nop			@ (mov r8, r8)
 80018f8:	20000274 	.word	0x20000274
 80018fc:	200001e8 	.word	0x200001e8
 8001900:	20000260 	.word	0x20000260

08001904 <start_lights_dma_callback>:

	// Disable capture/compare DMA event
	//CLEAR_BIT(START_LIGHTS_TIM->Instance->DIER, START_LIGHTS_TIM_DIER_CCxDE);

	// set clearance for dma
	START_LIGHTS_DMA_CPLT_FLAG = 1;
 8001904:	2201      	movs	r2, #1
 8001906:	4b01      	ldr	r3, [pc, #4]	@ (800190c <start_lights_dma_callback+0x8>)
 8001908:	701a      	strb	r2, [r3, #0]
}
 800190a:	4770      	bx	lr
 800190c:	200001e0 	.word	0x200001e0

08001910 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001910:	480d      	ldr	r0, [pc, #52]	@ (8001948 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001912:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001914:	f7ff feaa 	bl	800166c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001918:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800191a:	e003      	b.n	8001924 <LoopCopyDataInit>

0800191c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800191c:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800191e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001920:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001922:	3104      	adds	r1, #4

08001924 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001924:	480a      	ldr	r0, [pc, #40]	@ (8001950 <LoopForever+0xa>)
  ldr r3, =_edata
 8001926:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <LoopForever+0xe>)
  adds r2, r0, r1
 8001928:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800192a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800192c:	d3f6      	bcc.n	800191c <CopyDataInit>
  ldr r2, =_sbss
 800192e:	4a0a      	ldr	r2, [pc, #40]	@ (8001958 <LoopForever+0x12>)
  b LoopFillZerobss
 8001930:	e002      	b.n	8001938 <LoopFillZerobss>

08001932 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  str  r3, [r2]
 8001934:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001936:	3204      	adds	r2, #4

08001938 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <LoopForever+0x16>)
  cmp r2, r3
 800193a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800193c:	d3f9      	bcc.n	8001932 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800193e:	f001 fb99 	bl	8003074 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001942:	f7fe fcef 	bl	8000324 <main>

08001946 <LoopForever>:

LoopForever:
    b LoopForever
 8001946:	e7fe      	b.n	8001946 <LoopForever>
  ldr   r0, =_estack
 8001948:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 800194c:	08003230 	.word	0x08003230
  ldr r0, =_sdata
 8001950:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001954:	2000002c 	.word	0x2000002c
  ldr r2, =_sbss
 8001958:	20000030 	.word	0x20000030
  ldr r3, = _ebss
 800195c:	20000a34 	.word	0x20000a34

08001960 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001960:	e7fe      	b.n	8001960 <ADC1_IRQHandler>
	...

08001964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001964:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8001966:	4b0f      	ldr	r3, [pc, #60]	@ (80019a4 <HAL_InitTick+0x40>)
{
 8001968:	0004      	movs	r4, r0
  if ((uint32_t)uwTickFreq != 0UL)
 800196a:	7819      	ldrb	r1, [r3, #0]
 800196c:	2900      	cmp	r1, #0
 800196e:	d101      	bne.n	8001974 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8001970:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8001972:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001974:	20fa      	movs	r0, #250	@ 0xfa
 8001976:	0080      	lsls	r0, r0, #2
 8001978:	f7fe fbc6 	bl	8000108 <__udivsi3>
 800197c:	4d0a      	ldr	r5, [pc, #40]	@ (80019a8 <HAL_InitTick+0x44>)
 800197e:	0001      	movs	r1, r0
 8001980:	6828      	ldr	r0, [r5, #0]
 8001982:	f7fe fbc1 	bl	8000108 <__udivsi3>
 8001986:	f000 f861 	bl	8001a4c <HAL_SYSTICK_Config>
 800198a:	2800      	cmp	r0, #0
 800198c:	d1f0      	bne.n	8001970 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800198e:	2c03      	cmp	r4, #3
 8001990:	d8ee      	bhi.n	8001970 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001992:	3801      	subs	r0, #1
 8001994:	2200      	movs	r2, #0
 8001996:	0021      	movs	r1, r4
 8001998:	f000 f822 	bl	80019e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800199c:	4b03      	ldr	r3, [pc, #12]	@ (80019ac <HAL_InitTick+0x48>)
 800199e:	2000      	movs	r0, #0
 80019a0:	601c      	str	r4, [r3, #0]
  return status;
 80019a2:	e7e6      	b.n	8001972 <HAL_InitTick+0xe>
 80019a4:	20000024 	.word	0x20000024
 80019a8:	20000020 	.word	0x20000020
 80019ac:	20000028 	.word	0x20000028

080019b0 <HAL_Init>:
{
 80019b0:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019b2:	2003      	movs	r0, #3
 80019b4:	f7ff ffd6 	bl	8001964 <HAL_InitTick>
 80019b8:	1e04      	subs	r4, r0, #0
 80019ba:	d002      	beq.n	80019c2 <HAL_Init+0x12>
    status = HAL_ERROR;
 80019bc:	2401      	movs	r4, #1
}
 80019be:	0020      	movs	r0, r4
 80019c0:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 80019c2:	f7ff fd95 	bl	80014f0 <HAL_MspInit>
 80019c6:	e7fa      	b.n	80019be <HAL_Init+0xe>

080019c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80019c8:	4a03      	ldr	r2, [pc, #12]	@ (80019d8 <HAL_IncTick+0x10>)
 80019ca:	4b04      	ldr	r3, [pc, #16]	@ (80019dc <HAL_IncTick+0x14>)
 80019cc:	6811      	ldr	r1, [r2, #0]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	185b      	adds	r3, r3, r1
 80019d2:	6013      	str	r3, [r2, #0]
}
 80019d4:	4770      	bx	lr
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	20000a30 	.word	0x20000a30
 80019dc:	20000024 	.word	0x20000024

080019e0 <HAL_NVIC_SetPriority>:
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019e0:	22ff      	movs	r2, #255	@ 0xff
 80019e2:	2303      	movs	r3, #3
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e4:	b510      	push	{r4, lr}
 80019e6:	0014      	movs	r4, r2
 80019e8:	4003      	ands	r3, r0
 80019ea:	00db      	lsls	r3, r3, #3
 80019ec:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019ee:	0189      	lsls	r1, r1, #6
 80019f0:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019f2:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019f4:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 80019f6:	2800      	cmp	r0, #0
 80019f8:	db0b      	blt.n	8001a12 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019fa:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <HAL_NVIC_SetPriority+0x4c>)
 80019fc:	21c0      	movs	r1, #192	@ 0xc0
 80019fe:	469c      	mov	ip, r3
 8001a00:	0880      	lsrs	r0, r0, #2
 8001a02:	0080      	lsls	r0, r0, #2
 8001a04:	4460      	add	r0, ip
 8001a06:	0089      	lsls	r1, r1, #2
 8001a08:	5843      	ldr	r3, [r0, r1]
 8001a0a:	4023      	ands	r3, r4
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	5043      	str	r3, [r0, r1]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8001a10:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a12:	230f      	movs	r3, #15
 8001a14:	4906      	ldr	r1, [pc, #24]	@ (8001a30 <HAL_NVIC_SetPriority+0x50>)
 8001a16:	4003      	ands	r3, r0
 8001a18:	468c      	mov	ip, r1
 8001a1a:	3b08      	subs	r3, #8
 8001a1c:	089b      	lsrs	r3, r3, #2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4463      	add	r3, ip
 8001a22:	69d9      	ldr	r1, [r3, #28]
 8001a24:	400c      	ands	r4, r1
 8001a26:	4314      	orrs	r4, r2
 8001a28:	61dc      	str	r4, [r3, #28]
 8001a2a:	e7f1      	b.n	8001a10 <HAL_NVIC_SetPriority+0x30>
 8001a2c:	e000e100 	.word	0xe000e100
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001a34:	2800      	cmp	r0, #0
 8001a36:	db05      	blt.n	8001a44 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a38:	221f      	movs	r2, #31
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	4002      	ands	r2, r0
 8001a3e:	4093      	lsls	r3, r2
 8001a40:	4a01      	ldr	r2, [pc, #4]	@ (8001a48 <HAL_NVIC_EnableIRQ+0x14>)
 8001a42:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001a44:	4770      	bx	lr
 8001a46:	46c0      	nop			@ (mov r8, r8)
 8001a48:	e000e100 	.word	0xe000e100

08001a4c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a4c:	2280      	movs	r2, #128	@ 0x80
 8001a4e:	1e43      	subs	r3, r0, #1
 8001a50:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a52:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d20e      	bcs.n	8001a76 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a58:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5a:	4a07      	ldr	r2, [pc, #28]	@ (8001a78 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a5c:	4807      	ldr	r0, [pc, #28]	@ (8001a7c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a60:	6a03      	ldr	r3, [r0, #32]
 8001a62:	0609      	lsls	r1, r1, #24
 8001a64:	021b      	lsls	r3, r3, #8
 8001a66:	0a1b      	lsrs	r3, r3, #8
 8001a68:	430b      	orrs	r3, r1
 8001a6a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a6c:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a6e:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a70:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a72:	3307      	adds	r3, #7
 8001a74:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001a76:	4770      	bx	lr
 8001a78:	e000e010 	.word	0xe000e010
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a82:	46ce      	mov	lr, r9
 8001a84:	4647      	mov	r7, r8
 8001a86:	0004      	movs	r4, r0
 8001a88:	b580      	push	{r7, lr}
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001a8a:	2800      	cmp	r0, #0
 8001a8c:	d063      	beq.n	8001b56 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001a8e:	6805      	ldr	r5, [r0, #0]
 8001a90:	4b32      	ldr	r3, [pc, #200]	@ (8001b5c <HAL_DMA_Init+0xdc>)
 8001a92:	2114      	movs	r1, #20
 8001a94:	18e8      	adds	r0, r5, r3
 8001a96:	f7fe fb37 	bl	8000108 <__udivsi3>
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8001a9a:	0083      	lsls	r3, r0, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001a9c:	6423      	str	r3, [r4, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	2325      	movs	r3, #37	@ 0x25
 8001aa2:	54e2      	strb	r2, [r4, r3]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001aa4:	682b      	ldr	r3, [r5, #0]
 8001aa6:	4a2e      	ldr	r2, [pc, #184]	@ (8001b60 <HAL_DMA_Init+0xe0>)
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001aa8:	68a6      	ldr	r6, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001aaa:	4013      	ands	r3, r2
 8001aac:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001aae:	68e3      	ldr	r3, [r4, #12]
 8001ab0:	6921      	ldr	r1, [r4, #16]
 8001ab2:	4333      	orrs	r3, r6
 8001ab4:	430b      	orrs	r3, r1
 8001ab6:	6961      	ldr	r1, [r4, #20]
 8001ab8:	682a      	ldr	r2, [r5, #0]
 8001aba:	430b      	orrs	r3, r1
 8001abc:	69a1      	ldr	r1, [r4, #24]
 8001abe:	430b      	orrs	r3, r1
 8001ac0:	69e1      	ldr	r1, [r4, #28]
 8001ac2:	430b      	orrs	r3, r1
 8001ac4:	6a21      	ldr	r1, [r4, #32]
 8001ac6:	430b      	orrs	r3, r1
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	602b      	str	r3, [r5, #0]
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001acc:	4b25      	ldr	r3, [pc, #148]	@ (8001b64 <HAL_DMA_Init+0xe4>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ace:	2114      	movs	r1, #20
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001ad0:	469c      	mov	ip, r3
                                                             ((hdma->ChannelIndex >> 2U) * \
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001ad2:	4b25      	ldr	r3, [pc, #148]	@ (8001b68 <HAL_DMA_Init+0xe8>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001ad4:	4460      	add	r0, ip
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001ad6:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001ad8:	4698      	mov	r8, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ada:	23ff      	movs	r3, #255	@ 0xff
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001adc:	0087      	lsls	r7, r0, #2
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ade:	0018      	movs	r0, r3
 8001ae0:	4028      	ands	r0, r5
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001ae2:	6467      	str	r7, [r4, #68]	@ 0x44
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ae4:	3808      	subs	r0, #8
 8001ae6:	4699      	mov	r9, r3
 8001ae8:	f7fe fb0e 	bl	8000108 <__udivsi3>
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001aec:	231c      	movs	r3, #28
 8001aee:	2201      	movs	r2, #1
 8001af0:	4003      	ands	r3, r0
 8001af2:	0010      	movs	r0, r2
 8001af4:	4098      	lsls	r0, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001af6:	2380      	movs	r3, #128	@ 0x80
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001af8:	64e0      	str	r0, [r4, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001afa:	01db      	lsls	r3, r3, #7
 8001afc:	429e      	cmp	r6, r3
 8001afe:	d020      	beq.n	8001b42 <HAL_DMA_Init+0xc2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b00:	464b      	mov	r3, r9
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b02:	4645      	mov	r5, r8
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b04:	6861      	ldr	r1, [r4, #4]
 8001b06:	400b      	ands	r3, r1
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001b08:	3901      	subs	r1, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b0a:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b0c:	6068      	str	r0, [r5, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001b0e:	2903      	cmp	r1, #3
 8001b10:	d81c      	bhi.n	8001b4c <HAL_DMA_Init+0xcc>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001b12:	4916      	ldr	r1, [pc, #88]	@ (8001b6c <HAL_DMA_Init+0xec>)
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b14:	4816      	ldr	r0, [pc, #88]	@ (8001b70 <HAL_DMA_Init+0xf0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001b16:	1859      	adds	r1, r3, r1

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	409a      	lsls	r2, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b1c:	2300      	movs	r3, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001b1e:	0089      	lsls	r1, r1, #2
 8001b20:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b22:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001b24:	65a2      	str	r2, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b26:	600b      	str	r3, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b28:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b2a:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8001b2c:	2225      	movs	r2, #37	@ 0x25
 8001b2e:	2101      	movs	r1, #1
  return HAL_OK;
 8001b30:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b32:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8001b34:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8001b36:	3a01      	subs	r2, #1
 8001b38:	54a3      	strb	r3, [r4, r2]
}
 8001b3a:	bcc0      	pop	{r6, r7}
 8001b3c:	46b9      	mov	r9, r7
 8001b3e:	46b0      	mov	r8, r6
 8001b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001b42:	2300      	movs	r3, #0
 8001b44:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b46:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b48:	4643      	mov	r3, r8
 8001b4a:	6058      	str	r0, [r3, #4]
    hdma->DMAmuxRequestGen = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001b50:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001b52:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001b54:	e7e9      	b.n	8001b2a <HAL_DMA_Init+0xaa>
    return HAL_ERROR;
 8001b56:	2001      	movs	r0, #1
 8001b58:	e7ef      	b.n	8001b3a <HAL_DMA_Init+0xba>
 8001b5a:	46c0      	nop			@ (mov r8, r8)
 8001b5c:	bffdfff8 	.word	0xbffdfff8
 8001b60:	ffff800f 	.word	0xffff800f
 8001b64:	10008200 	.word	0x10008200
 8001b68:	40020880 	.word	0x40020880
 8001b6c:	1000823f 	.word	0x1000823f
 8001b70:	40020940 	.word	0x40020940

08001b74 <HAL_DMA_Start_IT>:
{
 8001b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b76:	46c6      	mov	lr, r8
 8001b78:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8001b7a:	2024      	movs	r0, #36	@ 0x24
{
 8001b7c:	b500      	push	{lr}
  __HAL_LOCK(hdma);
 8001b7e:	5c25      	ldrb	r5, [r4, r0]
 8001b80:	2d01      	cmp	r5, #1
 8001b82:	d04d      	beq.n	8001c20 <HAL_DMA_Start_IT+0xac>
 8001b84:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8001b86:	2625      	movs	r6, #37	@ 0x25
  __HAL_LOCK(hdma);
 8001b88:	5425      	strb	r5, [r4, r0]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001b8a:	5da5      	ldrb	r5, [r4, r6]
    status = HAL_BUSY;
 8001b8c:	3822      	subs	r0, #34	@ 0x22
  if (HAL_DMA_STATE_READY == hdma->State)
 8001b8e:	b2ef      	uxtb	r7, r5
 8001b90:	2d01      	cmp	r5, #1
 8001b92:	d005      	beq.n	8001ba0 <HAL_DMA_Start_IT+0x2c>
  __HAL_UNLOCK(hdma);
 8001b94:	2324      	movs	r3, #36	@ 0x24
 8001b96:	2200      	movs	r2, #0
 8001b98:	54e2      	strb	r2, [r4, r3]
}
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	46b8      	mov	r8, r7
 8001b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ba0:	55a0      	strb	r0, [r4, r6]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001ba6:	6820      	ldr	r0, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ba8:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8001baa:	6805      	ldr	r5, [r0, #0]
 8001bac:	43bd      	bics	r5, r7
 8001bae:	6005      	str	r5, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bb0:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8001bb2:	606e      	str	r6, [r5, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8001bb4:	6d26      	ldr	r6, [r4, #80]	@ 0x50
 8001bb6:	2e00      	cmp	r6, #0
 8001bb8:	d002      	beq.n	8001bc0 <HAL_DMA_Start_IT+0x4c>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bba:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 8001bbc:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8001bbe:	606f      	str	r7, [r5, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001bc0:	4d1e      	ldr	r5, [pc, #120]	@ (8001c3c <HAL_DMA_Start_IT+0xc8>)
 8001bc2:	6c27      	ldr	r7, [r4, #64]	@ 0x40
 8001bc4:	46ac      	mov	ip, r5
 8001bc6:	686d      	ldr	r5, [r5, #4]
 8001bc8:	46a8      	mov	r8, r5
 8001bca:	251c      	movs	r5, #28
 8001bcc:	402f      	ands	r7, r5
 8001bce:	3d1b      	subs	r5, #27
 8001bd0:	40bd      	lsls	r5, r7
 8001bd2:	4647      	mov	r7, r8
 8001bd4:	433d      	orrs	r5, r7
 8001bd6:	4667      	mov	r7, ip
 8001bd8:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8001bda:	6043      	str	r3, [r0, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bdc:	68a3      	ldr	r3, [r4, #8]
 8001bde:	2b10      	cmp	r3, #16
 8001be0:	d020      	beq.n	8001c24 <HAL_DMA_Start_IT+0xb0>
    hdma->Instance->CPAR = SrcAddress;
 8001be2:	6081      	str	r1, [r0, #8]
    hdma->Instance->CMAR = DstAddress;
 8001be4:	60c2      	str	r2, [r0, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8001be6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d01e      	beq.n	8001c2a <HAL_DMA_Start_IT+0xb6>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bec:	220e      	movs	r2, #14
 8001bee:	6803      	ldr	r3, [r0, #0]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	6003      	str	r3, [r0, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001bf4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001bf6:	6813      	ldr	r3, [r2, #0]
 8001bf8:	03db      	lsls	r3, r3, #15
 8001bfa:	d504      	bpl.n	8001c06 <HAL_DMA_Start_IT+0x92>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001bfc:	2380      	movs	r3, #128	@ 0x80
 8001bfe:	6811      	ldr	r1, [r2, #0]
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	430b      	orrs	r3, r1
 8001c04:	6013      	str	r3, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001c06:	2e00      	cmp	r6, #0
 8001c08:	d004      	beq.n	8001c14 <HAL_DMA_Start_IT+0xa0>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001c0a:	2380      	movs	r3, #128	@ 0x80
 8001c0c:	6832      	ldr	r2, [r6, #0]
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	4313      	orrs	r3, r2
 8001c12:	6033      	str	r3, [r6, #0]
    __HAL_DMA_ENABLE(hdma);
 8001c14:	2201      	movs	r2, #1
 8001c16:	6803      	ldr	r3, [r0, #0]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	e7b9      	b.n	8001b94 <HAL_DMA_Start_IT+0x20>
  __HAL_LOCK(hdma);
 8001c20:	2002      	movs	r0, #2
 8001c22:	e7ba      	b.n	8001b9a <HAL_DMA_Start_IT+0x26>
    hdma->Instance->CPAR = DstAddress;
 8001c24:	6082      	str	r2, [r0, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001c26:	60c1      	str	r1, [r0, #12]
 8001c28:	e7dd      	b.n	8001be6 <HAL_DMA_Start_IT+0x72>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c2a:	2204      	movs	r2, #4
 8001c2c:	6803      	ldr	r3, [r0, #0]
 8001c2e:	4393      	bics	r3, r2
 8001c30:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c32:	6803      	ldr	r3, [r0, #0]
 8001c34:	3206      	adds	r2, #6
 8001c36:	4313      	orrs	r3, r2
 8001c38:	6003      	str	r3, [r0, #0]
 8001c3a:	e7db      	b.n	8001bf4 <HAL_DMA_Start_IT+0x80>
 8001c3c:	40020000 	.word	0x40020000

08001c40 <HAL_DMA_IRQHandler>:
{
 8001c40:	b570      	push	{r4, r5, r6, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001c42:	211c      	movs	r1, #28
 8001c44:	2404      	movs	r4, #4
  uint32_t flag_it = DMA1->ISR;
 8001c46:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf4 <HAL_DMA_IRQHandler+0xb4>)
  uint32_t source_it = hdma->Instance->CCR;
 8001c48:	6806      	ldr	r6, [r0, #0]
  uint32_t flag_it = DMA1->ISR;
 8001c4a:	681a      	ldr	r2, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001c4c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8001c4e:	6835      	ldr	r5, [r6, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001c50:	400b      	ands	r3, r1
 8001c52:	0021      	movs	r1, r4
 8001c54:	4099      	lsls	r1, r3
 8001c56:	420a      	tst	r2, r1
 8001c58:	d010      	beq.n	8001c7c <HAL_DMA_IRQHandler+0x3c>
 8001c5a:	422c      	tst	r4, r5
 8001c5c:	d00e      	beq.n	8001c7c <HAL_DMA_IRQHandler+0x3c>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c5e:	6833      	ldr	r3, [r6, #0]
 8001c60:	069b      	lsls	r3, r3, #26
 8001c62:	d402      	bmi.n	8001c6a <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c64:	6833      	ldr	r3, [r6, #0]
 8001c66:	43a3      	bics	r3, r4
 8001c68:	6033      	str	r3, [r6, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8001c6a:	4b22      	ldr	r3, [pc, #136]	@ (8001cf4 <HAL_DMA_IRQHandler+0xb4>)
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	4311      	orrs	r1, r2
 8001c70:	6059      	str	r1, [r3, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8001c72:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d000      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8001c78:	4798      	blx	r3
}
 8001c7a:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001c7c:	2402      	movs	r4, #2
 8001c7e:	0021      	movs	r1, r4
 8001c80:	4099      	lsls	r1, r3
 8001c82:	420a      	tst	r2, r1
 8001c84:	d017      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x76>
 8001c86:	422c      	tst	r4, r5
 8001c88:	d015      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x76>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c8a:	6833      	ldr	r3, [r6, #0]
 8001c8c:	069b      	lsls	r3, r3, #26
 8001c8e:	d406      	bmi.n	8001c9e <HAL_DMA_IRQHandler+0x5e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001c90:	220a      	movs	r2, #10
 8001c92:	6833      	ldr	r3, [r6, #0]
 8001c94:	4393      	bics	r3, r2
 8001c96:	6033      	str	r3, [r6, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001c98:	2325      	movs	r3, #37	@ 0x25
 8001c9a:	3a09      	subs	r2, #9
 8001c9c:	54c2      	strb	r2, [r0, r3]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8001c9e:	4b15      	ldr	r3, [pc, #84]	@ (8001cf4 <HAL_DMA_IRQHandler+0xb4>)
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	4311      	orrs	r1, r2
 8001ca4:	6059      	str	r1, [r3, #4]
    __HAL_UNLOCK(hdma);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2324      	movs	r3, #36	@ 0x24
 8001caa:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 8001cac:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0e3      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8001cb2:	4798      	blx	r3
  return;
 8001cb4:	e7e1      	b.n	8001c7a <HAL_DMA_IRQHandler+0x3a>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001cb6:	2108      	movs	r1, #8
 8001cb8:	000c      	movs	r4, r1
 8001cba:	409c      	lsls	r4, r3
 8001cbc:	4222      	tst	r2, r4
 8001cbe:	d0dc      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x3a>
 8001cc0:	4229      	tst	r1, r5
 8001cc2:	d0da      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x3a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cc4:	6832      	ldr	r2, [r6, #0]
 8001cc6:	3106      	adds	r1, #6
 8001cc8:	438a      	bics	r2, r1
 8001cca:	6032      	str	r2, [r6, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001ccc:	2201      	movs	r2, #1
 8001cce:	0015      	movs	r5, r2
 8001cd0:	409d      	lsls	r5, r3
 8001cd2:	002b      	movs	r3, r5
 8001cd4:	4907      	ldr	r1, [pc, #28]	@ (8001cf4 <HAL_DMA_IRQHandler+0xb4>)
 8001cd6:	684c      	ldr	r4, [r1, #4]
 8001cd8:	4323      	orrs	r3, r4
 8001cda:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001cdc:	2325      	movs	r3, #37	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001cde:	63c2      	str	r2, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001ce0:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8001ce8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0c5      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8001cee:	4798      	blx	r3
  return;
 8001cf0:	e7c3      	b.n	8001c7a <HAL_DMA_IRQHandler+0x3a>
 8001cf2:	46c0      	nop			@ (mov r8, r8)
 8001cf4:	40020000 	.word	0x40020000

08001cf8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfa:	46de      	mov	lr, fp
 8001cfc:	4657      	mov	r7, sl
 8001cfe:	464e      	mov	r6, r9
 8001d00:	4645      	mov	r5, r8
 8001d02:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001d04:	680b      	ldr	r3, [r1, #0]
{
 8001d06:	b083      	sub	sp, #12
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001d08:	469b      	mov	fp, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d06b      	beq.n	8001de6 <HAL_GPIO_Init+0xee>
 8001d0e:	22a0      	movs	r2, #160	@ 0xa0
  uint32_t position = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	05d2      	lsls	r2, r2, #23
 8001d14:	4290      	cmp	r0, r2
 8001d16:	d100      	bne.n	8001d1a <HAL_GPIO_Init+0x22>
 8001d18:	e0d6      	b.n	8001ec8 <HAL_GPIO_Init+0x1d0>
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        EXTI->EXTICR[position >> 2U] = tmp;

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001d1a:	4ad1      	ldr	r2, [pc, #836]	@ (8002060 <HAL_GPIO_Init+0x368>)
 8001d1c:	468a      	mov	sl, r1
 8001d1e:	4694      	mov	ip, r2
 8001d20:	e00f      	b.n	8001d42 <HAL_GPIO_Init+0x4a>
      tmp = GPIOx->MODER;
 8001d22:	6801      	ldr	r1, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001d24:	9c00      	ldr	r4, [sp, #0]
 8001d26:	4021      	ands	r1, r4
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001d28:	9c01      	ldr	r4, [sp, #4]
 8001d2a:	430c      	orrs	r4, r1
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d2c:	4641      	mov	r1, r8
 8001d2e:	3901      	subs	r1, #1
      GPIOx->MODER = tmp;
 8001d30:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d32:	2901      	cmp	r1, #1
 8001d34:	d93d      	bls.n	8001db2 <HAL_GPIO_Init+0xba>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001d36:	2a03      	cmp	r2, #3
 8001d38:	d15c      	bne.n	8001df4 <HAL_GPIO_Init+0xfc>
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001d3a:	465a      	mov	r2, fp
        }
        EXTI->FTSR1 = tmp;
      }
    }

    position++;
 8001d3c:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001d3e:	40da      	lsrs	r2, r3
 8001d40:	d051      	beq.n	8001de6 <HAL_GPIO_Init+0xee>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001d42:	2501      	movs	r5, #1
 8001d44:	465f      	mov	r7, fp
 8001d46:	409d      	lsls	r5, r3
    if (iocurrent != 0U)
 8001d48:	465a      	mov	r2, fp
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001d4a:	402f      	ands	r7, r5
    if (iocurrent != 0U)
 8001d4c:	422a      	tst	r2, r5
 8001d4e:	d0f4      	beq.n	8001d3a <HAL_GPIO_Init+0x42>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d50:	4652      	mov	r2, sl
 8001d52:	6852      	ldr	r2, [r2, #4]
 8001d54:	2410      	movs	r4, #16
 8001d56:	0011      	movs	r1, r2
 8001d58:	005e      	lsls	r6, r3, #1
 8001d5a:	43a1      	bics	r1, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001d5c:	3c0d      	subs	r4, #13
 8001d5e:	40b4      	lsls	r4, r6
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d60:	4688      	mov	r8, r1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001d62:	43e1      	mvns	r1, r4
 8001d64:	9100      	str	r1, [sp, #0]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001d66:	2103      	movs	r1, #3
 8001d68:	4011      	ands	r1, r2
 8001d6a:	40b1      	lsls	r1, r6
 8001d6c:	9101      	str	r1, [sp, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d6e:	4641      	mov	r1, r8
 8001d70:	2902      	cmp	r1, #2
 8001d72:	d1d6      	bne.n	8001d22 <HAL_GPIO_Init+0x2a>
        tmp = GPIOx->AFR[position >> 3U];
 8001d74:	08df      	lsrs	r7, r3, #3
 8001d76:	00bf      	lsls	r7, r7, #2
 8001d78:	46b8      	mov	r8, r7
 8001d7a:	4480      	add	r8, r0
 8001d7c:	4641      	mov	r1, r8
 8001d7e:	6a0c      	ldr	r4, [r1, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001d80:	2107      	movs	r1, #7
 8001d82:	4019      	ands	r1, r3
 8001d84:	0089      	lsls	r1, r1, #2
 8001d86:	4689      	mov	r9, r1
 8001d88:	210f      	movs	r1, #15
 8001d8a:	464f      	mov	r7, r9
 8001d8c:	40b9      	lsls	r1, r7
 8001d8e:	0027      	movs	r7, r4
 8001d90:	438f      	bics	r7, r1
 8001d92:	003c      	movs	r4, r7
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001d94:	4657      	mov	r7, sl
 8001d96:	210f      	movs	r1, #15
 8001d98:	693f      	ldr	r7, [r7, #16]
 8001d9a:	400f      	ands	r7, r1
 8001d9c:	4649      	mov	r1, r9
 8001d9e:	408f      	lsls	r7, r1
        GPIOx->AFR[position >> 3U] = tmp;
 8001da0:	4641      	mov	r1, r8
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001da2:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3U] = tmp;
 8001da4:	620f      	str	r7, [r1, #32]
      tmp = GPIOx->MODER;
 8001da6:	6807      	ldr	r7, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001da8:	9900      	ldr	r1, [sp, #0]
 8001daa:	400f      	ands	r7, r1
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001dac:	9901      	ldr	r1, [sp, #4]
 8001dae:	4339      	orrs	r1, r7
      GPIOx->MODER = tmp;
 8001db0:	6001      	str	r1, [r0, #0]
        tmp = GPIOx->OSPEEDR;
 8001db2:	6887      	ldr	r7, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001db4:	9900      	ldr	r1, [sp, #0]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001db6:	0912      	lsrs	r2, r2, #4
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001db8:	400f      	ands	r7, r1
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001dba:	4651      	mov	r1, sl
 8001dbc:	68c9      	ldr	r1, [r1, #12]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001dbe:	409a      	lsls	r2, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001dc0:	40b1      	lsls	r1, r6
 8001dc2:	4339      	orrs	r1, r7
        GPIOx->OSPEEDR = tmp;
 8001dc4:	6081      	str	r1, [r0, #8]
        tmp = GPIOx->OTYPER;
 8001dc6:	6841      	ldr	r1, [r0, #4]
    position++;
 8001dc8:	3301      	adds	r3, #1
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dca:	43a9      	bics	r1, r5
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001dcc:	430a      	orrs	r2, r1
        GPIOx->OTYPER = tmp;
 8001dce:	6042      	str	r2, [r0, #4]
        tmp = GPIOx->PUPDR;
 8001dd0:	68c1      	ldr	r1, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001dd2:	9a00      	ldr	r2, [sp, #0]
 8001dd4:	4011      	ands	r1, r2
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001dd6:	4652      	mov	r2, sl
 8001dd8:	6892      	ldr	r2, [r2, #8]
 8001dda:	40b2      	lsls	r2, r6
 8001ddc:	430a      	orrs	r2, r1
        GPIOx->PUPDR = tmp;
 8001dde:	60c2      	str	r2, [r0, #12]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001de0:	465a      	mov	r2, fp
 8001de2:	40da      	lsrs	r2, r3
 8001de4:	d1ad      	bne.n	8001d42 <HAL_GPIO_Init+0x4a>
  }
}
 8001de6:	b003      	add	sp, #12
 8001de8:	bcf0      	pop	{r4, r5, r6, r7}
 8001dea:	46bb      	mov	fp, r7
 8001dec:	46b2      	mov	sl, r6
 8001dee:	46a9      	mov	r9, r5
 8001df0:	46a0      	mov	r8, r4
 8001df2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tmp = GPIOx->PUPDR;
 8001df4:	68c1      	ldr	r1, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001df6:	9c00      	ldr	r4, [sp, #0]
 8001df8:	400c      	ands	r4, r1
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001dfa:	4651      	mov	r1, sl
 8001dfc:	6889      	ldr	r1, [r1, #8]
 8001dfe:	40b1      	lsls	r1, r6
 8001e00:	4321      	orrs	r1, r4
        GPIOx->PUPDR = tmp;
 8001e02:	60c1      	str	r1, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e04:	2180      	movs	r1, #128	@ 0x80
 8001e06:	0549      	lsls	r1, r1, #21
 8001e08:	420a      	tst	r2, r1
 8001e0a:	d096      	beq.n	8001d3a <HAL_GPIO_Init+0x42>
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001e0c:	2503      	movs	r5, #3
 8001e0e:	260f      	movs	r6, #15
 8001e10:	4c93      	ldr	r4, [pc, #588]	@ (8002060 <HAL_GPIO_Init+0x368>)
 8001e12:	401d      	ands	r5, r3
 8001e14:	46a0      	mov	r8, r4
 8001e16:	00ed      	lsls	r5, r5, #3
 8001e18:	40ae      	lsls	r6, r5
        tmp = EXTI->EXTICR[position >> 2U];
 8001e1a:	0899      	lsrs	r1, r3, #2
 8001e1c:	0089      	lsls	r1, r1, #2
 8001e1e:	4441      	add	r1, r8
 8001e20:	6e0c      	ldr	r4, [r1, #96]	@ 0x60
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001e22:	43b4      	bics	r4, r6
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001e24:	4e8f      	ldr	r6, [pc, #572]	@ (8002064 <HAL_GPIO_Init+0x36c>)
 8001e26:	42b0      	cmp	r0, r6
 8001e28:	d04a      	beq.n	8001ec0 <HAL_GPIO_Init+0x1c8>
 8001e2a:	4e8f      	ldr	r6, [pc, #572]	@ (8002068 <HAL_GPIO_Init+0x370>)
 8001e2c:	42b0      	cmp	r0, r6
 8001e2e:	d026      	beq.n	8001e7e <HAL_GPIO_Init+0x186>
 8001e30:	4e8e      	ldr	r6, [pc, #568]	@ (800206c <HAL_GPIO_Init+0x374>)
 8001e32:	42b0      	cmp	r0, r6
 8001e34:	d100      	bne.n	8001e38 <HAL_GPIO_Init+0x140>
 8001e36:	e10e      	b.n	8002056 <HAL_GPIO_Init+0x35e>
 8001e38:	2606      	movs	r6, #6
 8001e3a:	40ae      	lsls	r6, r5
 8001e3c:	4334      	orrs	r4, r6
        EXTI->EXTICR[position >> 2U] = tmp;
 8001e3e:	660c      	str	r4, [r1, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8001e40:	2480      	movs	r4, #128	@ 0x80
 8001e42:	4661      	mov	r1, ip
 8001e44:	5909      	ldr	r1, [r1, r4]
        tmp &= ~((uint32_t)iocurrent);
 8001e46:	43fc      	mvns	r4, r7
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e48:	03d5      	lsls	r5, r2, #15
 8001e4a:	d422      	bmi.n	8001e92 <HAL_GPIO_Init+0x19a>
        EXTI->IMR1 = tmp;
 8001e4c:	4665      	mov	r5, ip
 8001e4e:	2680      	movs	r6, #128	@ 0x80
        tmp &= ~((uint32_t)iocurrent);
 8001e50:	4021      	ands	r1, r4
        EXTI->IMR1 = tmp;
 8001e52:	51a9      	str	r1, [r5, r6]
        tmp = EXTI->EMR1;
 8001e54:	2184      	movs	r1, #132	@ 0x84
 8001e56:	5869      	ldr	r1, [r5, r1]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e58:	0395      	lsls	r5, r2, #14
 8001e5a:	d422      	bmi.n	8001ea2 <HAL_GPIO_Init+0x1aa>
        EXTI->EMR1 = tmp;
 8001e5c:	4666      	mov	r6, ip
 8001e5e:	2584      	movs	r5, #132	@ 0x84
        tmp &= ~((uint32_t)iocurrent);
 8001e60:	4021      	ands	r1, r4
        EXTI->EMR1 = tmp;
 8001e62:	5171      	str	r1, [r6, r5]
        tmp = EXTI->RTSR1;
 8001e64:	6831      	ldr	r1, [r6, #0]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e66:	02d5      	lsls	r5, r2, #11
 8001e68:	d422      	bmi.n	8001eb0 <HAL_GPIO_Init+0x1b8>
        EXTI->RTSR1 = tmp;
 8001e6a:	4665      	mov	r5, ip
        tmp &= ~((uint32_t)iocurrent);
 8001e6c:	4021      	ands	r1, r4
        EXTI->RTSR1 = tmp;
 8001e6e:	6029      	str	r1, [r5, #0]
        tmp = EXTI->FTSR1;
 8001e70:	6869      	ldr	r1, [r5, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e72:	0292      	lsls	r2, r2, #10
 8001e74:	d422      	bmi.n	8001ebc <HAL_GPIO_Init+0x1c4>
        tmp &= ~((uint32_t)iocurrent);
 8001e76:	4021      	ands	r1, r4
        EXTI->FTSR1 = tmp;
 8001e78:	4662      	mov	r2, ip
 8001e7a:	6051      	str	r1, [r2, #4]
 8001e7c:	e75d      	b.n	8001d3a <HAL_GPIO_Init+0x42>
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001e7e:	2602      	movs	r6, #2
 8001e80:	40ae      	lsls	r6, r5
 8001e82:	4334      	orrs	r4, r6
        EXTI->EXTICR[position >> 2U] = tmp;
 8001e84:	660c      	str	r4, [r1, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8001e86:	2480      	movs	r4, #128	@ 0x80
 8001e88:	4661      	mov	r1, ip
 8001e8a:	5909      	ldr	r1, [r1, r4]
        tmp &= ~((uint32_t)iocurrent);
 8001e8c:	43fc      	mvns	r4, r7
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e8e:	03d5      	lsls	r5, r2, #15
 8001e90:	d5dc      	bpl.n	8001e4c <HAL_GPIO_Init+0x154>
        EXTI->IMR1 = tmp;
 8001e92:	4665      	mov	r5, ip
 8001e94:	2680      	movs	r6, #128	@ 0x80
          tmp |= iocurrent;
 8001e96:	4339      	orrs	r1, r7
        EXTI->IMR1 = tmp;
 8001e98:	51a9      	str	r1, [r5, r6]
        tmp = EXTI->EMR1;
 8001e9a:	2184      	movs	r1, #132	@ 0x84
 8001e9c:	5869      	ldr	r1, [r5, r1]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e9e:	0395      	lsls	r5, r2, #14
 8001ea0:	d5dc      	bpl.n	8001e5c <HAL_GPIO_Init+0x164>
        EXTI->EMR1 = tmp;
 8001ea2:	4666      	mov	r6, ip
 8001ea4:	2584      	movs	r5, #132	@ 0x84
          tmp |= iocurrent;
 8001ea6:	4339      	orrs	r1, r7
        EXTI->EMR1 = tmp;
 8001ea8:	5171      	str	r1, [r6, r5]
        tmp = EXTI->RTSR1;
 8001eaa:	6831      	ldr	r1, [r6, #0]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eac:	02d5      	lsls	r5, r2, #11
 8001eae:	d5dc      	bpl.n	8001e6a <HAL_GPIO_Init+0x172>
        EXTI->RTSR1 = tmp;
 8001eb0:	4665      	mov	r5, ip
          tmp |= iocurrent;
 8001eb2:	4339      	orrs	r1, r7
        EXTI->RTSR1 = tmp;
 8001eb4:	6029      	str	r1, [r5, #0]
        tmp = EXTI->FTSR1;
 8001eb6:	6869      	ldr	r1, [r5, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eb8:	0292      	lsls	r2, r2, #10
 8001eba:	d5dc      	bpl.n	8001e76 <HAL_GPIO_Init+0x17e>
          tmp |= iocurrent;
 8001ebc:	4339      	orrs	r1, r7
 8001ebe:	e7db      	b.n	8001e78 <HAL_GPIO_Init+0x180>
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001ec0:	2601      	movs	r6, #1
 8001ec2:	40ae      	lsls	r6, r5
 8001ec4:	4334      	orrs	r4, r6
 8001ec6:	e7ba      	b.n	8001e3e <HAL_GPIO_Init+0x146>
  uint32_t position = 0U;
 8001ec8:	2300      	movs	r3, #0
        tmp = EXTI->IMR1;
 8001eca:	465d      	mov	r5, fp
 8001ecc:	4689      	mov	r9, r1
 8001ece:	e010      	b.n	8001ef2 <HAL_GPIO_Init+0x1fa>
 8001ed0:	0037      	movs	r7, r6
      tmp = GPIOx->MODER;
 8001ed2:	6806      	ldr	r6, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001ed4:	403e      	ands	r6, r7
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001ed6:	9f01      	ldr	r7, [sp, #4]
 8001ed8:	4337      	orrs	r7, r6
      GPIOx->MODER = tmp;
 8001eda:	6007      	str	r7, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001edc:	4647      	mov	r7, r8
 8001ede:	3f01      	subs	r7, #1
 8001ee0:	2f01      	cmp	r7, #1
 8001ee2:	d949      	bls.n	8001f78 <HAL_GPIO_Init+0x280>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001ee4:	2a03      	cmp	r2, #3
 8001ee6:	d160      	bne.n	8001faa <HAL_GPIO_Init+0x2b2>
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001ee8:	002a      	movs	r2, r5
    position++;
 8001eea:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001eec:	40da      	lsrs	r2, r3
 8001eee:	d100      	bne.n	8001ef2 <HAL_GPIO_Init+0x1fa>
 8001ef0:	e779      	b.n	8001de6 <HAL_GPIO_Init+0xee>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001ef2:	2401      	movs	r4, #1
 8001ef4:	409c      	lsls	r4, r3
 8001ef6:	0022      	movs	r2, r4
 8001ef8:	402a      	ands	r2, r5
 8001efa:	4694      	mov	ip, r2
    if (iocurrent != 0U)
 8001efc:	422c      	tst	r4, r5
 8001efe:	d0f3      	beq.n	8001ee8 <HAL_GPIO_Init+0x1f0>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f00:	464a      	mov	r2, r9
 8001f02:	6852      	ldr	r2, [r2, #4]
 8001f04:	2610      	movs	r6, #16
 8001f06:	0011      	movs	r1, r2
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001f08:	2703      	movs	r7, #3
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f0a:	43b1      	bics	r1, r6
 8001f0c:	4688      	mov	r8, r1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001f0e:	3e0d      	subs	r6, #13
 8001f10:	0059      	lsls	r1, r3, #1
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001f12:	4017      	ands	r7, r2
 8001f14:	408f      	lsls	r7, r1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001f16:	408e      	lsls	r6, r1
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001f18:	9701      	str	r7, [sp, #4]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001f1a:	43f6      	mvns	r6, r6
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f1c:	4647      	mov	r7, r8
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001f1e:	9600      	str	r6, [sp, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f20:	2f02      	cmp	r7, #2
 8001f22:	d1d5      	bne.n	8001ed0 <HAL_GPIO_Init+0x1d8>
        tmp = GPIOx->AFR[position >> 3U];
 8001f24:	08de      	lsrs	r6, r3, #3
 8001f26:	00b6      	lsls	r6, r6, #2
 8001f28:	46b0      	mov	r8, r6
 8001f2a:	26a0      	movs	r6, #160	@ 0xa0
 8001f2c:	05f6      	lsls	r6, r6, #23
 8001f2e:	46b4      	mov	ip, r6
 8001f30:	44e0      	add	r8, ip
 8001f32:	4646      	mov	r6, r8
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001f34:	2707      	movs	r7, #7
        tmp = GPIOx->AFR[position >> 3U];
 8001f36:	6a36      	ldr	r6, [r6, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001f38:	401f      	ands	r7, r3
        tmp = GPIOx->AFR[position >> 3U];
 8001f3a:	46b2      	mov	sl, r6
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001f3c:	00be      	lsls	r6, r7, #2
 8001f3e:	270f      	movs	r7, #15
 8001f40:	40b7      	lsls	r7, r6
 8001f42:	46bc      	mov	ip, r7
 8001f44:	46b3      	mov	fp, r6
 8001f46:	4657      	mov	r7, sl
 8001f48:	4666      	mov	r6, ip
 8001f4a:	43b7      	bics	r7, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001f4c:	464e      	mov	r6, r9
 8001f4e:	6936      	ldr	r6, [r6, #16]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001f50:	46ba      	mov	sl, r7
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001f52:	0037      	movs	r7, r6
 8001f54:	260f      	movs	r6, #15
 8001f56:	4037      	ands	r7, r6
 8001f58:	465e      	mov	r6, fp
 8001f5a:	40b7      	lsls	r7, r6
 8001f5c:	46bc      	mov	ip, r7
 8001f5e:	4657      	mov	r7, sl
 8001f60:	4666      	mov	r6, ip
 8001f62:	4337      	orrs	r7, r6
        GPIOx->AFR[position >> 3U] = tmp;
 8001f64:	4646      	mov	r6, r8
 8001f66:	6237      	str	r7, [r6, #32]
      tmp = GPIOx->MODER;
 8001f68:	6806      	ldr	r6, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001f6a:	0037      	movs	r7, r6
 8001f6c:	9e00      	ldr	r6, [sp, #0]
 8001f6e:	4037      	ands	r7, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001f70:	003e      	movs	r6, r7
 8001f72:	9f01      	ldr	r7, [sp, #4]
 8001f74:	4337      	orrs	r7, r6
      GPIOx->MODER = tmp;
 8001f76:	6007      	str	r7, [r0, #0]
        tmp = GPIOx->OSPEEDR;
 8001f78:	6887      	ldr	r7, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001f7a:	9e00      	ldr	r6, [sp, #0]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f7c:	0912      	lsrs	r2, r2, #4
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001f7e:	4037      	ands	r7, r6
 8001f80:	46bc      	mov	ip, r7
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001f82:	464f      	mov	r7, r9
 8001f84:	68ff      	ldr	r7, [r7, #12]
 8001f86:	4666      	mov	r6, ip
 8001f88:	408f      	lsls	r7, r1
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f8a:	409a      	lsls	r2, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001f8c:	4337      	orrs	r7, r6
        GPIOx->OSPEEDR = tmp;
 8001f8e:	6087      	str	r7, [r0, #8]
        tmp = GPIOx->OTYPER;
 8001f90:	6847      	ldr	r7, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f92:	43a7      	bics	r7, r4
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f94:	433a      	orrs	r2, r7
        GPIOx->OTYPER = tmp;
 8001f96:	6042      	str	r2, [r0, #4]
        tmp = GPIOx->PUPDR;
 8001f98:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001f9a:	9a00      	ldr	r2, [sp, #0]
 8001f9c:	4014      	ands	r4, r2
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001f9e:	464a      	mov	r2, r9
 8001fa0:	6892      	ldr	r2, [r2, #8]
 8001fa2:	408a      	lsls	r2, r1
 8001fa4:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 8001fa6:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fa8:	e79e      	b.n	8001ee8 <HAL_GPIO_Init+0x1f0>
        tmp = GPIOx->PUPDR;
 8001faa:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001fac:	9e00      	ldr	r6, [sp, #0]
 8001fae:	4026      	ands	r6, r4
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001fb0:	464c      	mov	r4, r9
 8001fb2:	68a4      	ldr	r4, [r4, #8]
 8001fb4:	408c      	lsls	r4, r1
 8001fb6:	0021      	movs	r1, r4
 8001fb8:	4331      	orrs	r1, r6
        GPIOx->PUPDR = tmp;
 8001fba:	60c1      	str	r1, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fbc:	2180      	movs	r1, #128	@ 0x80
 8001fbe:	0549      	lsls	r1, r1, #21
 8001fc0:	420a      	tst	r2, r1
 8001fc2:	d091      	beq.n	8001ee8 <HAL_GPIO_Init+0x1f0>
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001fc4:	2603      	movs	r6, #3
 8001fc6:	270f      	movs	r7, #15
 8001fc8:	4c25      	ldr	r4, [pc, #148]	@ (8002060 <HAL_GPIO_Init+0x368>)
 8001fca:	401e      	ands	r6, r3
 8001fcc:	46a0      	mov	r8, r4
 8001fce:	00f6      	lsls	r6, r6, #3
 8001fd0:	40b7      	lsls	r7, r6
        tmp = EXTI->EXTICR[position >> 2U];
 8001fd2:	0899      	lsrs	r1, r3, #2
 8001fd4:	0089      	lsls	r1, r1, #2
 8001fd6:	4441      	add	r1, r8
 8001fd8:	6e0c      	ldr	r4, [r1, #96]	@ 0x60
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001fda:	43bc      	bics	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 8001fdc:	660c      	str	r4, [r1, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8001fde:	4644      	mov	r4, r8
 8001fe0:	2180      	movs	r1, #128	@ 0x80
 8001fe2:	5861      	ldr	r1, [r4, r1]
        tmp &= ~((uint32_t)iocurrent);
 8001fe4:	4664      	mov	r4, ip
 8001fe6:	43e4      	mvns	r4, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fe8:	03d6      	lsls	r6, r2, #15
 8001fea:	d418      	bmi.n	800201e <HAL_GPIO_Init+0x326>
        EXTI->IMR1 = tmp;
 8001fec:	2680      	movs	r6, #128	@ 0x80
 8001fee:	4f1c      	ldr	r7, [pc, #112]	@ (8002060 <HAL_GPIO_Init+0x368>)
        tmp &= ~((uint32_t)iocurrent);
 8001ff0:	4021      	ands	r1, r4
        EXTI->IMR1 = tmp;
 8001ff2:	51b9      	str	r1, [r7, r6]
        tmp = EXTI->EMR1;
 8001ff4:	2184      	movs	r1, #132	@ 0x84
 8001ff6:	5879      	ldr	r1, [r7, r1]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ff8:	0396      	lsls	r6, r2, #14
 8001ffa:	d419      	bmi.n	8002030 <HAL_GPIO_Init+0x338>
        EXTI->EMR1 = tmp;
 8001ffc:	2684      	movs	r6, #132	@ 0x84
 8001ffe:	4f18      	ldr	r7, [pc, #96]	@ (8002060 <HAL_GPIO_Init+0x368>)
        tmp &= ~((uint32_t)iocurrent);
 8002000:	4021      	ands	r1, r4
        EXTI->EMR1 = tmp;
 8002002:	51b9      	str	r1, [r7, r6]
        tmp = EXTI->RTSR1;
 8002004:	6839      	ldr	r1, [r7, #0]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002006:	02d6      	lsls	r6, r2, #11
 8002008:	d41a      	bmi.n	8002040 <HAL_GPIO_Init+0x348>
        EXTI->RTSR1 = tmp;
 800200a:	4e15      	ldr	r6, [pc, #84]	@ (8002060 <HAL_GPIO_Init+0x368>)
        tmp &= ~((uint32_t)iocurrent);
 800200c:	4021      	ands	r1, r4
        EXTI->RTSR1 = tmp;
 800200e:	6031      	str	r1, [r6, #0]
        tmp = EXTI->FTSR1;
 8002010:	6871      	ldr	r1, [r6, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002012:	0292      	lsls	r2, r2, #10
 8002014:	d41b      	bmi.n	800204e <HAL_GPIO_Init+0x356>
        tmp &= ~((uint32_t)iocurrent);
 8002016:	4021      	ands	r1, r4
        EXTI->FTSR1 = tmp;
 8002018:	4a11      	ldr	r2, [pc, #68]	@ (8002060 <HAL_GPIO_Init+0x368>)
 800201a:	6051      	str	r1, [r2, #4]
 800201c:	e764      	b.n	8001ee8 <HAL_GPIO_Init+0x1f0>
          tmp |= iocurrent;
 800201e:	4666      	mov	r6, ip
 8002020:	4331      	orrs	r1, r6
        EXTI->IMR1 = tmp;
 8002022:	2680      	movs	r6, #128	@ 0x80
 8002024:	4f0e      	ldr	r7, [pc, #56]	@ (8002060 <HAL_GPIO_Init+0x368>)
 8002026:	51b9      	str	r1, [r7, r6]
        tmp = EXTI->EMR1;
 8002028:	2184      	movs	r1, #132	@ 0x84
 800202a:	5879      	ldr	r1, [r7, r1]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800202c:	0396      	lsls	r6, r2, #14
 800202e:	d5e5      	bpl.n	8001ffc <HAL_GPIO_Init+0x304>
          tmp |= iocurrent;
 8002030:	4666      	mov	r6, ip
 8002032:	4331      	orrs	r1, r6
        EXTI->EMR1 = tmp;
 8002034:	2684      	movs	r6, #132	@ 0x84
 8002036:	4f0a      	ldr	r7, [pc, #40]	@ (8002060 <HAL_GPIO_Init+0x368>)
 8002038:	51b9      	str	r1, [r7, r6]
        tmp = EXTI->RTSR1;
 800203a:	6839      	ldr	r1, [r7, #0]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800203c:	02d6      	lsls	r6, r2, #11
 800203e:	d5e4      	bpl.n	800200a <HAL_GPIO_Init+0x312>
          tmp |= iocurrent;
 8002040:	4666      	mov	r6, ip
 8002042:	4331      	orrs	r1, r6
        EXTI->RTSR1 = tmp;
 8002044:	4e06      	ldr	r6, [pc, #24]	@ (8002060 <HAL_GPIO_Init+0x368>)
 8002046:	6031      	str	r1, [r6, #0]
        tmp = EXTI->FTSR1;
 8002048:	6871      	ldr	r1, [r6, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800204a:	0292      	lsls	r2, r2, #10
 800204c:	d5e3      	bpl.n	8002016 <HAL_GPIO_Init+0x31e>
          tmp |= iocurrent;
 800204e:	4662      	mov	r2, ip
 8002050:	430a      	orrs	r2, r1
 8002052:	0011      	movs	r1, r2
 8002054:	e7e0      	b.n	8002018 <HAL_GPIO_Init+0x320>
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002056:	2605      	movs	r6, #5
 8002058:	40ae      	lsls	r6, r5
 800205a:	4334      	orrs	r4, r6
 800205c:	e6ef      	b.n	8001e3e <HAL_GPIO_Init+0x146>
 800205e:	46c0      	nop			@ (mov r8, r8)
 8002060:	40021800 	.word	0x40021800
 8002064:	50000400 	.word	0x50000400
 8002068:	50000800 	.word	0x50000800
 800206c:	50001400 	.word	0x50001400

08002070 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8002070:	6900      	ldr	r0, [r0, #16]
 8002072:	4008      	ands	r0, r1
 8002074:	1e43      	subs	r3, r0, #1
 8002076:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002078:	b2c0      	uxtb	r0, r0
}
 800207a:	4770      	bx	lr

0800207c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800207c:	2a00      	cmp	r2, #0
 800207e:	d001      	beq.n	8002084 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002080:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002082:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002084:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002086:	e7fc      	b.n	8002082 <HAL_GPIO_WritePin+0x6>

08002088 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002088:	b570      	push	{r4, r5, r6, lr}
 800208a:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800208c:	d05f      	beq.n	800214e <HAL_TIM_Base_Init+0xc6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800208e:	233d      	movs	r3, #61	@ 0x3d
 8002090:	5cc3      	ldrb	r3, [r0, r3]
 8002092:	b2da      	uxtb	r2, r3
 8002094:	2b00      	cmp	r3, #0
 8002096:	d050      	beq.n	800213a <HAL_TIM_Base_Init+0xb2>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002098:	233d      	movs	r3, #61	@ 0x3d
 800209a:	2202      	movs	r2, #2
 800209c:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800209e:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020a0:	492c      	ldr	r1, [pc, #176]	@ (8002154 <HAL_TIM_Base_Init+0xcc>)
  tmpcr1 = TIMx->CR1;
 80020a2:	6813      	ldr	r3, [r2, #0]
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020a4:	69a0      	ldr	r0, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020a6:	68e6      	ldr	r6, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020a8:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020aa:	428a      	cmp	r2, r1
 80020ac:	d04a      	beq.n	8002144 <HAL_TIM_Base_Init+0xbc>
 80020ae:	492a      	ldr	r1, [pc, #168]	@ (8002158 <HAL_TIM_Base_Init+0xd0>)
 80020b0:	428a      	cmp	r2, r1
 80020b2:	d034      	beq.n	800211e <HAL_TIM_Base_Init+0x96>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020b4:	4929      	ldr	r1, [pc, #164]	@ (800215c <HAL_TIM_Base_Init+0xd4>)
 80020b6:	428a      	cmp	r2, r1
 80020b8:	d035      	beq.n	8002126 <HAL_TIM_Base_Init+0x9e>
 80020ba:	4929      	ldr	r1, [pc, #164]	@ (8002160 <HAL_TIM_Base_Init+0xd8>)
 80020bc:	428a      	cmp	r2, r1
 80020be:	d002      	beq.n	80020c6 <HAL_TIM_Base_Init+0x3e>
 80020c0:	4928      	ldr	r1, [pc, #160]	@ (8002164 <HAL_TIM_Base_Init+0xdc>)
 80020c2:	428a      	cmp	r2, r1
 80020c4:	d133      	bne.n	800212e <HAL_TIM_Base_Init+0xa6>
    tmpcr1 &= ~TIM_CR1_CKD;
 80020c6:	4928      	ldr	r1, [pc, #160]	@ (8002168 <HAL_TIM_Base_Init+0xe0>)
 80020c8:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ca:	6921      	ldr	r1, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020cc:	62d6      	str	r6, [r2, #44]	@ 0x2c
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ce:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020d0:	2180      	movs	r1, #128	@ 0x80
  TIMx->PSC = Structure->Prescaler;
 80020d2:	6295      	str	r5, [r2, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020d4:	438b      	bics	r3, r1
 80020d6:	4318      	orrs	r0, r3

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020d8:	6963      	ldr	r3, [r4, #20]
 80020da:	6313      	str	r3, [r2, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80020dc:	2304      	movs	r3, #4
 80020de:	6811      	ldr	r1, [r2, #0]
 80020e0:	4319      	orrs	r1, r3

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020e2:	3b03      	subs	r3, #3
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80020e4:	6011      	str	r1, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 80020e6:	6153      	str	r3, [r2, #20]

  TIMx->CR1 = tmpcr1;
 80020e8:	6010      	str	r0, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020ea:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 80020ec:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020ee:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f0:	3a0a      	subs	r2, #10
 80020f2:	54a3      	strb	r3, [r4, r2]
 80020f4:	3201      	adds	r2, #1
 80020f6:	54a3      	strb	r3, [r4, r2]
 80020f8:	3201      	adds	r2, #1
 80020fa:	54a3      	strb	r3, [r4, r2]
 80020fc:	3201      	adds	r2, #1
 80020fe:	54a3      	strb	r3, [r4, r2]
 8002100:	3201      	adds	r2, #1
 8002102:	54a3      	strb	r3, [r4, r2]
 8002104:	3201      	adds	r2, #1
 8002106:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002108:	3201      	adds	r2, #1
 800210a:	54a3      	strb	r3, [r4, r2]
 800210c:	3201      	adds	r2, #1
 800210e:	54a3      	strb	r3, [r4, r2]
 8002110:	3201      	adds	r2, #1
 8002112:	54a3      	strb	r3, [r4, r2]
 8002114:	3201      	adds	r2, #1
 8002116:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8002118:	3a0a      	subs	r2, #10
 800211a:	54a3      	strb	r3, [r4, r2]
}
 800211c:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800211e:	2170      	movs	r1, #112	@ 0x70
 8002120:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8002122:	68a1      	ldr	r1, [r4, #8]
 8002124:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8002126:	4910      	ldr	r1, [pc, #64]	@ (8002168 <HAL_TIM_Base_Init+0xe0>)
 8002128:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800212a:	6921      	ldr	r1, [r4, #16]
 800212c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800212e:	2180      	movs	r1, #128	@ 0x80
 8002130:	438b      	bics	r3, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002132:	62d6      	str	r6, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002134:	4318      	orrs	r0, r3
  TIMx->PSC = Structure->Prescaler;
 8002136:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002138:	e7d0      	b.n	80020dc <HAL_TIM_Base_Init+0x54>
    htim->Lock = HAL_UNLOCKED;
 800213a:	333c      	adds	r3, #60	@ 0x3c
 800213c:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800213e:	f7ff f9ef 	bl	8001520 <HAL_TIM_Base_MspInit>
 8002142:	e7a9      	b.n	8002098 <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002144:	2170      	movs	r1, #112	@ 0x70
 8002146:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8002148:	68a1      	ldr	r1, [r4, #8]
 800214a:	430b      	orrs	r3, r1
 800214c:	e7bb      	b.n	80020c6 <HAL_TIM_Base_Init+0x3e>
    return HAL_ERROR;
 800214e:	2001      	movs	r0, #1
 8002150:	e7e4      	b.n	800211c <HAL_TIM_Base_Init+0x94>
 8002152:	46c0      	nop			@ (mov r8, r8)
 8002154:	40012c00 	.word	0x40012c00
 8002158:	40000400 	.word	0x40000400
 800215c:	40002000 	.word	0x40002000
 8002160:	40014400 	.word	0x40014400
 8002164:	40014800 	.word	0x40014800
 8002168:	fffffcff 	.word	0xfffffcff

0800216c <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 800216c:	4770      	bx	lr
 800216e:	46c0      	nop			@ (mov r8, r8)

08002170 <HAL_TIM_PWM_Init>:
{
 8002170:	b570      	push	{r4, r5, r6, lr}
 8002172:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8002174:	d05f      	beq.n	8002236 <HAL_TIM_PWM_Init+0xc6>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002176:	233d      	movs	r3, #61	@ 0x3d
 8002178:	5cc3      	ldrb	r3, [r0, r3]
 800217a:	b2da      	uxtb	r2, r3
 800217c:	2b00      	cmp	r3, #0
 800217e:	d050      	beq.n	8002222 <HAL_TIM_PWM_Init+0xb2>
  htim->State = HAL_TIM_STATE_BUSY;
 8002180:	233d      	movs	r3, #61	@ 0x3d
 8002182:	2202      	movs	r2, #2
 8002184:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002186:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002188:	492c      	ldr	r1, [pc, #176]	@ (800223c <HAL_TIM_PWM_Init+0xcc>)
  tmpcr1 = TIMx->CR1;
 800218a:	6813      	ldr	r3, [r2, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800218c:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800218e:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8002190:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002192:	428a      	cmp	r2, r1
 8002194:	d04a      	beq.n	800222c <HAL_TIM_PWM_Init+0xbc>
 8002196:	492a      	ldr	r1, [pc, #168]	@ (8002240 <HAL_TIM_PWM_Init+0xd0>)
 8002198:	428a      	cmp	r2, r1
 800219a:	d034      	beq.n	8002206 <HAL_TIM_PWM_Init+0x96>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800219c:	4929      	ldr	r1, [pc, #164]	@ (8002244 <HAL_TIM_PWM_Init+0xd4>)
 800219e:	428a      	cmp	r2, r1
 80021a0:	d035      	beq.n	800220e <HAL_TIM_PWM_Init+0x9e>
 80021a2:	4929      	ldr	r1, [pc, #164]	@ (8002248 <HAL_TIM_PWM_Init+0xd8>)
 80021a4:	428a      	cmp	r2, r1
 80021a6:	d002      	beq.n	80021ae <HAL_TIM_PWM_Init+0x3e>
 80021a8:	4928      	ldr	r1, [pc, #160]	@ (800224c <HAL_TIM_PWM_Init+0xdc>)
 80021aa:	428a      	cmp	r2, r1
 80021ac:	d133      	bne.n	8002216 <HAL_TIM_PWM_Init+0xa6>
    tmpcr1 &= ~TIM_CR1_CKD;
 80021ae:	4928      	ldr	r1, [pc, #160]	@ (8002250 <HAL_TIM_PWM_Init+0xe0>)
 80021b0:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021b2:	6921      	ldr	r1, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021b4:	62d6      	str	r6, [r2, #44]	@ 0x2c
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021b6:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021b8:	2180      	movs	r1, #128	@ 0x80
  TIMx->PSC = Structure->Prescaler;
 80021ba:	6295      	str	r5, [r2, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021bc:	438b      	bics	r3, r1
 80021be:	4318      	orrs	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80021c0:	6963      	ldr	r3, [r4, #20]
 80021c2:	6313      	str	r3, [r2, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80021c4:	2304      	movs	r3, #4
 80021c6:	6811      	ldr	r1, [r2, #0]
 80021c8:	4319      	orrs	r1, r3
  TIMx->EGR = TIM_EGR_UG;
 80021ca:	3b03      	subs	r3, #3
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80021cc:	6011      	str	r1, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 80021ce:	6153      	str	r3, [r2, #20]
  TIMx->CR1 = tmpcr1;
 80021d0:	6010      	str	r0, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021d2:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 80021d4:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021d6:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021d8:	3a0a      	subs	r2, #10
 80021da:	54a3      	strb	r3, [r4, r2]
 80021dc:	3201      	adds	r2, #1
 80021de:	54a3      	strb	r3, [r4, r2]
 80021e0:	3201      	adds	r2, #1
 80021e2:	54a3      	strb	r3, [r4, r2]
 80021e4:	3201      	adds	r2, #1
 80021e6:	54a3      	strb	r3, [r4, r2]
 80021e8:	3201      	adds	r2, #1
 80021ea:	54a3      	strb	r3, [r4, r2]
 80021ec:	3201      	adds	r2, #1
 80021ee:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021f0:	3201      	adds	r2, #1
 80021f2:	54a3      	strb	r3, [r4, r2]
 80021f4:	3201      	adds	r2, #1
 80021f6:	54a3      	strb	r3, [r4, r2]
 80021f8:	3201      	adds	r2, #1
 80021fa:	54a3      	strb	r3, [r4, r2]
 80021fc:	3201      	adds	r2, #1
 80021fe:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8002200:	3a0a      	subs	r2, #10
 8002202:	54a3      	strb	r3, [r4, r2]
}
 8002204:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002206:	2170      	movs	r1, #112	@ 0x70
 8002208:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 800220a:	68a1      	ldr	r1, [r4, #8]
 800220c:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800220e:	4910      	ldr	r1, [pc, #64]	@ (8002250 <HAL_TIM_PWM_Init+0xe0>)
 8002210:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002212:	6921      	ldr	r1, [r4, #16]
 8002214:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002216:	2180      	movs	r1, #128	@ 0x80
 8002218:	438b      	bics	r3, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800221a:	62d6      	str	r6, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800221c:	4318      	orrs	r0, r3
  TIMx->PSC = Structure->Prescaler;
 800221e:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002220:	e7d0      	b.n	80021c4 <HAL_TIM_PWM_Init+0x54>
    htim->Lock = HAL_UNLOCKED;
 8002222:	333c      	adds	r3, #60	@ 0x3c
 8002224:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8002226:	f7ff ffa1 	bl	800216c <HAL_TIM_PWM_MspInit>
 800222a:	e7a9      	b.n	8002180 <HAL_TIM_PWM_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800222c:	2170      	movs	r1, #112	@ 0x70
 800222e:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8002230:	68a1      	ldr	r1, [r4, #8]
 8002232:	430b      	orrs	r3, r1
 8002234:	e7bb      	b.n	80021ae <HAL_TIM_PWM_Init+0x3e>
    return HAL_ERROR;
 8002236:	2001      	movs	r0, #1
 8002238:	e7e4      	b.n	8002204 <HAL_TIM_PWM_Init+0x94>
 800223a:	46c0      	nop			@ (mov r8, r8)
 800223c:	40012c00 	.word	0x40012c00
 8002240:	40000400 	.word	0x40000400
 8002244:	40002000 	.word	0x40002000
 8002248:	40014400 	.word	0x40014400
 800224c:	40014800 	.word	0x40014800
 8002250:	fffffcff 	.word	0xfffffcff

08002254 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8002254:	b570      	push	{r4, r5, r6, lr}
 8002256:	000d      	movs	r5, r1
 8002258:	0004      	movs	r4, r0
 800225a:	0011      	movs	r1, r2
 800225c:	2d10      	cmp	r5, #16
 800225e:	d803      	bhi.n	8002268 <HAL_TIM_PWM_Start_DMA+0x14>
 8002260:	4a74      	ldr	r2, [pc, #464]	@ (8002434 <HAL_TIM_PWM_Start_DMA+0x1e0>)
 8002262:	00a8      	lsls	r0, r5, #2
 8002264:	5812      	ldr	r2, [r2, r0]
 8002266:	4697      	mov	pc, r2
 8002268:	2643      	movs	r6, #67	@ 0x43
 800226a:	5da2      	ldrb	r2, [r4, r6]
 800226c:	b2d0      	uxtb	r0, r2
 800226e:	2a02      	cmp	r2, #2
 8002270:	d009      	beq.n	8002286 <HAL_TIM_PWM_Start_DMA+0x32>
 8002272:	5da2      	ldrb	r2, [r4, r6]
 8002274:	2a01      	cmp	r2, #1
 8002276:	d105      	bne.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002278:	2900      	cmp	r1, #0
 800227a:	d003      	beq.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002280:	2302      	movs	r3, #2
 8002282:	55a3      	strb	r3, [r4, r6]
 8002284:	2001      	movs	r0, #1
 8002286:	bd70      	pop	{r4, r5, r6, pc}
 8002288:	223e      	movs	r2, #62	@ 0x3e
 800228a:	5ca6      	ldrb	r6, [r4, r2]
 800228c:	b2f0      	uxtb	r0, r6
 800228e:	2e02      	cmp	r6, #2
 8002290:	d0f9      	beq.n	8002286 <HAL_TIM_PWM_Start_DMA+0x32>
 8002292:	5ca0      	ldrb	r0, [r4, r2]
 8002294:	2801      	cmp	r0, #1
 8002296:	d1f5      	bne.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002298:	2900      	cmp	r1, #0
 800229a:	d0f3      	beq.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f1      	beq.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 80022a0:	2002      	movs	r0, #2
 80022a2:	54a0      	strb	r0, [r4, r2]
 80022a4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80022a6:	4a64      	ldr	r2, [pc, #400]	@ (8002438 <HAL_TIM_PWM_Start_DMA+0x1e4>)
 80022a8:	62c2      	str	r2, [r0, #44]	@ 0x2c
 80022aa:	4a64      	ldr	r2, [pc, #400]	@ (800243c <HAL_TIM_PWM_Start_DMA+0x1e8>)
 80022ac:	6302      	str	r2, [r0, #48]	@ 0x30
 80022ae:	4a64      	ldr	r2, [pc, #400]	@ (8002440 <HAL_TIM_PWM_Start_DMA+0x1ec>)
 80022b0:	6342      	str	r2, [r0, #52]	@ 0x34
 80022b2:	6822      	ldr	r2, [r4, #0]
 80022b4:	3234      	adds	r2, #52	@ 0x34
 80022b6:	f7ff fc5d 	bl	8001b74 <HAL_DMA_Start_IT>
 80022ba:	2800      	cmp	r0, #0
 80022bc:	d1e2      	bne.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 80022be:	2280      	movs	r2, #128	@ 0x80
 80022c0:	6823      	ldr	r3, [r4, #0]
 80022c2:	0092      	lsls	r2, r2, #2
 80022c4:	68d9      	ldr	r1, [r3, #12]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	2201      	movs	r2, #1
 80022cc:	40aa      	lsls	r2, r5
 80022ce:	6a19      	ldr	r1, [r3, #32]
 80022d0:	4391      	bics	r1, r2
 80022d2:	6219      	str	r1, [r3, #32]
 80022d4:	6a19      	ldr	r1, [r3, #32]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	621a      	str	r2, [r3, #32]
 80022da:	4a5a      	ldr	r2, [pc, #360]	@ (8002444 <HAL_TIM_PWM_Start_DMA+0x1f0>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d100      	bne.n	80022e2 <HAL_TIM_PWM_Start_DMA+0x8e>
 80022e0:	e0a1      	b.n	8002426 <HAL_TIM_PWM_Start_DMA+0x1d2>
 80022e2:	4a59      	ldr	r2, [pc, #356]	@ (8002448 <HAL_TIM_PWM_Start_DMA+0x1f4>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d100      	bne.n	80022ea <HAL_TIM_PWM_Start_DMA+0x96>
 80022e8:	e097      	b.n	800241a <HAL_TIM_PWM_Start_DMA+0x1c6>
 80022ea:	4a58      	ldr	r2, [pc, #352]	@ (800244c <HAL_TIM_PWM_Start_DMA+0x1f8>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d100      	bne.n	80022f2 <HAL_TIM_PWM_Start_DMA+0x9e>
 80022f0:	e093      	b.n	800241a <HAL_TIM_PWM_Start_DMA+0x1c6>
 80022f2:	4a57      	ldr	r2, [pc, #348]	@ (8002450 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d107      	bne.n	8002308 <HAL_TIM_PWM_Start_DMA+0xb4>
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	4956      	ldr	r1, [pc, #344]	@ (8002454 <HAL_TIM_PWM_Start_DMA+0x200>)
 80022fc:	400a      	ands	r2, r1
 80022fe:	2a06      	cmp	r2, #6
 8002300:	d006      	beq.n	8002310 <HAL_TIM_PWM_Start_DMA+0xbc>
 8002302:	3907      	subs	r1, #7
 8002304:	428a      	cmp	r2, r1
 8002306:	d003      	beq.n	8002310 <HAL_TIM_PWM_Start_DMA+0xbc>
 8002308:	2101      	movs	r1, #1
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	2000      	movs	r0, #0
 8002312:	e7b8      	b.n	8002286 <HAL_TIM_PWM_Start_DMA+0x32>
 8002314:	223f      	movs	r2, #63	@ 0x3f
 8002316:	5ca6      	ldrb	r6, [r4, r2]
 8002318:	b2f0      	uxtb	r0, r6
 800231a:	2e02      	cmp	r6, #2
 800231c:	d0b3      	beq.n	8002286 <HAL_TIM_PWM_Start_DMA+0x32>
 800231e:	5ca0      	ldrb	r0, [r4, r2]
 8002320:	2801      	cmp	r0, #1
 8002322:	d1af      	bne.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002324:	2900      	cmp	r1, #0
 8002326:	d0ad      	beq.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002328:	2b00      	cmp	r3, #0
 800232a:	d0ab      	beq.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 800232c:	2002      	movs	r0, #2
 800232e:	54a0      	strb	r0, [r4, r2]
 8002330:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002332:	4a41      	ldr	r2, [pc, #260]	@ (8002438 <HAL_TIM_PWM_Start_DMA+0x1e4>)
 8002334:	62c2      	str	r2, [r0, #44]	@ 0x2c
 8002336:	4a41      	ldr	r2, [pc, #260]	@ (800243c <HAL_TIM_PWM_Start_DMA+0x1e8>)
 8002338:	6302      	str	r2, [r0, #48]	@ 0x30
 800233a:	4a41      	ldr	r2, [pc, #260]	@ (8002440 <HAL_TIM_PWM_Start_DMA+0x1ec>)
 800233c:	6342      	str	r2, [r0, #52]	@ 0x34
 800233e:	6822      	ldr	r2, [r4, #0]
 8002340:	3238      	adds	r2, #56	@ 0x38
 8002342:	f7ff fc17 	bl	8001b74 <HAL_DMA_Start_IT>
 8002346:	2800      	cmp	r0, #0
 8002348:	d19c      	bne.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 800234a:	2280      	movs	r2, #128	@ 0x80
 800234c:	6823      	ldr	r3, [r4, #0]
 800234e:	00d2      	lsls	r2, r2, #3
 8002350:	68d9      	ldr	r1, [r3, #12]
 8002352:	430a      	orrs	r2, r1
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	e7b8      	b.n	80022ca <HAL_TIM_PWM_Start_DMA+0x76>
 8002358:	2240      	movs	r2, #64	@ 0x40
 800235a:	5ca6      	ldrb	r6, [r4, r2]
 800235c:	b2f0      	uxtb	r0, r6
 800235e:	2e02      	cmp	r6, #2
 8002360:	d100      	bne.n	8002364 <HAL_TIM_PWM_Start_DMA+0x110>
 8002362:	e790      	b.n	8002286 <HAL_TIM_PWM_Start_DMA+0x32>
 8002364:	5ca0      	ldrb	r0, [r4, r2]
 8002366:	2801      	cmp	r0, #1
 8002368:	d000      	beq.n	800236c <HAL_TIM_PWM_Start_DMA+0x118>
 800236a:	e78b      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 800236c:	2900      	cmp	r1, #0
 800236e:	d100      	bne.n	8002372 <HAL_TIM_PWM_Start_DMA+0x11e>
 8002370:	e788      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002372:	2b00      	cmp	r3, #0
 8002374:	d100      	bne.n	8002378 <HAL_TIM_PWM_Start_DMA+0x124>
 8002376:	e785      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002378:	2002      	movs	r0, #2
 800237a:	54a0      	strb	r0, [r4, r2]
 800237c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800237e:	4a2e      	ldr	r2, [pc, #184]	@ (8002438 <HAL_TIM_PWM_Start_DMA+0x1e4>)
 8002380:	62c2      	str	r2, [r0, #44]	@ 0x2c
 8002382:	4a2e      	ldr	r2, [pc, #184]	@ (800243c <HAL_TIM_PWM_Start_DMA+0x1e8>)
 8002384:	6302      	str	r2, [r0, #48]	@ 0x30
 8002386:	4a2e      	ldr	r2, [pc, #184]	@ (8002440 <HAL_TIM_PWM_Start_DMA+0x1ec>)
 8002388:	6342      	str	r2, [r0, #52]	@ 0x34
 800238a:	6822      	ldr	r2, [r4, #0]
 800238c:	323c      	adds	r2, #60	@ 0x3c
 800238e:	f7ff fbf1 	bl	8001b74 <HAL_DMA_Start_IT>
 8002392:	2800      	cmp	r0, #0
 8002394:	d000      	beq.n	8002398 <HAL_TIM_PWM_Start_DMA+0x144>
 8002396:	e775      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002398:	2280      	movs	r2, #128	@ 0x80
 800239a:	6823      	ldr	r3, [r4, #0]
 800239c:	0112      	lsls	r2, r2, #4
 800239e:	68d9      	ldr	r1, [r3, #12]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	60da      	str	r2, [r3, #12]
 80023a4:	e791      	b.n	80022ca <HAL_TIM_PWM_Start_DMA+0x76>
 80023a6:	2241      	movs	r2, #65	@ 0x41
 80023a8:	5ca6      	ldrb	r6, [r4, r2]
 80023aa:	b2f0      	uxtb	r0, r6
 80023ac:	2e02      	cmp	r6, #2
 80023ae:	d100      	bne.n	80023b2 <HAL_TIM_PWM_Start_DMA+0x15e>
 80023b0:	e769      	b.n	8002286 <HAL_TIM_PWM_Start_DMA+0x32>
 80023b2:	5ca0      	ldrb	r0, [r4, r2]
 80023b4:	2801      	cmp	r0, #1
 80023b6:	d000      	beq.n	80023ba <HAL_TIM_PWM_Start_DMA+0x166>
 80023b8:	e764      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 80023ba:	2900      	cmp	r1, #0
 80023bc:	d100      	bne.n	80023c0 <HAL_TIM_PWM_Start_DMA+0x16c>
 80023be:	e761      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d100      	bne.n	80023c6 <HAL_TIM_PWM_Start_DMA+0x172>
 80023c4:	e75e      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 80023c6:	2002      	movs	r0, #2
 80023c8:	54a0      	strb	r0, [r4, r2]
 80023ca:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80023cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002438 <HAL_TIM_PWM_Start_DMA+0x1e4>)
 80023ce:	62c2      	str	r2, [r0, #44]	@ 0x2c
 80023d0:	4a1a      	ldr	r2, [pc, #104]	@ (800243c <HAL_TIM_PWM_Start_DMA+0x1e8>)
 80023d2:	6302      	str	r2, [r0, #48]	@ 0x30
 80023d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002440 <HAL_TIM_PWM_Start_DMA+0x1ec>)
 80023d6:	6342      	str	r2, [r0, #52]	@ 0x34
 80023d8:	6822      	ldr	r2, [r4, #0]
 80023da:	3240      	adds	r2, #64	@ 0x40
 80023dc:	f7ff fbca 	bl	8001b74 <HAL_DMA_Start_IT>
 80023e0:	2800      	cmp	r0, #0
 80023e2:	d000      	beq.n	80023e6 <HAL_TIM_PWM_Start_DMA+0x192>
 80023e4:	e74e      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 80023e6:	2280      	movs	r2, #128	@ 0x80
 80023e8:	6823      	ldr	r3, [r4, #0]
 80023ea:	0152      	lsls	r2, r2, #5
 80023ec:	68d9      	ldr	r1, [r3, #12]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	e76a      	b.n	80022ca <HAL_TIM_PWM_Start_DMA+0x76>
 80023f4:	2242      	movs	r2, #66	@ 0x42
 80023f6:	5ca5      	ldrb	r5, [r4, r2]
 80023f8:	b2e8      	uxtb	r0, r5
 80023fa:	2d02      	cmp	r5, #2
 80023fc:	d100      	bne.n	8002400 <HAL_TIM_PWM_Start_DMA+0x1ac>
 80023fe:	e742      	b.n	8002286 <HAL_TIM_PWM_Start_DMA+0x32>
 8002400:	5ca0      	ldrb	r0, [r4, r2]
 8002402:	2801      	cmp	r0, #1
 8002404:	d000      	beq.n	8002408 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8002406:	e73d      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002408:	2900      	cmp	r1, #0
 800240a:	d100      	bne.n	800240e <HAL_TIM_PWM_Start_DMA+0x1ba>
 800240c:	e73a      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 800240e:	2b00      	cmp	r3, #0
 8002410:	d100      	bne.n	8002414 <HAL_TIM_PWM_Start_DMA+0x1c0>
 8002412:	e737      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 8002414:	2302      	movs	r3, #2
 8002416:	54a3      	strb	r3, [r4, r2]
 8002418:	e734      	b.n	8002284 <HAL_TIM_PWM_Start_DMA+0x30>
 800241a:	2280      	movs	r2, #128	@ 0x80
 800241c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800241e:	0212      	lsls	r2, r2, #8
 8002420:	430a      	orrs	r2, r1
 8002422:	645a      	str	r2, [r3, #68]	@ 0x44
 8002424:	e770      	b.n	8002308 <HAL_TIM_PWM_Start_DMA+0xb4>
 8002426:	2280      	movs	r2, #128	@ 0x80
 8002428:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800242a:	0212      	lsls	r2, r2, #8
 800242c:	430a      	orrs	r2, r1
 800242e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002430:	e762      	b.n	80022f8 <HAL_TIM_PWM_Start_DMA+0xa4>
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	08003150 	.word	0x08003150
 8002438:	080027a9 	.word	0x080027a9
 800243c:	0800281d 	.word	0x0800281d
 8002440:	08002861 	.word	0x08002861
 8002444:	40012c00 	.word	0x40012c00
 8002448:	40014400 	.word	0x40014400
 800244c:	40014800 	.word	0x40014800
 8002450:	40000400 	.word	0x40000400
 8002454:	00010007 	.word	0x00010007

08002458 <HAL_TIM_PWM_ConfigChannel>:
{
 8002458:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800245a:	203c      	movs	r0, #60	@ 0x3c
{
 800245c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800245e:	5c1c      	ldrb	r4, [r3, r0]
 8002460:	2c01      	cmp	r4, #1
 8002462:	d100      	bne.n	8002466 <HAL_TIM_PWM_ConfigChannel+0xe>
 8002464:	e170      	b.n	8002748 <HAL_TIM_PWM_ConfigChannel+0x2f0>
 8002466:	2401      	movs	r4, #1
 8002468:	541c      	strb	r4, [r3, r0]
  switch (Channel)
 800246a:	2a14      	cmp	r2, #20
 800246c:	d803      	bhi.n	8002476 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800246e:	48b7      	ldr	r0, [pc, #732]	@ (800274c <HAL_TIM_PWM_ConfigChannel+0x2f4>)
 8002470:	0092      	lsls	r2, r2, #2
 8002472:	5882      	ldr	r2, [r0, r2]
 8002474:	4697      	mov	pc, r2
 8002476:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8002478:	223c      	movs	r2, #60	@ 0x3c
 800247a:	2100      	movs	r1, #0
 800247c:	5499      	strb	r1, [r3, r2]
}
 800247e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002480:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002482:	4db3      	ldr	r5, [pc, #716]	@ (8002750 <HAL_TIM_PWM_ConfigChannel+0x2f8>)
  tmpccer = TIMx->CCER;
 8002484:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002486:	6a10      	ldr	r0, [r2, #32]
 8002488:	4028      	ands	r0, r5
 800248a:	6210      	str	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800248c:	4db1      	ldr	r5, [pc, #708]	@ (8002754 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
  tmpcr2 =  TIMx->CR2;
 800248e:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8002490:	6d50      	ldr	r0, [r2, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002492:	4028      	ands	r0, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002494:	680d      	ldr	r5, [r1, #0]
 8002496:	022d      	lsls	r5, r5, #8
 8002498:	4305      	orrs	r5, r0

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800249a:	48af      	ldr	r0, [pc, #700]	@ (8002758 <HAL_TIM_PWM_ConfigChannel+0x300>)
 800249c:	4004      	ands	r4, r0
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800249e:	6888      	ldr	r0, [r1, #8]
 80024a0:	0500      	lsls	r0, r0, #20
 80024a2:	4320      	orrs	r0, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024a4:	4cad      	ldr	r4, [pc, #692]	@ (800275c <HAL_TIM_PWM_ConfigChannel+0x304>)
 80024a6:	42a2      	cmp	r2, r4
 80024a8:	d100      	bne.n	80024ac <HAL_TIM_PWM_ConfigChannel+0x54>
 80024aa:	e113      	b.n	80026d4 <HAL_TIM_PWM_ConfigChannel+0x27c>
 80024ac:	4cac      	ldr	r4, [pc, #688]	@ (8002760 <HAL_TIM_PWM_ConfigChannel+0x308>)
 80024ae:	42a2      	cmp	r2, r4
 80024b0:	d100      	bne.n	80024b4 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80024b2:	e10f      	b.n	80026d4 <HAL_TIM_PWM_ConfigChannel+0x27c>
 80024b4:	4cab      	ldr	r4, [pc, #684]	@ (8002764 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 80024b6:	42a2      	cmp	r2, r4
 80024b8:	d100      	bne.n	80024bc <HAL_TIM_PWM_ConfigChannel+0x64>
 80024ba:	e10b      	b.n	80026d4 <HAL_TIM_PWM_ConfigChannel+0x27c>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80024bc:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80024be:	6056      	str	r6, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 80024c0:	6555      	str	r5, [r2, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 80024c2:	65d4      	str	r4, [r2, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024c4:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80024c6:	2080      	movs	r0, #128	@ 0x80
 80024c8:	6d54      	ldr	r4, [r2, #84]	@ 0x54
 80024ca:	0100      	lsls	r0, r0, #4
 80024cc:	4320      	orrs	r0, r4
 80024ce:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80024d0:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 80024d2:	4ca5      	ldr	r4, [pc, #660]	@ (8002768 <HAL_TIM_PWM_ConfigChannel+0x310>)
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80024d4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80024d6:	4020      	ands	r0, r4
 80024d8:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80024da:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 80024dc:	0209      	lsls	r1, r1, #8
 80024de:	4301      	orrs	r1, r0
 80024e0:	6551      	str	r1, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80024e2:	2000      	movs	r0, #0
 80024e4:	e7c8      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x20>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024e6:	2501      	movs	r5, #1
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80024e8:	681a      	ldr	r2, [r3, #0]
  tmpccer = TIMx->CCER;
 80024ea:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ec:	6a14      	ldr	r4, [r2, #32]
 80024ee:	43ac      	bics	r4, r5
 80024f0:	6214      	str	r4, [r2, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80024f2:	4d9e      	ldr	r5, [pc, #632]	@ (800276c <HAL_TIM_PWM_ConfigChannel+0x314>)
  tmpcr2 =  TIMx->CR2;
 80024f4:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 80024f6:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80024f8:	402c      	ands	r4, r5
  tmpccmrx |= OC_Config->OCMode;
 80024fa:	680d      	ldr	r5, [r1, #0]
 80024fc:	432c      	orrs	r4, r5
  tmpccer &= ~TIM_CCER_CC1P;
 80024fe:	2502      	movs	r5, #2
 8002500:	43a8      	bics	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8002502:	688d      	ldr	r5, [r1, #8]
 8002504:	4328      	orrs	r0, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002506:	4d95      	ldr	r5, [pc, #596]	@ (800275c <HAL_TIM_PWM_ConfigChannel+0x304>)
 8002508:	42aa      	cmp	r2, r5
 800250a:	d100      	bne.n	800250e <HAL_TIM_PWM_ConfigChannel+0xb6>
 800250c:	e10f      	b.n	800272e <HAL_TIM_PWM_ConfigChannel+0x2d6>
 800250e:	4d94      	ldr	r5, [pc, #592]	@ (8002760 <HAL_TIM_PWM_ConfigChannel+0x308>)
 8002510:	42aa      	cmp	r2, r5
 8002512:	d100      	bne.n	8002516 <HAL_TIM_PWM_ConfigChannel+0xbe>
 8002514:	e10b      	b.n	800272e <HAL_TIM_PWM_ConfigChannel+0x2d6>
 8002516:	4d93      	ldr	r5, [pc, #588]	@ (8002764 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 8002518:	42aa      	cmp	r2, r5
 800251a:	d100      	bne.n	800251e <HAL_TIM_PWM_ConfigChannel+0xc6>
 800251c:	e107      	b.n	800272e <HAL_TIM_PWM_ConfigChannel+0x2d6>
  TIMx->CR2 = tmpcr2;
 800251e:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002520:	6194      	str	r4, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002522:	684c      	ldr	r4, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002524:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 8002526:	6354      	str	r4, [r2, #52]	@ 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002528:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 800252a:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800252c:	6990      	ldr	r0, [r2, #24]
 800252e:	4320      	orrs	r0, r4
 8002530:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002532:	6990      	ldr	r0, [r2, #24]
 8002534:	3c04      	subs	r4, #4
 8002536:	43a0      	bics	r0, r4
 8002538:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800253a:	6990      	ldr	r0, [r2, #24]
 800253c:	4301      	orrs	r1, r0
 800253e:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002540:	2000      	movs	r0, #0
 8002542:	e799      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x20>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002544:	2510      	movs	r5, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002546:	681a      	ldr	r2, [r3, #0]
  tmpccer = TIMx->CCER;
 8002548:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800254a:	6a14      	ldr	r4, [r2, #32]
 800254c:	43ac      	bics	r4, r5
 800254e:	6214      	str	r4, [r2, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002550:	4d87      	ldr	r5, [pc, #540]	@ (8002770 <HAL_TIM_PWM_ConfigChannel+0x318>)
  tmpcr2 =  TIMx->CR2;
 8002552:	6857      	ldr	r7, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8002554:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002556:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002558:	680d      	ldr	r5, [r1, #0]
 800255a:	022d      	lsls	r5, r5, #8
 800255c:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 800255e:	2420      	movs	r4, #32
 8002560:	43a0      	bics	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002562:	688c      	ldr	r4, [r1, #8]
 8002564:	0124      	lsls	r4, r4, #4
 8002566:	4304      	orrs	r4, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002568:	487c      	ldr	r0, [pc, #496]	@ (800275c <HAL_TIM_PWM_ConfigChannel+0x304>)
 800256a:	4282      	cmp	r2, r0
 800256c:	d100      	bne.n	8002570 <HAL_TIM_PWM_ConfigChannel+0x118>
 800256e:	e0cf      	b.n	8002710 <HAL_TIM_PWM_ConfigChannel+0x2b8>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002570:	487b      	ldr	r0, [pc, #492]	@ (8002760 <HAL_TIM_PWM_ConfigChannel+0x308>)
 8002572:	4282      	cmp	r2, r0
 8002574:	d100      	bne.n	8002578 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002576:	e0d2      	b.n	800271e <HAL_TIM_PWM_ConfigChannel+0x2c6>
 8002578:	487a      	ldr	r0, [pc, #488]	@ (8002764 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 800257a:	4282      	cmp	r2, r0
 800257c:	d100      	bne.n	8002580 <HAL_TIM_PWM_ConfigChannel+0x128>
 800257e:	e0ce      	b.n	800271e <HAL_TIM_PWM_ConfigChannel+0x2c6>
  TIMx->CCR2 = OC_Config->Pulse;
 8002580:	6848      	ldr	r0, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002582:	6057      	str	r7, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002584:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002586:	6390      	str	r0, [r2, #56]	@ 0x38
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002588:	2080      	movs	r0, #128	@ 0x80
  TIMx->CCER = tmpccer;
 800258a:	6214      	str	r4, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800258c:	6994      	ldr	r4, [r2, #24]
 800258e:	0100      	lsls	r0, r0, #4
 8002590:	4320      	orrs	r0, r4
 8002592:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002594:	6990      	ldr	r0, [r2, #24]
 8002596:	4c74      	ldr	r4, [pc, #464]	@ (8002768 <HAL_TIM_PWM_ConfigChannel+0x310>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002598:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800259a:	4020      	ands	r0, r4
 800259c:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800259e:	6990      	ldr	r0, [r2, #24]
 80025a0:	0209      	lsls	r1, r1, #8
 80025a2:	4301      	orrs	r1, r0
 80025a4:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80025a6:	2000      	movs	r0, #0
 80025a8:	e766      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025aa:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80025ac:	4d71      	ldr	r5, [pc, #452]	@ (8002774 <HAL_TIM_PWM_ConfigChannel+0x31c>)
  tmpccer = TIMx->CCER;
 80025ae:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80025b0:	6a14      	ldr	r4, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 80025b2:	680f      	ldr	r7, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80025b4:	402c      	ands	r4, r5
 80025b6:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80025b8:	6854      	ldr	r4, [r2, #4]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80025ba:	4d6c      	ldr	r5, [pc, #432]	@ (800276c <HAL_TIM_PWM_ConfigChannel+0x314>)
  tmpcr2 =  TIMx->CR2;
 80025bc:	46a4      	mov	ip, r4
  tmpccmrx = TIMx->CCMR2;
 80025be:	69d4      	ldr	r4, [r2, #28]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025c0:	688e      	ldr	r6, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80025c2:	402c      	ands	r4, r5
  tmpccmrx |= OC_Config->OCMode;
 80025c4:	4327      	orrs	r7, r4
  tmpccer &= ~TIM_CCER_CC3P;
 80025c6:	4c6c      	ldr	r4, [pc, #432]	@ (8002778 <HAL_TIM_PWM_ConfigChannel+0x320>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025c8:	0236      	lsls	r6, r6, #8
  tmpccer &= ~TIM_CCER_CC3P;
 80025ca:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025cc:	4306      	orrs	r6, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80025ce:	4863      	ldr	r0, [pc, #396]	@ (800275c <HAL_TIM_PWM_ConfigChannel+0x304>)
 80025d0:	4282      	cmp	r2, r0
 80025d2:	d100      	bne.n	80025d6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80025d4:	e08a      	b.n	80026ec <HAL_TIM_PWM_ConfigChannel+0x294>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025d6:	4862      	ldr	r0, [pc, #392]	@ (8002760 <HAL_TIM_PWM_ConfigChannel+0x308>)
 80025d8:	4282      	cmp	r2, r0
 80025da:	d100      	bne.n	80025de <HAL_TIM_PWM_ConfigChannel+0x186>
 80025dc:	e08d      	b.n	80026fa <HAL_TIM_PWM_ConfigChannel+0x2a2>
 80025de:	4861      	ldr	r0, [pc, #388]	@ (8002764 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 80025e0:	4282      	cmp	r2, r0
 80025e2:	d100      	bne.n	80025e6 <HAL_TIM_PWM_ConfigChannel+0x18e>
 80025e4:	e089      	b.n	80026fa <HAL_TIM_PWM_ConfigChannel+0x2a2>
  TIMx->CR2 = tmpcr2;
 80025e6:	4660      	mov	r0, ip
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025e8:	2408      	movs	r4, #8
  TIMx->CR2 = tmpcr2;
 80025ea:	6050      	str	r0, [r2, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 80025ec:	6848      	ldr	r0, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80025ee:	61d7      	str	r7, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80025f0:	63d0      	str	r0, [r2, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 80025f2:	6216      	str	r6, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025f4:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80025f6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025f8:	4320      	orrs	r0, r4
 80025fa:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80025fc:	69d0      	ldr	r0, [r2, #28]
 80025fe:	3c04      	subs	r4, #4
 8002600:	43a0      	bics	r0, r4
 8002602:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002604:	69d0      	ldr	r0, [r2, #28]
 8002606:	4301      	orrs	r1, r0
 8002608:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800260a:	2000      	movs	r0, #0
 800260c:	e734      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800260e:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002610:	4d5a      	ldr	r5, [pc, #360]	@ (800277c <HAL_TIM_PWM_ConfigChannel+0x324>)
  tmpccer = TIMx->CCER;
 8002612:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002614:	6a10      	ldr	r0, [r2, #32]
 8002616:	4028      	ands	r0, r5
 8002618:	6210      	str	r0, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800261a:	4d55      	ldr	r5, [pc, #340]	@ (8002770 <HAL_TIM_PWM_ConfigChannel+0x318>)
  tmpcr2 =  TIMx->CR2;
 800261c:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 800261e:	69d0      	ldr	r0, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002620:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002622:	680d      	ldr	r5, [r1, #0]
 8002624:	022d      	lsls	r5, r5, #8
 8002626:	4305      	orrs	r5, r0
  tmpccer &= ~TIM_CCER_CC4P;
 8002628:	4855      	ldr	r0, [pc, #340]	@ (8002780 <HAL_TIM_PWM_ConfigChannel+0x328>)
 800262a:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800262c:	6888      	ldr	r0, [r1, #8]
 800262e:	0300      	lsls	r0, r0, #12
 8002630:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002632:	4c4a      	ldr	r4, [pc, #296]	@ (800275c <HAL_TIM_PWM_ConfigChannel+0x304>)
 8002634:	42a2      	cmp	r2, r4
 8002636:	d053      	beq.n	80026e0 <HAL_TIM_PWM_ConfigChannel+0x288>
 8002638:	4c49      	ldr	r4, [pc, #292]	@ (8002760 <HAL_TIM_PWM_ConfigChannel+0x308>)
 800263a:	42a2      	cmp	r2, r4
 800263c:	d050      	beq.n	80026e0 <HAL_TIM_PWM_ConfigChannel+0x288>
 800263e:	4c49      	ldr	r4, [pc, #292]	@ (8002764 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 8002640:	42a2      	cmp	r2, r4
 8002642:	d04d      	beq.n	80026e0 <HAL_TIM_PWM_ConfigChannel+0x288>
  TIMx->CCR4 = OC_Config->Pulse;
 8002644:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002646:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002648:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800264a:	6414      	str	r4, [r2, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 800264c:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800264e:	2080      	movs	r0, #128	@ 0x80
 8002650:	69d4      	ldr	r4, [r2, #28]
 8002652:	0100      	lsls	r0, r0, #4
 8002654:	4320      	orrs	r0, r4
 8002656:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002658:	69d0      	ldr	r0, [r2, #28]
 800265a:	4c43      	ldr	r4, [pc, #268]	@ (8002768 <HAL_TIM_PWM_ConfigChannel+0x310>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800265c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800265e:	4020      	ands	r0, r4
 8002660:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002662:	69d0      	ldr	r0, [r2, #28]
 8002664:	0209      	lsls	r1, r1, #8
 8002666:	4301      	orrs	r1, r0
 8002668:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800266a:	2000      	movs	r0, #0
 800266c:	e704      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800266e:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002670:	4d44      	ldr	r5, [pc, #272]	@ (8002784 <HAL_TIM_PWM_ConfigChannel+0x32c>)
  tmpccer = TIMx->CCER;
 8002672:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002674:	6a10      	ldr	r0, [r2, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002676:	4e44      	ldr	r6, [pc, #272]	@ (8002788 <HAL_TIM_PWM_ConfigChannel+0x330>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002678:	4028      	ands	r0, r5
 800267a:	6210      	str	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800267c:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800267e:	6d50      	ldr	r0, [r2, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002680:	4030      	ands	r0, r6
  tmpccmrx |= OC_Config->OCMode;
 8002682:	680e      	ldr	r6, [r1, #0]
 8002684:	4306      	orrs	r6, r0
  tmpccer &= ~TIM_CCER_CC5P;
 8002686:	4841      	ldr	r0, [pc, #260]	@ (800278c <HAL_TIM_PWM_ConfigChannel+0x334>)
 8002688:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800268a:	6888      	ldr	r0, [r1, #8]
 800268c:	0400      	lsls	r0, r0, #16
 800268e:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002690:	4c32      	ldr	r4, [pc, #200]	@ (800275c <HAL_TIM_PWM_ConfigChannel+0x304>)
 8002692:	42a2      	cmp	r2, r4
 8002694:	d018      	beq.n	80026c8 <HAL_TIM_PWM_ConfigChannel+0x270>
 8002696:	4c32      	ldr	r4, [pc, #200]	@ (8002760 <HAL_TIM_PWM_ConfigChannel+0x308>)
 8002698:	42a2      	cmp	r2, r4
 800269a:	d015      	beq.n	80026c8 <HAL_TIM_PWM_ConfigChannel+0x270>
 800269c:	4c31      	ldr	r4, [pc, #196]	@ (8002764 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 800269e:	42a2      	cmp	r2, r4
 80026a0:	d012      	beq.n	80026c8 <HAL_TIM_PWM_ConfigChannel+0x270>
  TIMx->CCR5 = OC_Config->Pulse;
 80026a2:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80026a4:	6055      	str	r5, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 80026a6:	6556      	str	r6, [r2, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80026a8:	6594      	str	r4, [r2, #88]	@ 0x58
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80026aa:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 80026ac:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80026ae:	6d50      	ldr	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80026b0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80026b2:	4320      	orrs	r0, r4
 80026b4:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80026b6:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 80026b8:	3c04      	subs	r4, #4
 80026ba:	43a0      	bics	r0, r4
 80026bc:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80026be:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 80026c0:	4301      	orrs	r1, r0
 80026c2:	6551      	str	r1, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80026c4:	2000      	movs	r0, #0
 80026c6:	e6d7      	b.n	8002478 <HAL_TIM_PWM_ConfigChannel+0x20>
    tmpcr2 &= ~TIM_CR2_OIS5;
 80026c8:	4c2e      	ldr	r4, [pc, #184]	@ (8002784 <HAL_TIM_PWM_ConfigChannel+0x32c>)
 80026ca:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80026cc:	694d      	ldr	r5, [r1, #20]
 80026ce:	022d      	lsls	r5, r5, #8
 80026d0:	4325      	orrs	r5, r4
 80026d2:	e7e6      	b.n	80026a2 <HAL_TIM_PWM_ConfigChannel+0x24a>
    tmpcr2 &= ~TIM_CR2_OIS6;
 80026d4:	4c2e      	ldr	r4, [pc, #184]	@ (8002790 <HAL_TIM_PWM_ConfigChannel+0x338>)
 80026d6:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80026d8:	694e      	ldr	r6, [r1, #20]
 80026da:	02b6      	lsls	r6, r6, #10
 80026dc:	4326      	orrs	r6, r4
 80026de:	e6ed      	b.n	80024bc <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpcr2 &= ~TIM_CR2_OIS4;
 80026e0:	4c2c      	ldr	r4, [pc, #176]	@ (8002794 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 80026e2:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80026e4:	694e      	ldr	r6, [r1, #20]
 80026e6:	01b6      	lsls	r6, r6, #6
 80026e8:	4326      	orrs	r6, r4
 80026ea:	e7ab      	b.n	8002644 <HAL_TIM_PWM_ConfigChannel+0x1ec>
    tmpccer &= ~TIM_CCER_CC3NP;
 80026ec:	482a      	ldr	r0, [pc, #168]	@ (8002798 <HAL_TIM_PWM_ConfigChannel+0x340>)
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80026ee:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80026f0:	4030      	ands	r0, r6
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80026f2:	0224      	lsls	r4, r4, #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80026f4:	4e1c      	ldr	r6, [pc, #112]	@ (8002768 <HAL_TIM_PWM_ConfigChannel+0x310>)
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80026f6:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 80026f8:	4026      	ands	r6, r4
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80026fa:	4660      	mov	r0, ip
 80026fc:	4d27      	ldr	r5, [pc, #156]	@ (800279c <HAL_TIM_PWM_ConfigChannel+0x344>)
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80026fe:	698c      	ldr	r4, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002700:	4028      	ands	r0, r5
 8002702:	0005      	movs	r5, r0
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002704:	6948      	ldr	r0, [r1, #20]
 8002706:	4320      	orrs	r0, r4
 8002708:	0100      	lsls	r0, r0, #4
 800270a:	4328      	orrs	r0, r5
 800270c:	4684      	mov	ip, r0
 800270e:	e76a      	b.n	80025e6 <HAL_TIM_PWM_ConfigChannel+0x18e>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002710:	2080      	movs	r0, #128	@ 0x80
 8002712:	4384      	bics	r4, r0
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002714:	68c8      	ldr	r0, [r1, #12]
 8002716:	0100      	lsls	r0, r0, #4
 8002718:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC2NE;
 800271a:	2040      	movs	r0, #64	@ 0x40
 800271c:	4384      	bics	r4, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800271e:	4e20      	ldr	r6, [pc, #128]	@ (80027a0 <HAL_TIM_PWM_ConfigChannel+0x348>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002720:	6948      	ldr	r0, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002722:	403e      	ands	r6, r7
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002724:	698f      	ldr	r7, [r1, #24]
 8002726:	4307      	orrs	r7, r0
 8002728:	00bf      	lsls	r7, r7, #2
 800272a:	4337      	orrs	r7, r6
 800272c:	e728      	b.n	8002580 <HAL_TIM_PWM_ConfigChannel+0x128>
    tmpccer &= ~TIM_CCER_CC1NP;
 800272e:	2508      	movs	r5, #8
 8002730:	43a8      	bics	r0, r5
    tmpccer |= OC_Config->OCNPolarity;
 8002732:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8002734:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8002736:	4328      	orrs	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002738:	2504      	movs	r5, #4
 800273a:	43a8      	bics	r0, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800273c:	4d19      	ldr	r5, [pc, #100]	@ (80027a4 <HAL_TIM_PWM_ConfigChannel+0x34c>)
 800273e:	4035      	ands	r5, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8002740:	694e      	ldr	r6, [r1, #20]
 8002742:	433e      	orrs	r6, r7
 8002744:	432e      	orrs	r6, r5
 8002746:	e6ea      	b.n	800251e <HAL_TIM_PWM_ConfigChannel+0xc6>
  __HAL_LOCK(htim);
 8002748:	2002      	movs	r0, #2
 800274a:	e698      	b.n	800247e <HAL_TIM_PWM_ConfigChannel+0x26>
 800274c:	08003194 	.word	0x08003194
 8002750:	ffefffff 	.word	0xffefffff
 8002754:	feff8fff 	.word	0xfeff8fff
 8002758:	ffdfffff 	.word	0xffdfffff
 800275c:	40012c00 	.word	0x40012c00
 8002760:	40014400 	.word	0x40014400
 8002764:	40014800 	.word	0x40014800
 8002768:	fffffbff 	.word	0xfffffbff
 800276c:	fffeff8c 	.word	0xfffeff8c
 8002770:	feff8cff 	.word	0xfeff8cff
 8002774:	fffffeff 	.word	0xfffffeff
 8002778:	fffffdff 	.word	0xfffffdff
 800277c:	ffffefff 	.word	0xffffefff
 8002780:	ffffdfff 	.word	0xffffdfff
 8002784:	fffeffff 	.word	0xfffeffff
 8002788:	fffeff8f 	.word	0xfffeff8f
 800278c:	fffdffff 	.word	0xfffdffff
 8002790:	fffbffff 	.word	0xfffbffff
 8002794:	ffffbfff 	.word	0xffffbfff
 8002798:	fffff7ff 	.word	0xfffff7ff
 800279c:	ffffcfff 	.word	0xffffcfff
 80027a0:	fffff3ff 	.word	0xfffff3ff
 80027a4:	fffffcff 	.word	0xfffffcff

080027a8 <TIM_DMADelayPulseCplt>:
{
 80027a8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027aa:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80027ac:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80027ae:	4283      	cmp	r3, r0
 80027b0:	d017      	beq.n	80027e2 <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80027b2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80027b4:	4283      	cmp	r3, r0
 80027b6:	d00b      	beq.n	80027d0 <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80027b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80027ba:	4283      	cmp	r3, r0
 80027bc:	d019      	beq.n	80027f2 <TIM_DMADelayPulseCplt+0x4a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80027be:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80027c0:	4283      	cmp	r3, r0
 80027c2:	d01f      	beq.n	8002804 <TIM_DMADelayPulseCplt+0x5c>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027c4:	0020      	movs	r0, r4
 80027c6:	f7fe fe85 	bl	80014d4 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ca:	2300      	movs	r3, #0
 80027cc:	7723      	strb	r3, [r4, #28]
}
 80027ce:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027d0:	2202      	movs	r2, #2
 80027d2:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f4      	bne.n	80027c4 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80027da:	333f      	adds	r3, #63	@ 0x3f
 80027dc:	3a01      	subs	r2, #1
 80027de:	54e2      	strb	r2, [r4, r3]
 80027e0:	e7f0      	b.n	80027c4 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027e2:	2201      	movs	r2, #1
 80027e4:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d1eb      	bne.n	80027c4 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80027ec:	333e      	adds	r3, #62	@ 0x3e
 80027ee:	54e2      	strb	r2, [r4, r3]
 80027f0:	e7e8      	b.n	80027c4 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027f2:	2204      	movs	r2, #4
 80027f4:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1e3      	bne.n	80027c4 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80027fc:	3340      	adds	r3, #64	@ 0x40
 80027fe:	3a03      	subs	r2, #3
 8002800:	54e2      	strb	r2, [r4, r3]
 8002802:	e7df      	b.n	80027c4 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002804:	2208      	movs	r2, #8
 8002806:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1da      	bne.n	80027c4 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800280e:	3341      	adds	r3, #65	@ 0x41
 8002810:	3a07      	subs	r2, #7
 8002812:	54e2      	strb	r2, [r4, r3]
 8002814:	e7d6      	b.n	80027c4 <TIM_DMADelayPulseCplt+0x1c>
 8002816:	46c0      	nop			@ (mov r8, r8)

08002818 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8002818:	4770      	bx	lr
 800281a:	46c0      	nop			@ (mov r8, r8)

0800281c <TIM_DMADelayPulseHalfCplt>:
{
 800281c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800281e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002820:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002822:	4283      	cmp	r3, r0
 8002824:	d011      	beq.n	800284a <TIM_DMADelayPulseHalfCplt+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002826:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002828:	4283      	cmp	r3, r0
 800282a:	d00b      	beq.n	8002844 <TIM_DMADelayPulseHalfCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800282c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800282e:	4283      	cmp	r3, r0
 8002830:	d00e      	beq.n	8002850 <TIM_DMADelayPulseHalfCplt+0x34>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002832:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002834:	4283      	cmp	r3, r0
 8002836:	d00e      	beq.n	8002856 <TIM_DMADelayPulseHalfCplt+0x3a>
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002838:	0020      	movs	r0, r4
 800283a:	f7ff ffed 	bl	8002818 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800283e:	2300      	movs	r3, #0
 8002840:	7723      	strb	r3, [r4, #28]
}
 8002842:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002844:	2302      	movs	r3, #2
 8002846:	7723      	strb	r3, [r4, #28]
 8002848:	e7f6      	b.n	8002838 <TIM_DMADelayPulseHalfCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800284a:	2301      	movs	r3, #1
 800284c:	7723      	strb	r3, [r4, #28]
 800284e:	e7f3      	b.n	8002838 <TIM_DMADelayPulseHalfCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002850:	2304      	movs	r3, #4
 8002852:	7723      	strb	r3, [r4, #28]
 8002854:	e7f0      	b.n	8002838 <TIM_DMADelayPulseHalfCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002856:	2308      	movs	r3, #8
 8002858:	7723      	strb	r3, [r4, #28]
 800285a:	e7ed      	b.n	8002838 <TIM_DMADelayPulseHalfCplt+0x1c>

0800285c <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 800285c:	4770      	bx	lr
 800285e:	46c0      	nop			@ (mov r8, r8)

08002860 <TIM_DMAError>:
{
 8002860:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002862:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002864:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002866:	4283      	cmp	r3, r0
 8002868:	d017      	beq.n	800289a <TIM_DMAError+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800286a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800286c:	4283      	cmp	r3, r0
 800286e:	d00e      	beq.n	800288e <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002870:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002872:	4283      	cmp	r3, r0
 8002874:	d016      	beq.n	80028a4 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002876:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002878:	4283      	cmp	r3, r0
 800287a:	d019      	beq.n	80028b0 <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 800287c:	233d      	movs	r3, #61	@ 0x3d
 800287e:	2201      	movs	r2, #1
 8002880:	54e2      	strb	r2, [r4, r3]
  HAL_TIM_ErrorCallback(htim);
 8002882:	0020      	movs	r0, r4
 8002884:	f7ff ffea 	bl	800285c <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002888:	2300      	movs	r3, #0
 800288a:	7723      	strb	r3, [r4, #28]
}
 800288c:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800288e:	2302      	movs	r3, #2
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002890:	2201      	movs	r2, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002892:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002894:	333d      	adds	r3, #61	@ 0x3d
 8002896:	54e2      	strb	r2, [r4, r3]
 8002898:	e7f3      	b.n	8002882 <TIM_DMAError+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800289a:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800289c:	223e      	movs	r2, #62	@ 0x3e
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800289e:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80028a0:	54a3      	strb	r3, [r4, r2]
 80028a2:	e7ee      	b.n	8002882 <TIM_DMAError+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028a4:	2304      	movs	r3, #4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80028a6:	2201      	movs	r2, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028a8:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80028aa:	333c      	adds	r3, #60	@ 0x3c
 80028ac:	54e2      	strb	r2, [r4, r3]
 80028ae:	e7e8      	b.n	8002882 <TIM_DMAError+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028b0:	2308      	movs	r3, #8
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80028b2:	2201      	movs	r2, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028b4:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80028b6:	3339      	adds	r3, #57	@ 0x39
 80028b8:	54e2      	strb	r2, [r4, r3]
 80028ba:	e7e2      	b.n	8002882 <TIM_DMAError+0x22>

080028bc <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028bc:	233c      	movs	r3, #60	@ 0x3c
{
 80028be:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80028c0:	5cc3      	ldrb	r3, [r0, r3]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d03d      	beq.n	8002942 <HAL_TIMEx_ConfigBreakDeadTime+0x86>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80028c6:	4a20      	ldr	r2, [pc, #128]	@ (8002948 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 80028c8:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80028ca:	6804      	ldr	r4, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80028cc:	4013      	ands	r3, r2
 80028ce:	688a      	ldr	r2, [r1, #8]
 80028d0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80028d2:	4a1e      	ldr	r2, [pc, #120]	@ (800294c <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	684a      	ldr	r2, [r1, #4]
 80028d8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80028da:	4a1d      	ldr	r2, [pc, #116]	@ (8002950 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 80028dc:	4013      	ands	r3, r2
 80028de:	680a      	ldr	r2, [r1, #0]
 80028e0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80028e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002954 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 80028e4:	4013      	ands	r3, r2
 80028e6:	690a      	ldr	r2, [r1, #16]
 80028e8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80028ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002958 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	694a      	ldr	r2, [r1, #20]
 80028f0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80028f2:	4a1a      	ldr	r2, [pc, #104]	@ (800295c <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80028f8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80028fa:	4a19      	ldr	r2, [pc, #100]	@ (8002960 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	698a      	ldr	r2, [r1, #24]
 8002900:	0412      	lsls	r2, r2, #16
 8002902:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002904:	4a17      	ldr	r2, [pc, #92]	@ (8002964 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002906:	4013      	ands	r3, r2
 8002908:	69ca      	ldr	r2, [r1, #28]
 800290a:	4313      	orrs	r3, r2
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800290c:	4a16      	ldr	r2, [pc, #88]	@ (8002968 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 800290e:	4294      	cmp	r4, r2
 8002910:	d005      	beq.n	800291e <HAL_TIMEx_ConfigBreakDeadTime+0x62>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002912:	6463      	str	r3, [r4, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002914:	2200      	movs	r2, #0
 8002916:	233c      	movs	r3, #60	@ 0x3c
 8002918:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 800291a:	2000      	movs	r0, #0
}
 800291c:	bd10      	pop	{r4, pc}
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800291e:	4a13      	ldr	r2, [pc, #76]	@ (800296c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002920:	4013      	ands	r3, r2
 8002922:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8002924:	0512      	lsls	r2, r2, #20
 8002926:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002928:	4b11      	ldr	r3, [pc, #68]	@ (8002970 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 800292a:	401a      	ands	r2, r3
 800292c:	6a0b      	ldr	r3, [r1, #32]
 800292e:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002930:	4b10      	ldr	r3, [pc, #64]	@ (8002974 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002932:	401a      	ands	r2, r3
 8002934:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8002936:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002938:	4b0f      	ldr	r3, [pc, #60]	@ (8002978 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>)
 800293a:	401a      	ands	r2, r3
 800293c:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800293e:	4313      	orrs	r3, r2
 8002940:	e7e7      	b.n	8002912 <HAL_TIMEx_ConfigBreakDeadTime+0x56>
  __HAL_LOCK(htim);
 8002942:	2002      	movs	r0, #2
 8002944:	e7ea      	b.n	800291c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8002946:	46c0      	nop			@ (mov r8, r8)
 8002948:	fffffcff 	.word	0xfffffcff
 800294c:	fffffbff 	.word	0xfffffbff
 8002950:	fffff7ff 	.word	0xfffff7ff
 8002954:	ffffefff 	.word	0xffffefff
 8002958:	ffffdfff 	.word	0xffffdfff
 800295c:	ffffbfff 	.word	0xffffbfff
 8002960:	fff0ffff 	.word	0xfff0ffff
 8002964:	efffffff 	.word	0xefffffff
 8002968:	40012c00 	.word	0x40012c00
 800296c:	ff0fffff 	.word	0xff0fffff
 8002970:	feffffff 	.word	0xfeffffff
 8002974:	fdffffff 	.word	0xfdffffff
 8002978:	dfffffff 	.word	0xdfffffff

0800297c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800297c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800297e:	4645      	mov	r5, r8
 8002980:	46de      	mov	lr, fp
 8002982:	4657      	mov	r7, sl
 8002984:	464e      	mov	r6, r9

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002986:	2201      	movs	r2, #1
{
 8002988:	b5e0      	push	{r5, r6, r7, lr}
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800298a:	680d      	ldr	r5, [r1, #0]
  pinpos = 0;
 800298c:	2300      	movs	r3, #0
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800298e:	4694      	mov	ip, r2
{
 8002990:	b083      	sub	sp, #12
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002992:	2d00      	cmp	r5, #0
 8002994:	d110      	bne.n	80029b8 <LL_GPIO_Init+0x3c>
 8002996:	e056      	b.n	8002a46 <LL_GPIO_Init+0xca>
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002998:	4642      	mov	r2, r8
 800299a:	68c4      	ldr	r4, [r0, #12]
 800299c:	403c      	ands	r4, r7
 800299e:	4314      	orrs	r4, r2
 80029a0:	60c4      	str	r4, [r0, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80029a2:	465f      	mov	r7, fp
 80029a4:	4377      	muls	r7, r6
 80029a6:	6804      	ldr	r4, [r0, #0]
 80029a8:	9a01      	ldr	r2, [sp, #4]
 80029aa:	4022      	ands	r2, r4
 80029ac:	4317      	orrs	r7, r2
 80029ae:	6007      	str	r7, [r0, #0]
 80029b0:	002a      	movs	r2, r5
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
 80029b2:	3301      	adds	r3, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80029b4:	40da      	lsrs	r2, r3
 80029b6:	d046      	beq.n	8002a46 <LL_GPIO_Init+0xca>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80029b8:	4662      	mov	r2, ip
 80029ba:	002c      	movs	r4, r5
 80029bc:	409a      	lsls	r2, r3
 80029be:	4014      	ands	r4, r2
    if (currentpin != 0x00u)
 80029c0:	4215      	tst	r5, r2
 80029c2:	d0f5      	beq.n	80029b0 <LL_GPIO_Init+0x34>
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80029c4:	0026      	movs	r6, r4
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80029c6:	684a      	ldr	r2, [r1, #4]
 80029c8:	4366      	muls	r6, r4
 80029ca:	4693      	mov	fp, r2
 80029cc:	0072      	lsls	r2, r6, #1
 80029ce:	1992      	adds	r2, r2, r6
 80029d0:	43d7      	mvns	r7, r2
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80029d2:	690a      	ldr	r2, [r1, #16]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80029d4:	9701      	str	r7, [sp, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80029d6:	4372      	muls	r2, r6
 80029d8:	4690      	mov	r8, r2
 80029da:	465a      	mov	r2, fp
 80029dc:	3a01      	subs	r2, #1
 80029de:	2a01      	cmp	r2, #1
 80029e0:	d8da      	bhi.n	8002998 <LL_GPIO_Init+0x1c>
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80029e2:	6882      	ldr	r2, [r0, #8]
 80029e4:	4692      	mov	sl, r2
 80029e6:	688a      	ldr	r2, [r1, #8]
 80029e8:	4372      	muls	r2, r6
 80029ea:	4691      	mov	r9, r2
 80029ec:	4652      	mov	r2, sl
 80029ee:	403a      	ands	r2, r7
 80029f0:	4692      	mov	sl, r2
 80029f2:	464a      	mov	r2, r9
 80029f4:	4657      	mov	r7, sl
 80029f6:	433a      	orrs	r2, r7
 80029f8:	6082      	str	r2, [r0, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80029fa:	6842      	ldr	r2, [r0, #4]
 80029fc:	43a2      	bics	r2, r4
 80029fe:	4691      	mov	r9, r2
 8002a00:	68ca      	ldr	r2, [r1, #12]
 8002a02:	4362      	muls	r2, r4
 8002a04:	4692      	mov	sl, r2
 8002a06:	464a      	mov	r2, r9
 8002a08:	4657      	mov	r7, sl
 8002a0a:	433a      	orrs	r2, r7
 8002a0c:	6042      	str	r2, [r0, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002a0e:	68c2      	ldr	r2, [r0, #12]
 8002a10:	9f01      	ldr	r7, [sp, #4]
 8002a12:	403a      	ands	r2, r7
 8002a14:	4691      	mov	r9, r2
 8002a16:	4642      	mov	r2, r8
 8002a18:	464f      	mov	r7, r9
 8002a1a:	433a      	orrs	r2, r7
 8002a1c:	60c2      	str	r2, [r0, #12]
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002a1e:	465a      	mov	r2, fp
 8002a20:	2a02      	cmp	r2, #2
 8002a22:	d1be      	bne.n	80029a2 <LL_GPIO_Init+0x26>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a24:	694a      	ldr	r2, [r1, #20]
 8002a26:	4690      	mov	r8, r2
        if (currentpin < LL_GPIO_PIN_8)
 8002a28:	2cff      	cmp	r4, #255	@ 0xff
 8002a2a:	d814      	bhi.n	8002a56 <LL_GPIO_Init+0xda>
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8002a2c:	0032      	movs	r2, r6
 8002a2e:	4372      	muls	r2, r6
 8002a30:	4691      	mov	r9, r2
 8002a32:	464f      	mov	r7, r9
 8002a34:	6a04      	ldr	r4, [r0, #32]
 8002a36:	0112      	lsls	r2, r2, #4
 8002a38:	1bd2      	subs	r2, r2, r7
 8002a3a:	4394      	bics	r4, r2
 8002a3c:	4642      	mov	r2, r8
 8002a3e:	437a      	muls	r2, r7
 8002a40:	4314      	orrs	r4, r2
 8002a42:	6204      	str	r4, [r0, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 8002a44:	e7ad      	b.n	80029a2 <LL_GPIO_Init+0x26>
  }

  return (SUCCESS);
}
 8002a46:	2000      	movs	r0, #0
 8002a48:	b003      	add	sp, #12
 8002a4a:	bcf0      	pop	{r4, r5, r6, r7}
 8002a4c:	46bb      	mov	fp, r7
 8002a4e:	46b2      	mov	sl, r6
 8002a50:	46a9      	mov	r9, r5
 8002a52:	46a0      	mov	r8, r4
 8002a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002a56:	0a24      	lsrs	r4, r4, #8
 8002a58:	4364      	muls	r4, r4
 8002a5a:	4364      	muls	r4, r4
 8002a5c:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8002a5e:	4691      	mov	r9, r2
 8002a60:	0122      	lsls	r2, r4, #4
 8002a62:	1b12      	subs	r2, r2, r4
 8002a64:	4692      	mov	sl, r2
 8002a66:	464a      	mov	r2, r9
 8002a68:	4657      	mov	r7, sl
 8002a6a:	43ba      	bics	r2, r7
 8002a6c:	4691      	mov	r9, r2
 8002a6e:	4642      	mov	r2, r8
 8002a70:	4362      	muls	r2, r4
 8002a72:	0014      	movs	r4, r2
 8002a74:	464a      	mov	r2, r9
 8002a76:	4314      	orrs	r4, r2
 8002a78:	6244      	str	r4, [r0, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8002a7a:	e792      	b.n	80029a2 <LL_GPIO_Init+0x26>

08002a7c <LL_RCC_GetSystemClocksFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a7c:	2338      	movs	r3, #56	@ 0x38
 8002a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8002aec <LL_RCC_GetSystemClocksFreq+0x70>)
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002a80:	b530      	push	{r4, r5, lr}
 8002a82:	6891      	ldr	r1, [r2, #8]
 8002a84:	400b      	ands	r3, r1
#if defined(RCC_CR_SYSDIV)
  uint32_t sysdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002a86:	2b18      	cmp	r3, #24
 8002a88:	d027      	beq.n	8002ada <LL_RCC_GetSystemClocksFreq+0x5e>
 8002a8a:	d805      	bhi.n	8002a98 <LL_RCC_GetSystemClocksFreq+0x1c>
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d027      	beq.n	8002ae0 <LL_RCC_GetSystemClocksFreq+0x64>
 8002a90:	2b08      	cmp	r3, #8
 8002a92:	d106      	bne.n	8002aa2 <LL_RCC_GetSystemClocksFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002a94:	4b16      	ldr	r3, [pc, #88]	@ (8002af0 <LL_RCC_GetSystemClocksFreq+0x74>)
 8002a96:	e00a      	b.n	8002aae <LL_RCC_GetSystemClocksFreq+0x32>
  switch (LL_RCC_GetSysClkSource())
 8002a98:	2b20      	cmp	r3, #32
 8002a9a:	d102      	bne.n	8002aa2 <LL_RCC_GetSystemClocksFreq+0x26>
 8002a9c:	2380      	movs	r3, #128	@ 0x80
 8002a9e:	021b      	lsls	r3, r3, #8
 8002aa0:	e005      	b.n	8002aae <LL_RCC_GetSystemClocksFreq+0x32>
      frequency = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002aa2:	4b12      	ldr	r3, [pc, #72]	@ (8002aec <LL_RCC_GetSystemClocksFreq+0x70>)
 8002aa4:	681a      	ldr	r2, [r3, #0]
      frequency = (HSI_VALUE / hsidiv);
 8002aa6:	4b13      	ldr	r3, [pc, #76]	@ (8002af4 <LL_RCC_GetSystemClocksFreq+0x78>)
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002aa8:	0492      	lsls	r2, r2, #18
 8002aaa:	0f52      	lsrs	r2, r2, #29
      frequency = (HSI_VALUE / hsidiv);
 8002aac:	40d3      	lsrs	r3, r2
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002aae:	241f      	movs	r4, #31
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002ab0:	4d0e      	ldr	r5, [pc, #56]	@ (8002aec <LL_RCC_GetSystemClocksFreq+0x70>)
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002ab2:	6003      	str	r3, [r0, #0]
 8002ab4:	68aa      	ldr	r2, [r5, #8]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002ab6:	4910      	ldr	r1, [pc, #64]	@ (8002af8 <LL_RCC_GetSystemClocksFreq+0x7c>)
 8002ab8:	0512      	lsls	r2, r2, #20
 8002aba:	0f12      	lsrs	r2, r2, #28
 8002abc:	0092      	lsls	r2, r2, #2
 8002abe:	5852      	ldr	r2, [r2, r1]
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002ac0:	490e      	ldr	r1, [pc, #56]	@ (8002afc <LL_RCC_GetSystemClocksFreq+0x80>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002ac2:	4022      	ands	r2, r4
 8002ac4:	40d3      	lsrs	r3, r2
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002ac6:	6043      	str	r3, [r0, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002ac8:	68aa      	ldr	r2, [r5, #8]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002aca:	0452      	lsls	r2, r2, #17
 8002acc:	0f52      	lsrs	r2, r2, #29
 8002ace:	0092      	lsls	r2, r2, #2
 8002ad0:	5852      	ldr	r2, [r2, r1]
 8002ad2:	4022      	ands	r2, r4
 8002ad4:	40d3      	lsrs	r3, r2
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002ad6:	6083      	str	r3, [r0, #8]
}
 8002ad8:	bd30      	pop	{r4, r5, pc}
      frequency = LSI_VALUE;
 8002ada:	23fa      	movs	r3, #250	@ 0xfa
 8002adc:	01db      	lsls	r3, r3, #7
 8002ade:	e7e6      	b.n	8002aae <LL_RCC_GetSystemClocksFreq+0x32>
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002ae0:	6812      	ldr	r2, [r2, #0]
      frequency = (HSI_VALUE / hsidiv);
 8002ae2:	4b04      	ldr	r3, [pc, #16]	@ (8002af4 <LL_RCC_GetSystemClocksFreq+0x78>)
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002ae4:	0492      	lsls	r2, r2, #18
 8002ae6:	0f52      	lsrs	r2, r2, #29
      frequency = (HSI_VALUE / hsidiv);
 8002ae8:	40d3      	lsrs	r3, r2
      break;
 8002aea:	e7e0      	b.n	8002aae <LL_RCC_GetSystemClocksFreq+0x32>
 8002aec:	40021000 	.word	0x40021000
 8002af0:	007a1200 	.word	0x007a1200
 8002af4:	02dc6c00 	.word	0x02dc6c00
 8002af8:	08003110 	.word	0x08003110
 8002afc:	080030f0 	.word	0x080030f0

08002b00 <LL_RCC_GetUSARTClockFreq>:
{
 8002b00:	0003      	movs	r3, r0
 8002b02:	b510      	push	{r4, lr}
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002b04:	2000      	movs	r0, #0
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002b06:	2b03      	cmp	r3, #3
 8002b08:	d000      	beq.n	8002b0c <LL_RCC_GetUSARTClockFreq+0xc>
}
 8002b0a:	bd10      	pop	{r4, pc}
  *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSIKER
  *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8002b0c:	493b      	ldr	r1, [pc, #236]	@ (8002bfc <LL_RCC_GetUSARTClockFreq+0xfc>)
 8002b0e:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8002b10:	4013      	ands	r3, r2
 8002b12:	22c0      	movs	r2, #192	@ 0xc0
 8002b14:	0292      	lsls	r2, r2, #10
 8002b16:	4313      	orrs	r3, r2
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002b18:	4a39      	ldr	r2, [pc, #228]	@ (8002c00 <LL_RCC_GetUSARTClockFreq+0x100>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d016      	beq.n	8002b4c <LL_RCC_GetUSARTClockFreq+0x4c>
 8002b1e:	4a39      	ldr	r2, [pc, #228]	@ (8002c04 <LL_RCC_GetUSARTClockFreq+0x104>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d00e      	beq.n	8002b42 <LL_RCC_GetUSARTClockFreq+0x42>
 8002b24:	4a38      	ldr	r2, [pc, #224]	@ (8002c08 <LL_RCC_GetUSARTClockFreq+0x108>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d11f      	bne.n	8002b6a <LL_RCC_GetUSARTClockFreq+0x6a>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002b2a:	2338      	movs	r3, #56	@ 0x38
 8002b2c:	688a      	ldr	r2, [r1, #8]
 8002b2e:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 8002b30:	2b18      	cmp	r3, #24
 8002b32:	d052      	beq.n	8002bda <LL_RCC_GetUSARTClockFreq+0xda>
 8002b34:	d837      	bhi.n	8002ba6 <LL_RCC_GetUSARTClockFreq+0xa6>
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d059      	beq.n	8002bee <LL_RCC_GetUSARTClockFreq+0xee>
 8002b3a:	2b08      	cmp	r3, #8
 8002b3c:	d150      	bne.n	8002be0 <LL_RCC_GetUSARTClockFreq+0xe0>
      frequency = HSE_VALUE;
 8002b3e:	4833      	ldr	r0, [pc, #204]	@ (8002c0c <LL_RCC_GetUSARTClockFreq+0x10c>)
 8002b40:	e7e3      	b.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
  return ((READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == (RCC_CSR1_LSERDY)) ? 1UL : 0UL);
 8002b42:	6dc8      	ldr	r0, [r1, #92]	@ 0x5c
 8002b44:	0780      	lsls	r0, r0, #30
 8002b46:	0fc0      	lsrs	r0, r0, #31
 8002b48:	03c0      	lsls	r0, r0, #15
 8002b4a:	e7de      	b.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002b4c:	680a      	ldr	r2, [r1, #0]
 8002b4e:	2380      	movs	r3, #128	@ 0x80
 8002b50:	0010      	movs	r0, r2
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	4018      	ands	r0, r3
 8002b56:	421a      	tst	r2, r3
 8002b58:	d0d7      	beq.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
  return (READ_BIT(RCC->CR, RCC_CR_HSIKERDIV));
 8002b5a:	6809      	ldr	r1, [r1, #0]
          usart_frequency = (HSI_VALUE / ((LL_RCC_HSIKER_GetDivider() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002b5c:	482c      	ldr	r0, [pc, #176]	@ (8002c10 <LL_RCC_GetUSARTClockFreq+0x110>)
 8002b5e:	0609      	lsls	r1, r1, #24
 8002b60:	0f49      	lsrs	r1, r1, #29
 8002b62:	3101      	adds	r1, #1
 8002b64:	f7fd fad0 	bl	8000108 <__udivsi3>
 8002b68:	e7cf      	b.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002b6a:	2338      	movs	r3, #56	@ 0x38
 8002b6c:	688a      	ldr	r2, [r1, #8]
 8002b6e:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 8002b70:	2b18      	cmp	r3, #24
 8002b72:	d02f      	beq.n	8002bd4 <LL_RCC_GetUSARTClockFreq+0xd4>
 8002b74:	d81c      	bhi.n	8002bb0 <LL_RCC_GetUSARTClockFreq+0xb0>
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d026      	beq.n	8002bc8 <LL_RCC_GetUSARTClockFreq+0xc8>
 8002b7a:	2b08      	cmp	r3, #8
 8002b7c:	d11d      	bne.n	8002bba <LL_RCC_GetUSARTClockFreq+0xba>
      frequency = HSE_VALUE;
 8002b7e:	4823      	ldr	r0, [pc, #140]	@ (8002c0c <LL_RCC_GetUSARTClockFreq+0x10c>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002b80:	211f      	movs	r1, #31
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002b82:	4b1e      	ldr	r3, [pc, #120]	@ (8002bfc <LL_RCC_GetUSARTClockFreq+0xfc>)
 8002b84:	4c23      	ldr	r4, [pc, #140]	@ (8002c14 <LL_RCC_GetUSARTClockFreq+0x114>)
 8002b86:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	0512      	lsls	r2, r2, #20
 8002b8c:	0f12      	lsrs	r2, r2, #28
 8002b8e:	0092      	lsls	r2, r2, #2
 8002b90:	5912      	ldr	r2, [r2, r4]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002b92:	045b      	lsls	r3, r3, #17
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002b94:	400a      	ands	r2, r1
 8002b96:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002b98:	0f5b      	lsrs	r3, r3, #29
 8002b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002c18 <LL_RCC_GetUSARTClockFreq+0x118>)
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	589b      	ldr	r3, [r3, r2]
 8002ba0:	400b      	ands	r3, r1
 8002ba2:	40d8      	lsrs	r0, r3
        break;
 8002ba4:	e7b1      	b.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
  switch (LL_RCC_GetSysClkSource())
 8002ba6:	2b20      	cmp	r3, #32
 8002ba8:	d11a      	bne.n	8002be0 <LL_RCC_GetUSARTClockFreq+0xe0>
 8002baa:	2080      	movs	r0, #128	@ 0x80
 8002bac:	0200      	lsls	r0, r0, #8
  return usart_frequency;
 8002bae:	e7ac      	b.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
  switch (LL_RCC_GetSysClkSource())
 8002bb0:	2b20      	cmp	r3, #32
 8002bb2:	d102      	bne.n	8002bba <LL_RCC_GetUSARTClockFreq+0xba>
 8002bb4:	2080      	movs	r0, #128	@ 0x80
 8002bb6:	0200      	lsls	r0, r0, #8
 8002bb8:	e7e2      	b.n	8002b80 <LL_RCC_GetUSARTClockFreq+0x80>
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bba:	4b10      	ldr	r3, [pc, #64]	@ (8002bfc <LL_RCC_GetUSARTClockFreq+0xfc>)
      frequency = (HSI_VALUE / hsidiv);
 8002bbc:	4814      	ldr	r0, [pc, #80]	@ (8002c10 <LL_RCC_GetUSARTClockFreq+0x110>)
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	049b      	lsls	r3, r3, #18
 8002bc2:	0f5b      	lsrs	r3, r3, #29
      frequency = (HSI_VALUE / hsidiv);
 8002bc4:	40d8      	lsrs	r0, r3
  return frequency;
 8002bc6:	e7db      	b.n	8002b80 <LL_RCC_GetUSARTClockFreq+0x80>
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bc8:	680b      	ldr	r3, [r1, #0]
      frequency = (HSI_VALUE / hsidiv);
 8002bca:	4811      	ldr	r0, [pc, #68]	@ (8002c10 <LL_RCC_GetUSARTClockFreq+0x110>)
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bcc:	049b      	lsls	r3, r3, #18
 8002bce:	0f5b      	lsrs	r3, r3, #29
      frequency = (HSI_VALUE / hsidiv);
 8002bd0:	40d8      	lsrs	r0, r3
      break;
 8002bd2:	e7d5      	b.n	8002b80 <LL_RCC_GetUSARTClockFreq+0x80>
      frequency = LSI_VALUE;
 8002bd4:	20fa      	movs	r0, #250	@ 0xfa
 8002bd6:	01c0      	lsls	r0, r0, #7
 8002bd8:	e7d2      	b.n	8002b80 <LL_RCC_GetUSARTClockFreq+0x80>
 8002bda:	20fa      	movs	r0, #250	@ 0xfa
 8002bdc:	01c0      	lsls	r0, r0, #7
 8002bde:	e794      	b.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002be0:	4b06      	ldr	r3, [pc, #24]	@ (8002bfc <LL_RCC_GetUSARTClockFreq+0xfc>)
      frequency = (HSI_VALUE / hsidiv);
 8002be2:	480b      	ldr	r0, [pc, #44]	@ (8002c10 <LL_RCC_GetUSARTClockFreq+0x110>)
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	049b      	lsls	r3, r3, #18
 8002be8:	0f5b      	lsrs	r3, r3, #29
      frequency = (HSI_VALUE / hsidiv);
 8002bea:	40d8      	lsrs	r0, r3
  return frequency;
 8002bec:	e78d      	b.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bee:	680b      	ldr	r3, [r1, #0]
      frequency = (HSI_VALUE / hsidiv);
 8002bf0:	4807      	ldr	r0, [pc, #28]	@ (8002c10 <LL_RCC_GetUSARTClockFreq+0x110>)
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bf2:	049b      	lsls	r3, r3, #18
 8002bf4:	0f5b      	lsrs	r3, r3, #29
      frequency = (HSI_VALUE / hsidiv);
 8002bf6:	40d8      	lsrs	r0, r3
      break;
 8002bf8:	e787      	b.n	8002b0a <LL_RCC_GetUSARTClockFreq+0xa>
 8002bfa:	46c0      	nop			@ (mov r8, r8)
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	00030002 	.word	0x00030002
 8002c04:	00030003 	.word	0x00030003
 8002c08:	00030001 	.word	0x00030001
 8002c0c:	007a1200 	.word	0x007a1200
 8002c10:	02dc6c00 	.word	0x02dc6c00
 8002c14:	08003110 	.word	0x08003110
 8002c18:	080030f0 	.word	0x080030f0

08002c1c <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c1c:	4a19      	ldr	r2, [pc, #100]	@ (8002c84 <LL_TIM_Init+0x68>)
{
 8002c1e:	b530      	push	{r4, r5, lr}
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002c20:	6803      	ldr	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002c22:	880c      	ldrh	r4, [r1, #0]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002c24:	688d      	ldr	r5, [r1, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c26:	4290      	cmp	r0, r2
 8002c28:	d01d      	beq.n	8002c66 <LL_TIM_Init+0x4a>
 8002c2a:	4a17      	ldr	r2, [pc, #92]	@ (8002c88 <LL_TIM_Init+0x6c>)
 8002c2c:	4290      	cmp	r0, r2
 8002c2e:	d011      	beq.n	8002c54 <LL_TIM_Init+0x38>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c30:	4a16      	ldr	r2, [pc, #88]	@ (8002c8c <LL_TIM_Init+0x70>)
 8002c32:	4290      	cmp	r0, r2
 8002c34:	d012      	beq.n	8002c5c <LL_TIM_Init+0x40>
 8002c36:	4a16      	ldr	r2, [pc, #88]	@ (8002c90 <LL_TIM_Init+0x74>)
 8002c38:	4290      	cmp	r0, r2
 8002c3a:	d018      	beq.n	8002c6e <LL_TIM_Init+0x52>
 8002c3c:	4a15      	ldr	r2, [pc, #84]	@ (8002c94 <LL_TIM_Init+0x78>)
 8002c3e:	4290      	cmp	r0, r2
 8002c40:	d015      	beq.n	8002c6e <LL_TIM_Init+0x52>
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002c42:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002c44:	62c5      	str	r5, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8002c46:	6284      	str	r4, [r0, #40]	@ 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002c48:	2201      	movs	r2, #1
 8002c4a:	6943      	ldr	r3, [r0, #20]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8002c50:	2000      	movs	r0, #0
 8002c52:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002c54:	2270      	movs	r2, #112	@ 0x70
 8002c56:	4393      	bics	r3, r2
 8002c58:	684a      	ldr	r2, [r1, #4]
 8002c5a:	4313      	orrs	r3, r2
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002c5c:	4a0e      	ldr	r2, [pc, #56]	@ (8002c98 <LL_TIM_Init+0x7c>)
 8002c5e:	4013      	ands	r3, r2
 8002c60:	68ca      	ldr	r2, [r1, #12]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	e7ed      	b.n	8002c42 <LL_TIM_Init+0x26>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002c66:	2270      	movs	r2, #112	@ 0x70
 8002c68:	4393      	bics	r3, r2
 8002c6a:	684a      	ldr	r2, [r1, #4]
 8002c6c:	4313      	orrs	r3, r2
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c98 <LL_TIM_Init+0x7c>)
 8002c70:	4013      	ands	r3, r2
 8002c72:	68ca      	ldr	r2, [r1, #12]
 8002c74:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002c76:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002c78:	62c5      	str	r5, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8002c7a:	6284      	str	r4, [r0, #40]	@ 0x28
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002c7c:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002c7e:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8002c80:	e7e2      	b.n	8002c48 <LL_TIM_Init+0x2c>
 8002c82:	46c0      	nop			@ (mov r8, r8)
 8002c84:	40012c00 	.word	0x40012c00
 8002c88:	40000400 	.word	0x40000400
 8002c8c:	40002000 	.word	0x40002000
 8002c90:	40014400 	.word	0x40014400
 8002c94:	40014800 	.word	0x40014800
 8002c98:	fffffcff 	.word	0xfffffcff

08002c9c <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8002c9c:	2380      	movs	r3, #128	@ 0x80
{
 8002c9e:	b570      	push	{r4, r5, r6, lr}
  switch (Channel)
 8002ca0:	015b      	lsls	r3, r3, #5
 8002ca2:	4299      	cmp	r1, r3
 8002ca4:	d100      	bne.n	8002ca8 <LL_TIM_OC_Init+0xc>
 8002ca6:	e114      	b.n	8002ed2 <LL_TIM_OC_Init+0x236>
 8002ca8:	d82a      	bhi.n	8002d00 <LL_TIM_OC_Init+0x64>
 8002caa:	2910      	cmp	r1, #16
 8002cac:	d100      	bne.n	8002cb0 <LL_TIM_OC_Init+0x14>
 8002cae:	e0d7      	b.n	8002e60 <LL_TIM_OC_Init+0x1c4>
 8002cb0:	2380      	movs	r3, #128	@ 0x80
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4299      	cmp	r1, r3
 8002cb6:	d100      	bne.n	8002cba <LL_TIM_OC_Init+0x1e>
 8002cb8:	e099      	b.n	8002dee <LL_TIM_OC_Init+0x152>
 8002cba:	2901      	cmp	r1, #1
 8002cbc:	d14b      	bne.n	8002d56 <LL_TIM_OC_Init+0xba>
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8002cbe:	6a03      	ldr	r3, [r0, #32]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8002cc0:	4e99      	ldr	r6, [pc, #612]	@ (8002f28 <LL_TIM_OC_Init+0x28c>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8002cc2:	438b      	bics	r3, r1
 8002cc4:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002cc6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002cc8:	6845      	ldr	r5, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002cca:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8002ccc:	4034      	ands	r4, r6
 8002cce:	6816      	ldr	r6, [r2, #0]
 8002cd0:	4334      	orrs	r4, r6

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8002cd2:	2602      	movs	r6, #2
 8002cd4:	43b3      	bics	r3, r6
 8002cd6:	6916      	ldr	r6, [r2, #16]
 8002cd8:	4333      	orrs	r3, r6

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8002cda:	438b      	bics	r3, r1
 8002cdc:	6851      	ldr	r1, [r2, #4]
 8002cde:	430b      	orrs	r3, r1

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ce0:	4992      	ldr	r1, [pc, #584]	@ (8002f2c <LL_TIM_OC_Init+0x290>)
 8002ce2:	4288      	cmp	r0, r1
 8002ce4:	d041      	beq.n	8002d6a <LL_TIM_OC_Init+0xce>
 8002ce6:	4992      	ldr	r1, [pc, #584]	@ (8002f30 <LL_TIM_OC_Init+0x294>)
 8002ce8:	4288      	cmp	r0, r1
 8002cea:	d03e      	beq.n	8002d6a <LL_TIM_OC_Init+0xce>
 8002cec:	4991      	ldr	r1, [pc, #580]	@ (8002f34 <LL_TIM_OC_Init+0x298>)
 8002cee:	4288      	cmp	r0, r1
 8002cf0:	d03b      	beq.n	8002d6a <LL_TIM_OC_Init+0xce>

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002cf2:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002cf4:	6045      	str	r5, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002cf6:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002cf8:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002cfa:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	e02b      	b.n	8002d58 <LL_TIM_OC_Init+0xbc>
  switch (Channel)
 8002d00:	2380      	movs	r3, #128	@ 0x80
 8002d02:	025b      	lsls	r3, r3, #9
 8002d04:	4299      	cmp	r1, r3
 8002d06:	d044      	beq.n	8002d92 <LL_TIM_OC_Init+0xf6>
 8002d08:	2380      	movs	r3, #128	@ 0x80
 8002d0a:	035b      	lsls	r3, r3, #13
 8002d0c:	4299      	cmp	r1, r3
 8002d0e:	d122      	bne.n	8002d56 <LL_TIM_OC_Init+0xba>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8002d10:	6a03      	ldr	r3, [r0, #32]
 8002d12:	4d89      	ldr	r5, [pc, #548]	@ (8002f38 <LL_TIM_OC_Init+0x29c>)

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8002d14:	4c89      	ldr	r4, [pc, #548]	@ (8002f3c <LL_TIM_OC_Init+0x2a0>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8002d16:	402b      	ands	r3, r5
 8002d18:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002d1a:	6a01      	ldr	r1, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8002d1c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8002d1e:	4023      	ands	r3, r4
 8002d20:	6814      	ldr	r4, [r2, #0]
 8002d22:	0224      	lsls	r4, r4, #8
 8002d24:	431c      	orrs	r4, r3

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8002d26:	4b86      	ldr	r3, [pc, #536]	@ (8002f40 <LL_TIM_OC_Init+0x2a4>)
 8002d28:	4019      	ands	r1, r3
 8002d2a:	6913      	ldr	r3, [r2, #16]
 8002d2c:	051b      	lsls	r3, r3, #20
 8002d2e:	430b      	orrs	r3, r1

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8002d30:	6851      	ldr	r1, [r2, #4]
 8002d32:	402b      	ands	r3, r5
 8002d34:	0509      	lsls	r1, r1, #20
 8002d36:	430b      	orrs	r3, r1

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d38:	497c      	ldr	r1, [pc, #496]	@ (8002f2c <LL_TIM_OC_Init+0x290>)
 8002d3a:	4288      	cmp	r0, r1
 8002d3c:	d00d      	beq.n	8002d5a <LL_TIM_OC_Init+0xbe>
 8002d3e:	497c      	ldr	r1, [pc, #496]	@ (8002f30 <LL_TIM_OC_Init+0x294>)
 8002d40:	4288      	cmp	r0, r1
 8002d42:	d00a      	beq.n	8002d5a <LL_TIM_OC_Init+0xbe>
 8002d44:	497b      	ldr	r1, [pc, #492]	@ (8002f34 <LL_TIM_OC_Init+0x298>)
 8002d46:	4288      	cmp	r0, r1
 8002d48:	d007      	beq.n	8002d5a <LL_TIM_OC_Init+0xbe>

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8002d4a:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8002d4c:	6544      	str	r4, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR6, CompareValue);
 8002d4e:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002d50:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002d52:	2000      	movs	r0, #0
 8002d54:	e000      	b.n	8002d58 <LL_TIM_OC_Init+0xbc>
  switch (Channel)
 8002d56:	2001      	movs	r0, #1
}
 8002d58:	bd70      	pop	{r4, r5, r6, pc}
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8002d5a:	6845      	ldr	r5, [r0, #4]
 8002d5c:	6991      	ldr	r1, [r2, #24]
 8002d5e:	4e79      	ldr	r6, [pc, #484]	@ (8002f44 <LL_TIM_OC_Init+0x2a8>)
 8002d60:	0289      	lsls	r1, r1, #10
 8002d62:	4035      	ands	r5, r6
 8002d64:	4329      	orrs	r1, r5
 8002d66:	6041      	str	r1, [r0, #4]
 8002d68:	e7ef      	b.n	8002d4a <LL_TIM_OC_Init+0xae>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002d6a:	2108      	movs	r1, #8
 8002d6c:	438b      	bics	r3, r1
 8002d6e:	6951      	ldr	r1, [r2, #20]
 8002d70:	0089      	lsls	r1, r1, #2
 8002d72:	4319      	orrs	r1, r3
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002d74:	2304      	movs	r3, #4
 8002d76:	4399      	bics	r1, r3
 8002d78:	6893      	ldr	r3, [r2, #8]
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	430b      	orrs	r3, r1
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002d7e:	4972      	ldr	r1, [pc, #456]	@ (8002f48 <LL_TIM_OC_Init+0x2ac>)
 8002d80:	4029      	ands	r1, r5
 8002d82:	6995      	ldr	r5, [r2, #24]
 8002d84:	4329      	orrs	r1, r5
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002d86:	4d71      	ldr	r5, [pc, #452]	@ (8002f4c <LL_TIM_OC_Init+0x2b0>)
 8002d88:	4029      	ands	r1, r5
 8002d8a:	69d5      	ldr	r5, [r2, #28]
 8002d8c:	006d      	lsls	r5, r5, #1
 8002d8e:	430d      	orrs	r5, r1
 8002d90:	e7af      	b.n	8002cf2 <LL_TIM_OC_Init+0x56>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8002d92:	6a03      	ldr	r3, [r0, #32]
 8002d94:	4d6e      	ldr	r5, [pc, #440]	@ (8002f50 <LL_TIM_OC_Init+0x2b4>)
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8002d96:	4c6f      	ldr	r4, [pc, #444]	@ (8002f54 <LL_TIM_OC_Init+0x2b8>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8002d98:	402b      	ands	r3, r5
 8002d9a:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002d9c:	6a01      	ldr	r1, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8002d9e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8002da0:	4023      	ands	r3, r4
 8002da2:	6814      	ldr	r4, [r2, #0]
 8002da4:	431c      	orrs	r4, r3
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8002da6:	4b6c      	ldr	r3, [pc, #432]	@ (8002f58 <LL_TIM_OC_Init+0x2bc>)
 8002da8:	4019      	ands	r1, r3
 8002daa:	6913      	ldr	r3, [r2, #16]
 8002dac:	041b      	lsls	r3, r3, #16
 8002dae:	430b      	orrs	r3, r1
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8002db0:	6851      	ldr	r1, [r2, #4]
 8002db2:	402b      	ands	r3, r5
 8002db4:	0409      	lsls	r1, r1, #16
 8002db6:	4319      	orrs	r1, r3
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002db8:	4b5c      	ldr	r3, [pc, #368]	@ (8002f2c <LL_TIM_OC_Init+0x290>)
 8002dba:	4298      	cmp	r0, r3
 8002dbc:	d00f      	beq.n	8002dde <LL_TIM_OC_Init+0x142>
 8002dbe:	4b5c      	ldr	r3, [pc, #368]	@ (8002f30 <LL_TIM_OC_Init+0x294>)
 8002dc0:	4298      	cmp	r0, r3
 8002dc2:	d00c      	beq.n	8002dde <LL_TIM_OC_Init+0x142>
 8002dc4:	4b5b      	ldr	r3, [pc, #364]	@ (8002f34 <LL_TIM_OC_Init+0x298>)
 8002dc6:	4298      	cmp	r0, r3
 8002dc8:	d009      	beq.n	8002dde <LL_TIM_OC_Init+0x142>
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8002dca:	6544      	str	r4, [r0, #84]	@ 0x54
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8002dcc:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8002dce:	68d2      	ldr	r2, [r2, #12]
 8002dd0:	0d1b      	lsrs	r3, r3, #20
 8002dd2:	051b      	lsls	r3, r3, #20
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	6583      	str	r3, [r0, #88]	@ 0x58
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002dd8:	6201      	str	r1, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002dda:	2000      	movs	r0, #0
 8002ddc:	e7bc      	b.n	8002d58 <LL_TIM_OC_Init+0xbc>
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8002dde:	6845      	ldr	r5, [r0, #4]
 8002de0:	6993      	ldr	r3, [r2, #24]
 8002de2:	4e5b      	ldr	r6, [pc, #364]	@ (8002f50 <LL_TIM_OC_Init+0x2b4>)
 8002de4:	021b      	lsls	r3, r3, #8
 8002de6:	4035      	ands	r5, r6
 8002de8:	432b      	orrs	r3, r5
 8002dea:	6043      	str	r3, [r0, #4]
 8002dec:	e7ed      	b.n	8002dca <LL_TIM_OC_Init+0x12e>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8002dee:	6a03      	ldr	r3, [r0, #32]
 8002df0:	4e55      	ldr	r6, [pc, #340]	@ (8002f48 <LL_TIM_OC_Init+0x2ac>)
 8002df2:	4033      	ands	r3, r6
 8002df4:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002df6:	6a04      	ldr	r4, [r0, #32]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002df8:	4b4b      	ldr	r3, [pc, #300]	@ (8002f28 <LL_TIM_OC_Init+0x28c>)
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002dfa:	6845      	ldr	r5, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002dfc:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002dfe:	4019      	ands	r1, r3
 8002e00:	6813      	ldr	r3, [r2, #0]
 8002e02:	4319      	orrs	r1, r3
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8002e04:	4b51      	ldr	r3, [pc, #324]	@ (8002f4c <LL_TIM_OC_Init+0x2b0>)
 8002e06:	401c      	ands	r4, r3
 8002e08:	6913      	ldr	r3, [r2, #16]
 8002e0a:	021b      	lsls	r3, r3, #8
 8002e0c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8002e0e:	6854      	ldr	r4, [r2, #4]
 8002e10:	4033      	ands	r3, r6
 8002e12:	0224      	lsls	r4, r4, #8
 8002e14:	431c      	orrs	r4, r3
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e16:	4b45      	ldr	r3, [pc, #276]	@ (8002f2c <LL_TIM_OC_Init+0x290>)
 8002e18:	4298      	cmp	r0, r3
 8002e1a:	d00c      	beq.n	8002e36 <LL_TIM_OC_Init+0x19a>
 8002e1c:	4b44      	ldr	r3, [pc, #272]	@ (8002f30 <LL_TIM_OC_Init+0x294>)
 8002e1e:	4298      	cmp	r0, r3
 8002e20:	d009      	beq.n	8002e36 <LL_TIM_OC_Init+0x19a>
 8002e22:	4b44      	ldr	r3, [pc, #272]	@ (8002f34 <LL_TIM_OC_Init+0x298>)
 8002e24:	4298      	cmp	r0, r3
 8002e26:	d006      	beq.n	8002e36 <LL_TIM_OC_Init+0x19a>
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002e28:	68d3      	ldr	r3, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002e2a:	6045      	str	r5, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002e2c:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002e2e:	63c3      	str	r3, [r0, #60]	@ 0x3c
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002e30:	6204      	str	r4, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002e32:	2000      	movs	r0, #0
 8002e34:	e790      	b.n	8002d58 <LL_TIM_OC_Init+0xbc>
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8002e36:	4b49      	ldr	r3, [pc, #292]	@ (8002f5c <LL_TIM_OC_Init+0x2c0>)
 8002e38:	401c      	ands	r4, r3
 8002e3a:	6953      	ldr	r3, [r2, #20]
 8002e3c:	029b      	lsls	r3, r3, #10
 8002e3e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8002e40:	4c47      	ldr	r4, [pc, #284]	@ (8002f60 <LL_TIM_OC_Init+0x2c4>)
 8002e42:	4023      	ands	r3, r4
 8002e44:	6894      	ldr	r4, [r2, #8]
 8002e46:	02a4      	lsls	r4, r4, #10
 8002e48:	431c      	orrs	r4, r3
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8002e4a:	4b46      	ldr	r3, [pc, #280]	@ (8002f64 <LL_TIM_OC_Init+0x2c8>)
 8002e4c:	401d      	ands	r5, r3
 8002e4e:	6993      	ldr	r3, [r2, #24]
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8002e54:	4d44      	ldr	r5, [pc, #272]	@ (8002f68 <LL_TIM_OC_Init+0x2cc>)
 8002e56:	402b      	ands	r3, r5
 8002e58:	69d5      	ldr	r5, [r2, #28]
 8002e5a:	016d      	lsls	r5, r5, #5
 8002e5c:	431d      	orrs	r5, r3
 8002e5e:	e7e3      	b.n	8002e28 <LL_TIM_OC_Init+0x18c>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002e60:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002e62:	4c42      	ldr	r4, [pc, #264]	@ (8002f6c <LL_TIM_OC_Init+0x2d0>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002e64:	438b      	bics	r3, r1
 8002e66:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002e68:	6a06      	ldr	r6, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002e6a:	6845      	ldr	r5, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002e6c:	6983      	ldr	r3, [r0, #24]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002e6e:	4023      	ands	r3, r4
 8002e70:	6814      	ldr	r4, [r2, #0]
 8002e72:	0224      	lsls	r4, r4, #8
 8002e74:	431c      	orrs	r4, r3
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002e76:	2320      	movs	r3, #32
 8002e78:	439e      	bics	r6, r3
 8002e7a:	6913      	ldr	r3, [r2, #16]
 8002e7c:	011b      	lsls	r3, r3, #4
 8002e7e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8002e80:	438b      	bics	r3, r1
 8002e82:	6851      	ldr	r1, [r2, #4]
 8002e84:	0109      	lsls	r1, r1, #4
 8002e86:	4319      	orrs	r1, r3
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e88:	4b28      	ldr	r3, [pc, #160]	@ (8002f2c <LL_TIM_OC_Init+0x290>)
 8002e8a:	4298      	cmp	r0, r3
 8002e8c:	d00c      	beq.n	8002ea8 <LL_TIM_OC_Init+0x20c>
 8002e8e:	4b28      	ldr	r3, [pc, #160]	@ (8002f30 <LL_TIM_OC_Init+0x294>)
 8002e90:	4298      	cmp	r0, r3
 8002e92:	d009      	beq.n	8002ea8 <LL_TIM_OC_Init+0x20c>
 8002e94:	4b27      	ldr	r3, [pc, #156]	@ (8002f34 <LL_TIM_OC_Init+0x298>)
 8002e96:	4298      	cmp	r0, r3
 8002e98:	d006      	beq.n	8002ea8 <LL_TIM_OC_Init+0x20c>
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002e9a:	68d3      	ldr	r3, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002e9c:	6045      	str	r5, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002e9e:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002ea0:	6383      	str	r3, [r0, #56]	@ 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002ea2:	6201      	str	r1, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002ea4:	2000      	movs	r0, #0
 8002ea6:	e757      	b.n	8002d58 <LL_TIM_OC_Init+0xbc>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8002ea8:	2380      	movs	r3, #128	@ 0x80
 8002eaa:	4399      	bics	r1, r3
 8002eac:	6953      	ldr	r3, [r2, #20]
 8002eae:	019b      	lsls	r3, r3, #6
 8002eb0:	430b      	orrs	r3, r1
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8002eb2:	2140      	movs	r1, #64	@ 0x40
 8002eb4:	438b      	bics	r3, r1
 8002eb6:	6891      	ldr	r1, [r2, #8]
 8002eb8:	0189      	lsls	r1, r1, #6
 8002eba:	4319      	orrs	r1, r3
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8002ebc:	4b28      	ldr	r3, [pc, #160]	@ (8002f60 <LL_TIM_OC_Init+0x2c4>)
 8002ebe:	401d      	ands	r5, r3
 8002ec0:	6993      	ldr	r3, [r2, #24]
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8002ec6:	4d25      	ldr	r5, [pc, #148]	@ (8002f5c <LL_TIM_OC_Init+0x2c0>)
 8002ec8:	402b      	ands	r3, r5
 8002eca:	69d5      	ldr	r5, [r2, #28]
 8002ecc:	00ed      	lsls	r5, r5, #3
 8002ece:	431d      	orrs	r5, r3
 8002ed0:	e7e3      	b.n	8002e9a <LL_TIM_OC_Init+0x1fe>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8002ed2:	6a03      	ldr	r3, [r0, #32]
 8002ed4:	4e23      	ldr	r6, [pc, #140]	@ (8002f64 <LL_TIM_OC_Init+0x2c8>)
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002ed6:	4c25      	ldr	r4, [pc, #148]	@ (8002f6c <LL_TIM_OC_Init+0x2d0>)
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8002ed8:	4033      	ands	r3, r6
 8002eda:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002edc:	6a01      	ldr	r1, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8002ede:	6845      	ldr	r5, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002ee0:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002ee2:	4023      	ands	r3, r4
 8002ee4:	6814      	ldr	r4, [r2, #0]
 8002ee6:	0224      	lsls	r4, r4, #8
 8002ee8:	431c      	orrs	r4, r3
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002eea:	4b1f      	ldr	r3, [pc, #124]	@ (8002f68 <LL_TIM_OC_Init+0x2cc>)
 8002eec:	4019      	ands	r1, r3
 8002eee:	6913      	ldr	r3, [r2, #16]
 8002ef0:	031b      	lsls	r3, r3, #12
 8002ef2:	430b      	orrs	r3, r1
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8002ef4:	6851      	ldr	r1, [r2, #4]
 8002ef6:	4033      	ands	r3, r6
 8002ef8:	0309      	lsls	r1, r1, #12
 8002efa:	430b      	orrs	r3, r1
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002efc:	490b      	ldr	r1, [pc, #44]	@ (8002f2c <LL_TIM_OC_Init+0x290>)
 8002efe:	4288      	cmp	r0, r1
 8002f00:	d00c      	beq.n	8002f1c <LL_TIM_OC_Init+0x280>
 8002f02:	490b      	ldr	r1, [pc, #44]	@ (8002f30 <LL_TIM_OC_Init+0x294>)
 8002f04:	4288      	cmp	r0, r1
 8002f06:	d009      	beq.n	8002f1c <LL_TIM_OC_Init+0x280>
 8002f08:	490a      	ldr	r1, [pc, #40]	@ (8002f34 <LL_TIM_OC_Init+0x298>)
 8002f0a:	4288      	cmp	r0, r1
 8002f0c:	d006      	beq.n	8002f1c <LL_TIM_OC_Init+0x280>
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8002f0e:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002f10:	6045      	str	r5, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002f12:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002f14:	6402      	str	r2, [r0, #64]	@ 0x40
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002f16:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002f18:	2000      	movs	r0, #0
 8002f1a:	e71d      	b.n	8002d58 <LL_TIM_OC_Init+0xbc>
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8002f1c:	4914      	ldr	r1, [pc, #80]	@ (8002f70 <LL_TIM_OC_Init+0x2d4>)
 8002f1e:	4029      	ands	r1, r5
 8002f20:	6995      	ldr	r5, [r2, #24]
 8002f22:	01ad      	lsls	r5, r5, #6
 8002f24:	430d      	orrs	r5, r1
 8002f26:	e7f2      	b.n	8002f0e <LL_TIM_OC_Init+0x272>
 8002f28:	fffeff8c 	.word	0xfffeff8c
 8002f2c:	40012c00 	.word	0x40012c00
 8002f30:	40014400 	.word	0x40014400
 8002f34:	40014800 	.word	0x40014800
 8002f38:	ffefffff 	.word	0xffefffff
 8002f3c:	feff8fff 	.word	0xfeff8fff
 8002f40:	ffdfffff 	.word	0xffdfffff
 8002f44:	fffbffff 	.word	0xfffbffff
 8002f48:	fffffeff 	.word	0xfffffeff
 8002f4c:	fffffdff 	.word	0xfffffdff
 8002f50:	fffeffff 	.word	0xfffeffff
 8002f54:	fffeff8f 	.word	0xfffeff8f
 8002f58:	fffdffff 	.word	0xfffdffff
 8002f5c:	fffff7ff 	.word	0xfffff7ff
 8002f60:	fffffbff 	.word	0xfffffbff
 8002f64:	ffffefff 	.word	0xffffefff
 8002f68:	ffffdfff 	.word	0xffffdfff
 8002f6c:	feff8cff 	.word	0xfeff8cff
 8002f70:	ffffbfff 	.word	0xffffbfff

08002f74 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002f74:	b5f0      	push	{r4, r5, r6, r7, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002f76:	6803      	ldr	r3, [r0, #0]
 8002f78:	0004      	movs	r4, r0
 8002f7a:	000d      	movs	r5, r1
  ErrorStatus status = ERROR;
 8002f7c:	2001      	movs	r0, #1
{
 8002f7e:	b085      	sub	sp, #20
 8002f80:	07db      	lsls	r3, r3, #31
 8002f82:	d425      	bmi.n	8002fd0 <LL_USART_Init+0x5c>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002f84:	688b      	ldr	r3, [r1, #8]
 8002f86:	6909      	ldr	r1, [r1, #16]
 8002f88:	6822      	ldr	r2, [r4, #0]
 8002f8a:	430b      	orrs	r3, r1
 8002f8c:	6969      	ldr	r1, [r5, #20]
 8002f8e:	430b      	orrs	r3, r1
 8002f90:	69e9      	ldr	r1, [r5, #28]
 8002f92:	430b      	orrs	r3, r1
 8002f94:	4929      	ldr	r1, [pc, #164]	@ (800303c <LL_USART_Init+0xc8>)
 8002f96:	400a      	ands	r2, r1
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002f9c:	6863      	ldr	r3, [r4, #4]
 8002f9e:	4a28      	ldr	r2, [pc, #160]	@ (8003040 <LL_USART_Init+0xcc>)
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	68ea      	ldr	r2, [r5, #12]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	6063      	str	r3, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002fa8:	68a3      	ldr	r3, [r4, #8]
 8002faa:	4a26      	ldr	r2, [pc, #152]	@ (8003044 <LL_USART_Init+0xd0>)
 8002fac:	4013      	ands	r3, r2
 8002fae:	69aa      	ldr	r2, [r5, #24]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60a3      	str	r3, [r4, #8]
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002fb4:	4b24      	ldr	r3, [pc, #144]	@ (8003048 <LL_USART_Init+0xd4>)
 8002fb6:	429c      	cmp	r4, r3
 8002fb8:	d00c      	beq.n	8002fd4 <LL_USART_Init+0x60>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 8002fba:	4b24      	ldr	r3, [pc, #144]	@ (800304c <LL_USART_Init+0xd8>)
 8002fbc:	429c      	cmp	r4, r3
 8002fbe:	d02b      	beq.n	8003018 <LL_USART_Init+0xa4>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8002fc0:	682e      	ldr	r6, [r5, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8002fc2:	220f      	movs	r2, #15
 8002fc4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002fc6:	0436      	lsls	r6, r6, #16
 8002fc8:	4393      	bics	r3, r2
 8002fca:	0c36      	lsrs	r6, r6, #16
 8002fcc:	4333      	orrs	r3, r6
 8002fce:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8002fd0:	b005      	add	sp, #20
 8002fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002fd4:	3002      	adds	r0, #2
 8002fd6:	f7ff fd93 	bl	8002b00 <LL_RCC_GetUSARTClockFreq>
 8002fda:	0003      	movs	r3, r0
  ErrorStatus status = ERROR;
 8002fdc:	2001      	movs	r0, #1
                           USART_InitStruct->PrescalerValue,
 8002fde:	682e      	ldr	r6, [r5, #0]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d0ee      	beq.n	8002fc2 <LL_USART_Init+0x4e>
        && (USART_InitStruct->BaudRate != 0U))
 8002fe4:	686f      	ldr	r7, [r5, #4]
 8002fe6:	2f00      	cmp	r7, #0
 8002fe8:	d0eb      	beq.n	8002fc2 <LL_USART_Init+0x4e>
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8002fea:	2e0b      	cmp	r6, #11
 8002fec:	d812      	bhi.n	8003014 <LL_USART_Init+0xa0>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8002fee:	4a18      	ldr	r2, [pc, #96]	@ (8003050 <LL_USART_Init+0xdc>)
 8002ff0:	00b1      	lsls	r1, r6, #2
 8002ff2:	5889      	ldr	r1, [r1, r2]
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f7fd f887 	bl	8000108 <__udivsi3>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002ffa:	2280      	movs	r2, #128	@ 0x80
 8002ffc:	69e9      	ldr	r1, [r5, #28]
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8002ffe:	087b      	lsrs	r3, r7, #1
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003000:	0212      	lsls	r2, r2, #8
 8003002:	4291      	cmp	r1, r2
 8003004:	d00d      	beq.n	8003022 <LL_USART_Init+0xae>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003006:	18c0      	adds	r0, r0, r3
 8003008:	0039      	movs	r1, r7
 800300a:	f7fd f87d 	bl	8000108 <__udivsi3>
 800300e:	0403      	lsls	r3, r0, #16
 8003010:	0c1b      	lsrs	r3, r3, #16
 8003012:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 8003014:	2000      	movs	r0, #0
 8003016:	e7d4      	b.n	8002fc2 <LL_USART_Init+0x4e>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8003018:	a801      	add	r0, sp, #4
 800301a:	f7ff fd2f 	bl	8002a7c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800301e:	9b03      	ldr	r3, [sp, #12]
 8003020:	e7dc      	b.n	8002fdc <LL_USART_Init+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003022:	0040      	lsls	r0, r0, #1
 8003024:	18c0      	adds	r0, r0, r3
 8003026:	0039      	movs	r1, r7
 8003028:	f7fd f86e 	bl	8000108 <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 800302c:	4a09      	ldr	r2, [pc, #36]	@ (8003054 <LL_USART_Init+0xe0>)
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800302e:	0703      	lsls	r3, r0, #28
    brrtemp = usartdiv & 0xFFF0U;
 8003030:	4002      	ands	r2, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003032:	0f5b      	lsrs	r3, r3, #29
 8003034:	4313      	orrs	r3, r2
      status = SUCCESS;
 8003036:	2000      	movs	r0, #0
    USARTx->BRR = brrtemp;
 8003038:	60e3      	str	r3, [r4, #12]
 800303a:	e7c2      	b.n	8002fc2 <LL_USART_Init+0x4e>
 800303c:	efff69f3 	.word	0xefff69f3
 8003040:	ffffcfff 	.word	0xffffcfff
 8003044:	fffffcff 	.word	0xfffffcff
 8003048:	40013800 	.word	0x40013800
 800304c:	40004400 	.word	0x40004400
 8003050:	080031e8 	.word	0x080031e8
 8003054:	0000fff0 	.word	0x0000fff0

08003058 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003058:	4b01      	ldr	r3, [pc, #4]	@ (8003060 <LL_SetSystemCoreClock+0x8>)
 800305a:	6018      	str	r0, [r3, #0]
}
 800305c:	4770      	bx	lr
 800305e:	46c0      	nop			@ (mov r8, r8)
 8003060:	20000020 	.word	0x20000020

08003064 <memset>:
 8003064:	0003      	movs	r3, r0
 8003066:	1882      	adds	r2, r0, r2
 8003068:	4293      	cmp	r3, r2
 800306a:	d100      	bne.n	800306e <memset+0xa>
 800306c:	4770      	bx	lr
 800306e:	7019      	strb	r1, [r3, #0]
 8003070:	3301      	adds	r3, #1
 8003072:	e7f9      	b.n	8003068 <memset+0x4>

08003074 <__libc_init_array>:
 8003074:	b570      	push	{r4, r5, r6, lr}
 8003076:	2600      	movs	r6, #0
 8003078:	4c0c      	ldr	r4, [pc, #48]	@ (80030ac <__libc_init_array+0x38>)
 800307a:	4d0d      	ldr	r5, [pc, #52]	@ (80030b0 <__libc_init_array+0x3c>)
 800307c:	1b64      	subs	r4, r4, r5
 800307e:	10a4      	asrs	r4, r4, #2
 8003080:	42a6      	cmp	r6, r4
 8003082:	d109      	bne.n	8003098 <__libc_init_array+0x24>
 8003084:	2600      	movs	r6, #0
 8003086:	f000 f819 	bl	80030bc <_init>
 800308a:	4c0a      	ldr	r4, [pc, #40]	@ (80030b4 <__libc_init_array+0x40>)
 800308c:	4d0a      	ldr	r5, [pc, #40]	@ (80030b8 <__libc_init_array+0x44>)
 800308e:	1b64      	subs	r4, r4, r5
 8003090:	10a4      	asrs	r4, r4, #2
 8003092:	42a6      	cmp	r6, r4
 8003094:	d105      	bne.n	80030a2 <__libc_init_array+0x2e>
 8003096:	bd70      	pop	{r4, r5, r6, pc}
 8003098:	00b3      	lsls	r3, r6, #2
 800309a:	58eb      	ldr	r3, [r5, r3]
 800309c:	4798      	blx	r3
 800309e:	3601      	adds	r6, #1
 80030a0:	e7ee      	b.n	8003080 <__libc_init_array+0xc>
 80030a2:	00b3      	lsls	r3, r6, #2
 80030a4:	58eb      	ldr	r3, [r5, r3]
 80030a6:	4798      	blx	r3
 80030a8:	3601      	adds	r6, #1
 80030aa:	e7f2      	b.n	8003092 <__libc_init_array+0x1e>
 80030ac:	08003228 	.word	0x08003228
 80030b0:	08003228 	.word	0x08003228
 80030b4:	0800322c 	.word	0x0800322c
 80030b8:	08003228 	.word	0x08003228

080030bc <_init>:
 80030bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030be:	46c0      	nop			@ (mov r8, r8)
 80030c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030c2:	bc08      	pop	{r3}
 80030c4:	469e      	mov	lr, r3
 80030c6:	4770      	bx	lr

080030c8 <_fini>:
 80030c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ca:	46c0      	nop			@ (mov r8, r8)
 80030cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ce:	bc08      	pop	{r3}
 80030d0:	469e      	mov	lr, r3
 80030d2:	4770      	bx	lr
