#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun  3 14:42:24 2019
# Process ID: 19676
# Current directory: /home/mgobuluk/FPGA-PDN-ANALYTICS/power_waster/power_waster.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/mgobuluk/FPGA-PDN-ANALYTICS/power_waster/power_waster.runs/synth_1/top.vds
# Journal file: /home/mgobuluk/FPGA-PDN-ANALYTICS/power_waster/power_waster.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1269.781 ; gain = 83.996 ; free physical = 8006 ; free virtual = 55957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/mgobuluk/FPGA-PDN-ANALYTICS/power_waster/power_waster.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-638] synthesizing module 'power_waster' [/home/mgobuluk/FPGA-PDN-ANALYTICS/power_waster/power_waster.srcs/sources_1/new/power_waster.v:23]
INFO: [Synth 8-256] done synthesizing module 'power_waster' (1#1) [/home/mgobuluk/FPGA-PDN-ANALYTICS/power_waster/power_waster.srcs/sources_1/new/power_waster.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/mgobuluk/FPGA-PDN-ANALYTICS/power_waster/power_waster.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.312 ; gain = 125.527 ; free physical = 8018 ; free virtual = 55968
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.312 ; gain = 125.527 ; free physical = 8018 ; free virtual = 55969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mgobuluk/FPGA-PDN-ANALYTICS/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/mgobuluk/FPGA-PDN-ANALYTICS/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.488 ; gain = 0.000 ; free physical = 7714 ; free virtual = 55665
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7820 ; free virtual = 55771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7820 ; free virtual = 55771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7822 ; free virtual = 55772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7813 ; free virtual = 55764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7804 ; free virtual = 55755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7674 ; free virtual = 55625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    64|
|2     |IBUF |    32|
|3     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |   128|
|2     |  \pw[0]   |power_waster    |     2|
|3     |  \pw[10]  |power_waster_0  |     2|
|4     |  \pw[11]  |power_waster_1  |     2|
|5     |  \pw[12]  |power_waster_2  |     2|
|6     |  \pw[13]  |power_waster_3  |     2|
|7     |  \pw[14]  |power_waster_4  |     2|
|8     |  \pw[15]  |power_waster_5  |     2|
|9     |  \pw[16]  |power_waster_6  |     2|
|10    |  \pw[17]  |power_waster_7  |     2|
|11    |  \pw[18]  |power_waster_8  |     2|
|12    |  \pw[19]  |power_waster_9  |     2|
|13    |  \pw[1]   |power_waster_10 |     2|
|14    |  \pw[20]  |power_waster_11 |     2|
|15    |  \pw[21]  |power_waster_12 |     2|
|16    |  \pw[22]  |power_waster_13 |     2|
|17    |  \pw[23]  |power_waster_14 |     2|
|18    |  \pw[24]  |power_waster_15 |     2|
|19    |  \pw[25]  |power_waster_16 |     2|
|20    |  \pw[26]  |power_waster_17 |     2|
|21    |  \pw[27]  |power_waster_18 |     2|
|22    |  \pw[28]  |power_waster_19 |     2|
|23    |  \pw[29]  |power_waster_20 |     2|
|24    |  \pw[2]   |power_waster_21 |     2|
|25    |  \pw[30]  |power_waster_22 |     2|
|26    |  \pw[31]  |power_waster_23 |     2|
|27    |  \pw[3]   |power_waster_24 |     2|
|28    |  \pw[4]   |power_waster_25 |     2|
|29    |  \pw[5]   |power_waster_26 |     2|
|30    |  \pw[6]   |power_waster_27 |     2|
|31    |  \pw[7]   |power_waster_28 |     2|
|32    |  \pw[8]   |power_waster_29 |     2|
|33    |  \pw[9]   |power_waster_30 |     2|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7675 ; free virtual = 55625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1665.488 ; gain = 125.527 ; free physical = 7731 ; free virtual = 55682
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1665.488 ; gain = 479.703 ; free physical = 7731 ; free virtual = 55682
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1665.488 ; gain = 504.531 ; free physical = 7723 ; free virtual = 55674
INFO: [Common 17-1381] The checkpoint '/home/mgobuluk/FPGA-PDN-ANALYTICS/power_waster/power_waster.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1665.488 ; gain = 0.000 ; free physical = 7724 ; free virtual = 55675
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 14:43:15 2019...
