@W: MT530 :"c:\users\kai\desktop\test2_rp\hdl\pf_sram_ahbl_axi_c1_pf_tpsram_ahb_axi_0_pf_tpsram.v":5960:12:5960:65|Found inferred clock test2|CLK which controls 144 sequential elements including PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_0.PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0. This clock has no specified timing constraint which may adversely impact design performance. 
