Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:12 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_design_analysis -file ./report/Filter2d_accel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------+
|      Characteristics      |                                  Path #1                                  |
+---------------------------+---------------------------------------------------------------------------+
| Requirement               | 3.300                                                                     |
| Path Delay                | 4.241                                                                     |
| Logic Delay               | 1.009(24%)                                                                |
| Net Delay                 | 3.232(76%)                                                                |
| Clock Skew                | -0.039                                                                    |
| Slack                     | -1.439                                                                    |
| Clock Uncertainty         | 0.035                                                                     |
| Clock Relationship        | Safely Timed                                                              |
| Clock Delay Group         | Same Clock                                                                |
| Logic Levels              | 6                                                                         |
| Routes                    | 7                                                                         |
| Logical Path              | FDRE/C-(3)-LUT6-(1)-LUT6-(1)-LUT6-(16)-LUT5-(2)-LUT6-(2)-LUT6-(31)-FDRE/R |
| Start Point Clock         | ap_clk                                                                    |
| End Point Clock           | ap_clk                                                                    |
| DSP Block                 | None                                                                      |
| RAM Registers             | None-None                                                                 |
| IO Crossings              | 0                                                                         |
| Config Crossings          | 0                                                                         |
| SLR Crossings             | 0                                                                         |
| PBlocks                   | 0                                                                         |
| High Fanout               | 31                                                                        |
| Dont Touch                | 0                                                                         |
| Mark Debug                | 0                                                                         |
| Start Point Pin Primitive | FDRE/C                                                                    |
| End Point Pin Primitive   | FDRE/R                                                                    |
| Start Point Pin           | bus_wide_gen.len_cnt_reg[27]/C                                            |
| End Point Pin             | bus_wide_gen.len_cnt_reg[23]/R                                            |
+---------------------------+---------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement |  0 |  1 |  2 |  3  |  4  |  5  |  6  |  7  |  8 | 12 | 13 | 14 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| ap_clk          | 3.300ns     | 61 | 19 | 31 | 106 | 164 | 349 | 106 | 135 | 21 |  2 |  4 |  2 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


