Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Nov 11 12:32:26 2022
| Host         : ferney-pc running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.227        0.000                      0                 5845        0.028        0.000                      0                 5845        2.750        0.000                       0                  2282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.227        0.000                      0                 5845        0.028        0.000                      0                 5845        2.750        0.000                       0                  2282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.226ns (17.851%)  route 5.642ns (82.149%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.740    12.285    VexRiscv_n_299
    SLICE_X34Y21         FDRE                                         r  b_width_storage_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.491    12.883    sys_clk
    SLICE_X34Y21         FDRE                                         r  b_width_storage_reg[11]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.728    12.511    b_width_storage_reg[11]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.226ns (17.851%)  route 5.642ns (82.149%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.740    12.285    VexRiscv_n_299
    SLICE_X34Y21         FDRE                                         r  b_width_storage_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.491    12.883    sys_clk
    SLICE_X34Y21         FDRE                                         r  b_width_storage_reg[13]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.728    12.511    b_width_storage_reg[13]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.226ns (17.851%)  route 5.642ns (82.149%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.740    12.285    VexRiscv_n_299
    SLICE_X34Y21         FDRE                                         r  b_width_storage_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.491    12.883    sys_clk
    SLICE_X34Y21         FDRE                                         r  b_width_storage_reg[18]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.728    12.511    b_width_storage_reg[18]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.226ns (17.851%)  route 5.642ns (82.149%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.740    12.285    VexRiscv_n_299
    SLICE_X34Y21         FDRE                                         r  b_width_storage_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.491    12.883    sys_clk
    SLICE_X34Y21         FDRE                                         r  b_width_storage_reg[2]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.728    12.511    b_width_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.226ns (18.114%)  route 5.542ns (81.886%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.640    12.185    VexRiscv_n_299
    SLICE_X34Y24         FDRE                                         r  b_width_storage_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.486    12.878    sys_clk
    SLICE_X34Y24         FDRE                                         r  b_width_storage_reg[0]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.728    12.506    b_width_storage_reg[0]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.226ns (18.114%)  route 5.542ns (81.886%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.640    12.185    VexRiscv_n_299
    SLICE_X34Y24         FDRE                                         r  b_width_storage_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.486    12.878    sys_clk
    SLICE_X34Y24         FDRE                                         r  b_width_storage_reg[10]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.728    12.506    b_width_storage_reg[10]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.226ns (18.114%)  route 5.542ns (81.886%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.640    12.185    VexRiscv_n_299
    SLICE_X34Y24         FDRE                                         r  b_width_storage_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.486    12.878    sys_clk
    SLICE_X34Y24         FDRE                                         r  b_width_storage_reg[24]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.728    12.506    b_width_storage_reg[24]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.226ns (18.114%)  route 5.542ns (81.886%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.640    12.185    VexRiscv_n_299
    SLICE_X34Y24         FDRE                                         r  b_width_storage_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.486    12.878    sys_clk
    SLICE_X34Y24         FDRE                                         r  b_width_storage_reg[25]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.728    12.506    b_width_storage_reg[25]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.226ns (17.851%)  route 5.642ns (82.149%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.740    12.285    VexRiscv_n_299
    SLICE_X35Y21         FDRE                                         r  b_width_storage_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.491    12.883    sys_clk
    SLICE_X35Y21         FDRE                                         r  b_width_storage_reg[14]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X35Y21         FDRE (Setup_fdre_C_R)       -0.633    12.606    b_width_storage_reg[14]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_width_storage_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.226ns (17.851%)  route 5.642ns (82.149%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.748     5.417    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X36Y15         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[24]/Q
                         net (fo=1, routed)           0.905     6.778    VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[3][20]
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.902 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11/O
                         net (fo=2, routed)           0.830     7.732    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_11_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5/O
                         net (fo=17, routed)          0.742     8.598    VexRiscv/IBusCachedPlugin_cache/ram_bus_ack_i_5_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.722 f  VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4/O
                         net (fo=10, routed)          0.620     9.342    VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[31]_i_4_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.466 r  VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2/O
                         net (fo=4, routed)           0.679    10.144    VexRiscv/IBusCachedPlugin_cache/interface2_bank_bus_dat_r[2]_i_2_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.268 f  VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4/O
                         net (fo=47, routed)          1.126    11.395    VexRiscv/IBusCachedPlugin_cache/SR[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.150    11.545 r  VexRiscv/IBusCachedPlugin_cache/b_width_storage[31]_i_1/O
                         net (fo=32, routed)          0.740    12.285    VexRiscv_n_299
    SLICE_X35Y21         FDRE                                         r  b_width_storage_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        1.491    12.883    sys_clk
    SLICE_X35Y21         FDRE                                         r  b_width_storage_reg[20]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X35Y21         FDRE (Setup_fdre_C_R)       -0.633    12.606    b_width_storage_reg[20]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            r_period_storage_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.614%)  route 0.224ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.557     1.469    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X21Y16         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[8]/Q
                         net (fo=10, routed)          0.224     1.834    VexRiscv_n_24
    SLICE_X22Y18         FDRE                                         r  r_period_storage_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.821     1.980    sys_clk
    SLICE_X22Y18         FDRE                                         r  r_period_storage_reg[8]/C
                         clock pessimism             -0.252     1.729    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.078     1.807    r_period_storage_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.585     1.497    sys_clk
    SLICE_X43Y20         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.856    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.852     2.011    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.585     1.497    sys_clk
    SLICE_X43Y20         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.856    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.852     2.011    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.585     1.497    sys_clk
    SLICE_X43Y20         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.856    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.852     2.011    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.585     1.497    sys_clk
    SLICE_X43Y20         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.856    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.852     2.011    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.585     1.497    sys_clk
    SLICE_X43Y20         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.856    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.852     2.011    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.585     1.497    sys_clk
    SLICE_X43Y20         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.856    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.852     2.011    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y20         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.585     1.497    sys_clk
    SLICE_X43Y20         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.856    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y20         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.852     2.011    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y20         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.820    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.585     1.497    sys_clk
    SLICE_X43Y20         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.856    storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y20         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.852     2.011    storage_reg_0_15_6_9/WCLK
    SLICE_X42Y20         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.820    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            g_period_storage_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.250%)  route 0.207ns (55.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.558     1.470    VexRiscv/stageB_flusher_counter_reg[0]_1
    SLICE_X16Y18         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_rData_data_reg[30]/Q
                         net (fo=10, routed)          0.207     1.841    VexRiscv_n_2
    SLICE_X24Y19         FDRE                                         r  g_period_storage_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2281, routed)        0.820     1.979    sys_clk
    SLICE_X24Y19         FDRE                                         r  g_period_storage_reg[30]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.060     1.788    g_period_storage_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y0   VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y4   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y4   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y0   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y0   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y1   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y1   VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y6   VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y4   VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y7   VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y20  storage_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y20  storage_reg_0_15_6_9/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y20  storage_reg_0_15_6_9/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y20  storage_reg_0_15_6_9/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y20  storage_reg_0_15_6_9/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y20  storage_reg_0_15_6_9/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y20  storage_reg_0_15_6_9/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y20  storage_reg_0_15_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y14  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y13  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y13  storage_1_reg_0_15_6_9/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-------------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | btnc        | FDRE    | -     |     0.494 (r) | FAST    |     1.526 (r) | SLOW    |          |
clk       | btnd        | FDRE    | -     |    -0.447 (r) | FAST    |     3.114 (r) | SLOW    |          |
clk       | btnu        | FDRE    | -     |     0.457 (r) | FAST    |     1.626 (r) | SLOW    |          |
clk       | cpu_reset   | FDRE    | -     |    -0.127 (r) | FAST    |     2.584 (r) | SLOW    |          |
clk       | infrarrojo0 | FDRE    | -     |    -0.255 (r) | FAST    |     2.866 (r) | SLOW    |          |
clk       | infrarrojo1 | FDRE    | -     |    -0.155 (r) | FAST    |     2.693 (r) | SLOW    |          |
clk       | infrarrojo2 | FDRE    | -     |    -0.337 (r) | FAST    |     2.970 (r) | SLOW    |          |
clk       | infrarrojo3 | FDRE    | -     |    -0.188 (r) | FAST    |     2.795 (r) | SLOW    |          |
clk       | serial_rx   | FDRE    | -     |    -0.223 (r) | FAST    |     2.821 (r) | SLOW    |          |
clk       | sw0         | FDRE    | -     |     0.047 (r) | FAST    |     2.340 (r) | SLOW    |          |
clk       | sw1         | FDRE    | -     |    -0.448 (r) | FAST    |     3.142 (r) | SLOW    |          |
clk       | sw2         | FDRE    | -     |    -0.237 (r) | FAST    |     2.883 (r) | SLOW    |          |
clk       | sw3         | FDRE    | -     |    -0.276 (r) | FAST    |     2.927 (r) | SLOW    |          |
----------+-------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | led0      | FDRE   | -     |     12.556 (r) | SLOW    |      3.750 (r) | FAST    |          |
clk       | led1      | FDRE   | -     |     12.565 (r) | SLOW    |      3.934 (r) | FAST    |          |
clk       | led2      | FDRE   | -     |     13.974 (r) | SLOW    |      4.428 (r) | FAST    |          |
clk       | led3      | FDRE   | -     |     13.881 (r) | SLOW    |      4.388 (r) | FAST    |          |
clk       | ledRGB1_b | FDRE   | -     |     13.545 (r) | SLOW    |      4.339 (r) | FAST    |          |
clk       | ledRGB1_g | FDRE   | -     |     13.791 (r) | SLOW    |      4.408 (r) | FAST    |          |
clk       | ledRGB1_r | FDRE   | -     |     11.823 (r) | SLOW    |      3.546 (r) | FAST    |          |
clk       | pwm__1    | FDRE   | -     |     11.979 (r) | SLOW    |      3.709 (r) | FAST    |          |
clk       | serial_tx | FDSE   | -     |     11.477 (r) | SLOW    |      3.330 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         7.773 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



