

================================================================
== Vitis HLS Report for 'countCycles_Pipeline_count'
================================================================
* Date:           Mon Jan  9 22:05:44 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        ddrBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- count   |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     75|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    102|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |cnt_1_fu_69_p2                      |         +|   0|  0|  71|          64|           1|
    |counterCmd1_read_nbread_fu_44_p2_0  |       and|   0|  0|   2|           1|           0|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  75|          66|           3|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |cnt_fu_34                |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cnt_fu_34                |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  countCycles_Pipeline_count|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  countCycles_Pipeline_count|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  countCycles_Pipeline_count|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  countCycles_Pipeline_count|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  countCycles_Pipeline_count|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  countCycles_Pipeline_count|  return value|
|tmp                         |   in|   64|     ap_none|                         tmp|        scalar|
|counterCmd1_dout            |   in|   64|     ap_fifo|                 counterCmd1|       pointer|
|counterCmd1_num_data_valid  |   in|    2|     ap_fifo|                 counterCmd1|       pointer|
|counterCmd1_fifo_cap        |   in|    2|     ap_fifo|                 counterCmd1|       pointer|
|counterCmd1_empty_n         |   in|    1|     ap_fifo|                 counterCmd1|       pointer|
|counterCmd1_read            |  out|    1|     ap_fifo|                 counterCmd1|       pointer|
|cnt_1_out                   |  out|   64|      ap_vld|                   cnt_1_out|       pointer|
|cnt_1_out_ap_vld            |  out|    1|      ap_vld|                   cnt_1_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------+--------------+

