\hypertarget{struct_c_a_n___mem_map}{}\section{C\+A\+N\+\_\+\+Mem\+Map Struct Reference}
\label{struct_c_a_n___mem_map}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_aa78ee3ab61a8a0a9bceade6152bccec3}{M\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_aa7e5faeb995f97f465296095ec696576}{C\+T\+R\+L1}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a7cdd012a6030c4bf528cec65fddb71ca}{T\+I\+M\+E\+R}
\item 
\hypertarget{struct_c_a_n___mem_map_a3a44c5c05358d3fde727247cafbf0576}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\label{struct_c_a_n___mem_map_a3a44c5c05358d3fde727247cafbf0576}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_aa788d49d34c42aeb411ed6b43f1a7c42}{R\+X\+M\+G\+M\+A\+S\+K}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_ad9454220446b5a706a53b100d31c223a}{R\+X14\+M\+A\+S\+K}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a4e60a1ec55f8fc14e4cdcd00e922d76d}{R\+X15\+M\+A\+S\+K}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_ae333e3fdb5adc42d26fa7a9b9c2014f4}{E\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a22b3d30edd2510d48809119a334deb5c}{E\+S\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a7f5ec3c75c69675f968a5d42c86d73f6}{I\+M\+A\+S\+K2}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_ad847310f75c51368595da91e905ad1bf}{I\+M\+A\+S\+K1}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_aa06064731318366c51bc3ee552491070}{I\+F\+L\+A\+G2}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a9a4fc7f05bf39e47ce0bd8842a49ce2f}{I\+F\+L\+A\+G1}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a41eb581b62dccef45c7217265649e0ea}{C\+T\+R\+L2}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_ac28986f6535a563a5790cdde8b507166}{E\+S\+R2}
\item 
\hypertarget{struct_c_a_n___mem_map_ae58a16f3c7d42f622807e4c673105991}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}8\mbox{]}\label{struct_c_a_n___mem_map_ae58a16f3c7d42f622807e4c673105991}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_ad1266b0f09eab6a6efd5778d0704da82}{C\+R\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a6b04904e930a16afe225f4b7d55f7101}{R\+X\+F\+G\+M\+A\+S\+K}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a0e9b51473b3338ee0e58c54a06eb21f6}{R\+X\+F\+I\+R}
\item 
\hypertarget{struct_c_a_n___mem_map_aaf2f8985e72c37a236e8dd0d8304d6ea}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}48\mbox{]}\label{struct_c_a_n___mem_map_aaf2f8985e72c37a236e8dd0d8304d6ea}

\item 
\hypertarget{struct_c_a_n___mem_map_a9f80b015127baf32d28f67bf33bbc12b}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_c_a_n___mem_map_ac511ae72304784d21dd721b3da9b0e34}{CS}\\
\>uint32\_t \hyperlink{struct_c_a_n___mem_map_a974cc9d286388361bc15ab95bc264671}{ID}\\
\>uint32\_t \hyperlink{struct_c_a_n___mem_map_ac2b68cfbc9aeab141d20ae8bd73cd169}{WORD0}\\
\>uint32\_t \hyperlink{struct_c_a_n___mem_map_ae9343e0c532c0f3784d9960ffb8aa229}{WORD1}\\
\} {\bfseries MB} \mbox{[}16\mbox{]}\label{struct_c_a_n___mem_map_a9f80b015127baf32d28f67bf33bbc12b}
\\

\end{tabbing}\item 
\hypertarget{struct_c_a_n___mem_map_ae774a37c2fd60a43a422a704cf1e7109}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}1792\mbox{]}\label{struct_c_a_n___mem_map_ae774a37c2fd60a43a422a704cf1e7109}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___mem_map_a49a03dc4c91115ec65f38f9d0fe4a3d3}{R\+X\+I\+M\+R} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+A\+N -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_c_a_n___mem_map_ad1266b0f09eab6a6efd5778d0704da82}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!C\+R\+C\+R@{C\+R\+C\+R}}
\index{C\+R\+C\+R@{C\+R\+C\+R}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+C\+R\+C\+R}\label{struct_c_a_n___mem_map_ad1266b0f09eab6a6efd5778d0704da82}
C\+R\+C Register, offset\+: 0x44 \hypertarget{struct_c_a_n___mem_map_ac511ae72304784d21dd721b3da9b0e34}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!C\+S@{C\+S}}
\index{C\+S@{C\+S}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{C\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+C\+S}\label{struct_c_a_n___mem_map_ac511ae72304784d21dd721b3da9b0e34}
Message Buffer 0 C\+S Register..Message Buffer 15 C\+S Register, array offset\+: 0x80, array step\+: 0x10 \hypertarget{struct_c_a_n___mem_map_aa7e5faeb995f97f465296095ec696576}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!C\+T\+R\+L1@{C\+T\+R\+L1}}
\index{C\+T\+R\+L1@{C\+T\+R\+L1}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+R\+L1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+C\+T\+R\+L1}\label{struct_c_a_n___mem_map_aa7e5faeb995f97f465296095ec696576}
Control 1 Register, offset\+: 0x4 \hypertarget{struct_c_a_n___mem_map_a41eb581b62dccef45c7217265649e0ea}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!C\+T\+R\+L2@{C\+T\+R\+L2}}
\index{C\+T\+R\+L2@{C\+T\+R\+L2}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+R\+L2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+C\+T\+R\+L2}\label{struct_c_a_n___mem_map_a41eb581b62dccef45c7217265649e0ea}
Control 2 Register, offset\+: 0x34 \hypertarget{struct_c_a_n___mem_map_ae333e3fdb5adc42d26fa7a9b9c2014f4}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!E\+C\+R@{E\+C\+R}}
\index{E\+C\+R@{E\+C\+R}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{E\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+E\+C\+R}\label{struct_c_a_n___mem_map_ae333e3fdb5adc42d26fa7a9b9c2014f4}
Error Counter, offset\+: 0x1\+C \hypertarget{struct_c_a_n___mem_map_a22b3d30edd2510d48809119a334deb5c}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!E\+S\+R1@{E\+S\+R1}}
\index{E\+S\+R1@{E\+S\+R1}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{E\+S\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+E\+S\+R1}\label{struct_c_a_n___mem_map_a22b3d30edd2510d48809119a334deb5c}
Error and Status 1 Register, offset\+: 0x20 \hypertarget{struct_c_a_n___mem_map_ac28986f6535a563a5790cdde8b507166}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!E\+S\+R2@{E\+S\+R2}}
\index{E\+S\+R2@{E\+S\+R2}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{E\+S\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+E\+S\+R2}\label{struct_c_a_n___mem_map_ac28986f6535a563a5790cdde8b507166}
Error and Status 2 Register, offset\+: 0x38 \hypertarget{struct_c_a_n___mem_map_a974cc9d286388361bc15ab95bc264671}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!I\+D@{I\+D}}
\index{I\+D@{I\+D}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+I\+D}\label{struct_c_a_n___mem_map_a974cc9d286388361bc15ab95bc264671}
Message Buffer 0 I\+D Register..Message Buffer 15 I\+D Register, array offset\+: 0x84, array step\+: 0x10 \hypertarget{struct_c_a_n___mem_map_a9a4fc7f05bf39e47ce0bd8842a49ce2f}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!I\+F\+L\+A\+G1@{I\+F\+L\+A\+G1}}
\index{I\+F\+L\+A\+G1@{I\+F\+L\+A\+G1}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{I\+F\+L\+A\+G1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+I\+F\+L\+A\+G1}\label{struct_c_a_n___mem_map_a9a4fc7f05bf39e47ce0bd8842a49ce2f}
Interrupt Flags 1 Register, offset\+: 0x30 \hypertarget{struct_c_a_n___mem_map_aa06064731318366c51bc3ee552491070}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!I\+F\+L\+A\+G2@{I\+F\+L\+A\+G2}}
\index{I\+F\+L\+A\+G2@{I\+F\+L\+A\+G2}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{I\+F\+L\+A\+G2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+I\+F\+L\+A\+G2}\label{struct_c_a_n___mem_map_aa06064731318366c51bc3ee552491070}
Interrupt Flags 2 Register, offset\+: 0x2\+C \hypertarget{struct_c_a_n___mem_map_ad847310f75c51368595da91e905ad1bf}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!I\+M\+A\+S\+K1@{I\+M\+A\+S\+K1}}
\index{I\+M\+A\+S\+K1@{I\+M\+A\+S\+K1}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{I\+M\+A\+S\+K1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+I\+M\+A\+S\+K1}\label{struct_c_a_n___mem_map_ad847310f75c51368595da91e905ad1bf}
Interrupt Masks 1 Register, offset\+: 0x28 \hypertarget{struct_c_a_n___mem_map_a7f5ec3c75c69675f968a5d42c86d73f6}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!I\+M\+A\+S\+K2@{I\+M\+A\+S\+K2}}
\index{I\+M\+A\+S\+K2@{I\+M\+A\+S\+K2}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{I\+M\+A\+S\+K2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+I\+M\+A\+S\+K2}\label{struct_c_a_n___mem_map_a7f5ec3c75c69675f968a5d42c86d73f6}
Interrupt Masks 2 Register, offset\+: 0x24 \hypertarget{struct_c_a_n___mem_map_aa78ee3ab61a8a0a9bceade6152bccec3}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!M\+C\+R@{M\+C\+R}}
\index{M\+C\+R@{M\+C\+R}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+M\+C\+R}\label{struct_c_a_n___mem_map_aa78ee3ab61a8a0a9bceade6152bccec3}
Module Configuration Register, offset\+: 0x0 \hypertarget{struct_c_a_n___mem_map_ad9454220446b5a706a53b100d31c223a}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!R\+X14\+M\+A\+S\+K@{R\+X14\+M\+A\+S\+K}}
\index{R\+X14\+M\+A\+S\+K@{R\+X14\+M\+A\+S\+K}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X14\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+R\+X14\+M\+A\+S\+K}\label{struct_c_a_n___mem_map_ad9454220446b5a706a53b100d31c223a}
Rx 14 Mask Register, offset\+: 0x14 \hypertarget{struct_c_a_n___mem_map_a4e60a1ec55f8fc14e4cdcd00e922d76d}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!R\+X15\+M\+A\+S\+K@{R\+X15\+M\+A\+S\+K}}
\index{R\+X15\+M\+A\+S\+K@{R\+X15\+M\+A\+S\+K}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X15\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+R\+X15\+M\+A\+S\+K}\label{struct_c_a_n___mem_map_a4e60a1ec55f8fc14e4cdcd00e922d76d}
Rx 15 Mask Register, offset\+: 0x18 \hypertarget{struct_c_a_n___mem_map_a6b04904e930a16afe225f4b7d55f7101}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!R\+X\+F\+G\+M\+A\+S\+K@{R\+X\+F\+G\+M\+A\+S\+K}}
\index{R\+X\+F\+G\+M\+A\+S\+K@{R\+X\+F\+G\+M\+A\+S\+K}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X\+F\+G\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+R\+X\+F\+G\+M\+A\+S\+K}\label{struct_c_a_n___mem_map_a6b04904e930a16afe225f4b7d55f7101}
Rx F\+I\+F\+O Global Mask Register, offset\+: 0x48 \hypertarget{struct_c_a_n___mem_map_a0e9b51473b3338ee0e58c54a06eb21f6}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!R\+X\+F\+I\+R@{R\+X\+F\+I\+R}}
\index{R\+X\+F\+I\+R@{R\+X\+F\+I\+R}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X\+F\+I\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+R\+X\+F\+I\+R}\label{struct_c_a_n___mem_map_a0e9b51473b3338ee0e58c54a06eb21f6}
Rx F\+I\+F\+O Information Register, offset\+: 0x4\+C \hypertarget{struct_c_a_n___mem_map_a49a03dc4c91115ec65f38f9d0fe4a3d3}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!R\+X\+I\+M\+R@{R\+X\+I\+M\+R}}
\index{R\+X\+I\+M\+R@{R\+X\+I\+M\+R}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X\+I\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+R\+X\+I\+M\+R\mbox{[}16\mbox{]}}\label{struct_c_a_n___mem_map_a49a03dc4c91115ec65f38f9d0fe4a3d3}
Rx Individual Mask Registers, array offset\+: 0x880, array step\+: 0x4 \hypertarget{struct_c_a_n___mem_map_aa788d49d34c42aeb411ed6b43f1a7c42}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!R\+X\+M\+G\+M\+A\+S\+K@{R\+X\+M\+G\+M\+A\+S\+K}}
\index{R\+X\+M\+G\+M\+A\+S\+K@{R\+X\+M\+G\+M\+A\+S\+K}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{R\+X\+M\+G\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+R\+X\+M\+G\+M\+A\+S\+K}\label{struct_c_a_n___mem_map_aa788d49d34c42aeb411ed6b43f1a7c42}
Rx Mailboxes Global Mask Register, offset\+: 0x10 \hypertarget{struct_c_a_n___mem_map_a7cdd012a6030c4bf528cec65fddb71ca}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!T\+I\+M\+E\+R@{T\+I\+M\+E\+R}}
\index{T\+I\+M\+E\+R@{T\+I\+M\+E\+R}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{T\+I\+M\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+T\+I\+M\+E\+R}\label{struct_c_a_n___mem_map_a7cdd012a6030c4bf528cec65fddb71ca}
Free Running Timer, offset\+: 0x8 \hypertarget{struct_c_a_n___mem_map_ac2b68cfbc9aeab141d20ae8bd73cd169}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!W\+O\+R\+D0@{W\+O\+R\+D0}}
\index{W\+O\+R\+D0@{W\+O\+R\+D0}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{W\+O\+R\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+W\+O\+R\+D0}\label{struct_c_a_n___mem_map_ac2b68cfbc9aeab141d20ae8bd73cd169}
Message Buffer 0 W\+O\+R\+D0 Register..Message Buffer 15 W\+O\+R\+D0 Register, array offset\+: 0x88, array step\+: 0x10 \hypertarget{struct_c_a_n___mem_map_ae9343e0c532c0f3784d9960ffb8aa229}{}\index{C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}!W\+O\+R\+D1@{W\+O\+R\+D1}}
\index{W\+O\+R\+D1@{W\+O\+R\+D1}!C\+A\+N\+\_\+\+Mem\+Map@{C\+A\+N\+\_\+\+Mem\+Map}}
\subsubsection[{W\+O\+R\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Mem\+Map\+::\+W\+O\+R\+D1}\label{struct_c_a_n___mem_map_ae9343e0c532c0f3784d9960ffb8aa229}
Message Buffer 0 W\+O\+R\+D1 Register..Message Buffer 15 W\+O\+R\+D1 Register, array offset\+: 0x8\+C, array step\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
