// Seed: 2461709412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  assign module_1.id_0 = 0;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : 1] id_16;
endmodule
module module_1 #(
    parameter id_5 = 32'd40
) (
    input tri1 id_0,
    output logic id_1,
    output tri id_2,
    input uwire id_3,
    output supply0 id_4,
    output wire _id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    output supply1 id_12,
    input tri1 id_13
);
  always id_1 <= -1;
  wire id_15[(  -1  ) : 1  -  id_5];
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  logic id_16;
  ;
endmodule
