{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620870864314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620870864315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 22:54:24 2021 " "Processing started: Wed May 12 22:54:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620870864315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620870864315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Flip_Flop_D -c Flip_Flop_D " "Command: quartus_map --read_settings_files=on --write_settings_files=off Flip_Flop_D -c Flip_Flop_D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620870864315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620870865196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620870865196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flip_Flop_D-comportamento_Flip_Flop_D " "Found design unit 1: Flip_Flop_D-comportamento_Flip_Flop_D" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/Flip_Flop_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620870890181 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.vhd" "" { Text "C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/Flip_Flop_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620870890181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620870890181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_bench_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_bench_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_bench_FF-funcionamento_FF_D " "Found design unit 1: teste_bench_FF-funcionamento_FF_D" {  } { { "teste_bench_FF.vhd" "" { Text "C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/teste_bench_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620870890189 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_bench_FF " "Found entity 1: teste_bench_FF" {  } { { "teste_bench_FF.vhd" "" { Text "C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/teste_bench_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620870890189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620870890189 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a concurrent statement Flip_Flop_Serie.vhd(30) " "VHDL syntax error at Flip_Flop_Serie.vhd(30) near text \"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a concurrent statement" {  } { { "Flip_Flop_Serie.vhd" "" { Text "C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/Flip_Flop_Serie.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620870890200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_serie.vhd 0 0 " "Found 0 design units, including 0 entities, in source file flip_flop_serie.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620870890201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_bench_ff_serie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_bench_ff_serie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_bench_FF_Serie-funcionamento_FF_Serie " "Found design unit 1: teste_bench_FF_Serie-funcionamento_FF_Serie" {  } { { "teste_bench_FF_Serie.vhd" "" { Text "C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/teste_bench_FF_Serie.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620870890209 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_bench_FF_Serie " "Found entity 1: teste_bench_FF_Serie" {  } { { "teste_bench_FF_Serie.vhd" "" { Text "C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Flip_Flop_D/teste_bench_FF_Serie.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620870890209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620870890209 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620870890592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 12 22:54:50 2021 " "Processing ended: Wed May 12 22:54:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620870890592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620870890592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620870890592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620870890592 ""}
