-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_a_TVALID : IN STD_LOGIC;
    in_a_store_data_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_a_store_data_4_ce0 : OUT STD_LOGIC;
    in_a_store_data_4_we0 : OUT STD_LOGIC;
    in_a_store_data_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_a_store_data_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_a_store_data_3_ce0 : OUT STD_LOGIC;
    in_a_store_data_3_we0 : OUT STD_LOGIC;
    in_a_store_data_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_a_store_data_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_a_store_data_2_ce0 : OUT STD_LOGIC;
    in_a_store_data_2_we0 : OUT STD_LOGIC;
    in_a_store_data_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_a_store_data_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_a_store_data_1_ce0 : OUT STD_LOGIC;
    in_a_store_data_1_we0 : OUT STD_LOGIC;
    in_a_store_data_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_a_store_data_ce0 : OUT STD_LOGIC;
    in_a_store_data_we0 : OUT STD_LOGIC;
    in_a_store_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_a_store_keep_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_a_store_keep_ce0 : OUT STD_LOGIC;
    in_a_store_keep_we0 : OUT STD_LOGIC;
    in_a_store_keep_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_a_store_strb_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_a_store_strb_ce0 : OUT STD_LOGIC;
    in_a_store_strb_we0 : OUT STD_LOGIC;
    in_a_store_strb_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_a_store_last_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_a_store_last_ce0 : OUT STD_LOGIC;
    in_a_store_last_we0 : OUT STD_LOGIC;
    in_a_store_last_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_a_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_a_TREADY : OUT STD_LOGIC;
    in_a_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_a_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_a_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv11_34 : STD_LOGIC_VECTOR (10 downto 0) := "00000110100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln26_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in_a_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln26_reg_359 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_s_reg_363 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln26_fu_242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln21_fu_295_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_urem_fu_84 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal select_ln27_fu_320_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal phi_mul_fu_88 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln21_fu_279_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_fu_92 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln26_fu_236_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_keep_we0_local : STD_LOGIC;
    signal in_a_store_keep_ce0_local : STD_LOGIC;
    signal in_a_store_strb_we0_local : STD_LOGIC;
    signal in_a_store_strb_ce0_local : STD_LOGIC;
    signal in_a_store_last_we0_local : STD_LOGIC;
    signal in_a_store_last_ce0_local : STD_LOGIC;
    signal in_a_store_data_3_we0_local : STD_LOGIC;
    signal trunc_ln21_fu_304_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal in_a_store_data_3_ce0_local : STD_LOGIC;
    signal in_a_store_data_2_we0_local : STD_LOGIC;
    signal in_a_store_data_2_ce0_local : STD_LOGIC;
    signal in_a_store_data_1_we0_local : STD_LOGIC;
    signal in_a_store_data_1_ce0_local : STD_LOGIC;
    signal in_a_store_data_we0_local : STD_LOGIC;
    signal in_a_store_data_ce0_local : STD_LOGIC;
    signal in_a_store_data_4_we0_local : STD_LOGIC;
    signal in_a_store_data_4_ce0_local : STD_LOGIC;
    signal tmp_fu_285_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln27_fu_308_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln27_1_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component array_mult_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component array_mult_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if (((ap_loop_exit_ready = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                end if;
            end if; 
        end if;
    end process;

    i_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln26_fu_230_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    i_fu_92 <= add_ln26_fu_236_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_92 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul_fu_88 <= ap_const_lv11_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln26_reg_359 = ap_const_lv1_0))) then 
                    phi_mul_fu_88 <= add_ln21_fu_279_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_urem_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phi_urem_fu_84 <= ap_const_lv5_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln26_reg_359 = ap_const_lv1_0))) then 
                    phi_urem_fu_84 <= select_ln27_fu_320_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln26_reg_359 <= icmp_ln26_fu_230_p2;
                p_s_reg_363 <= in_a_TDATA;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln21_fu_279_p2 <= std_logic_vector(unsigned(phi_mul_fu_88) + unsigned(ap_const_lv11_34));
    add_ln26_fu_236_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv5_1));
    add_ln27_fu_308_p2 <= std_logic_vector(unsigned(phi_urem_fu_84) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in_a_TVALID, icmp_ln26_fu_230_p2)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((icmp_ln26_fu_230_p2 = ap_const_lv1_0) and (in_a_TVALID = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln26_fu_230_p2, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln26_fu_230_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_92)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_92;
        end if; 
    end process;

    icmp_ln26_fu_230_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv5_19) else "0";
    icmp_ln27_1_fu_314_p2 <= "1" when (unsigned(add_ln27_fu_308_p2) < unsigned(ap_const_lv5_5)) else "0";

    in_a_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, in_a_TVALID, icmp_ln26_fu_230_p2, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln26_fu_230_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_TDATA_blk_n <= in_a_TVALID;
        else 
            in_a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_a_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln26_fu_230_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln26_fu_230_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_TREADY <= ap_const_logic_1;
        else 
            in_a_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_1_address0 <= zext_ln21_fu_295_p1(3 - 1 downto 0);
    in_a_store_data_1_ce0 <= in_a_store_data_1_ce0_local;

    in_a_store_data_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_data_1_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_data_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_1_d0 <= p_s_reg_363;
    in_a_store_data_1_we0 <= in_a_store_data_1_we0_local;

    in_a_store_data_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln26_reg_359, ap_block_pp0_stage0_11001, trunc_ln21_fu_304_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln21_fu_304_p1 = ap_const_lv3_1) and (icmp_ln26_reg_359 = ap_const_lv1_0))) then 
            in_a_store_data_1_we0_local <= ap_const_logic_1;
        else 
            in_a_store_data_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_2_address0 <= zext_ln21_fu_295_p1(3 - 1 downto 0);
    in_a_store_data_2_ce0 <= in_a_store_data_2_ce0_local;

    in_a_store_data_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_data_2_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_data_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_2_d0 <= p_s_reg_363;
    in_a_store_data_2_we0 <= in_a_store_data_2_we0_local;

    in_a_store_data_2_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln26_reg_359, ap_block_pp0_stage0_11001, trunc_ln21_fu_304_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln21_fu_304_p1 = ap_const_lv3_2) and (icmp_ln26_reg_359 = ap_const_lv1_0))) then 
            in_a_store_data_2_we0_local <= ap_const_logic_1;
        else 
            in_a_store_data_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_3_address0 <= zext_ln21_fu_295_p1(3 - 1 downto 0);
    in_a_store_data_3_ce0 <= in_a_store_data_3_ce0_local;

    in_a_store_data_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_data_3_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_data_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_3_d0 <= p_s_reg_363;
    in_a_store_data_3_we0 <= in_a_store_data_3_we0_local;

    in_a_store_data_3_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln26_reg_359, ap_block_pp0_stage0_11001, trunc_ln21_fu_304_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln21_fu_304_p1 = ap_const_lv3_3) and (icmp_ln26_reg_359 = ap_const_lv1_0))) then 
            in_a_store_data_3_we0_local <= ap_const_logic_1;
        else 
            in_a_store_data_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_4_address0 <= zext_ln21_fu_295_p1(3 - 1 downto 0);
    in_a_store_data_4_ce0 <= in_a_store_data_4_ce0_local;

    in_a_store_data_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_data_4_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_data_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_4_d0 <= p_s_reg_363;
    in_a_store_data_4_we0 <= in_a_store_data_4_we0_local;

    in_a_store_data_4_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln26_reg_359, ap_block_pp0_stage0_11001, trunc_ln21_fu_304_p1)
    begin
        if ((not((trunc_ln21_fu_304_p1 = ap_const_lv3_0)) and not((trunc_ln21_fu_304_p1 = ap_const_lv3_1)) and not((trunc_ln21_fu_304_p1 = ap_const_lv3_2)) and not((trunc_ln21_fu_304_p1 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln26_reg_359 = ap_const_lv1_0))) then 
            in_a_store_data_4_we0_local <= ap_const_logic_1;
        else 
            in_a_store_data_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_address0 <= zext_ln21_fu_295_p1(3 - 1 downto 0);
    in_a_store_data_ce0 <= in_a_store_data_ce0_local;

    in_a_store_data_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_data_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_data_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_data_d0 <= p_s_reg_363;
    in_a_store_data_we0 <= in_a_store_data_we0_local;

    in_a_store_data_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln26_reg_359, ap_block_pp0_stage0_11001, trunc_ln21_fu_304_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln21_fu_304_p1 = ap_const_lv3_0) and (icmp_ln26_reg_359 = ap_const_lv1_0))) then 
            in_a_store_data_we0_local <= ap_const_logic_1;
        else 
            in_a_store_data_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_keep_address0 <= zext_ln26_fu_242_p1(5 - 1 downto 0);
    in_a_store_keep_ce0 <= in_a_store_keep_ce0_local;

    in_a_store_keep_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_keep_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_keep_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_keep_d0 <= in_a_TKEEP;
    in_a_store_keep_we0 <= in_a_store_keep_we0_local;

    in_a_store_keep_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln26_fu_230_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln26_fu_230_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_keep_we0_local <= ap_const_logic_1;
        else 
            in_a_store_keep_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_last_address0 <= zext_ln26_fu_242_p1(5 - 1 downto 0);
    in_a_store_last_ce0 <= in_a_store_last_ce0_local;

    in_a_store_last_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_last_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_last_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_last_d0 <= in_a_TLAST;
    in_a_store_last_we0 <= in_a_store_last_we0_local;

    in_a_store_last_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln26_fu_230_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln26_fu_230_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_last_we0_local <= ap_const_logic_1;
        else 
            in_a_store_last_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_strb_address0 <= zext_ln26_fu_242_p1(5 - 1 downto 0);
    in_a_store_strb_ce0 <= in_a_store_strb_ce0_local;

    in_a_store_strb_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_strb_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_strb_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_a_store_strb_d0 <= in_a_TSTRB;
    in_a_store_strb_we0 <= in_a_store_strb_we0_local;

    in_a_store_strb_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln26_fu_230_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln26_fu_230_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_a_store_strb_we0_local <= ap_const_logic_1;
        else 
            in_a_store_strb_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln27_fu_320_p3 <= 
        add_ln27_fu_308_p2 when (icmp_ln27_1_fu_314_p2(0) = '1') else 
        ap_const_lv5_0;
    tmp_fu_285_p4 <= phi_mul_fu_88(10 downto 8);
    trunc_ln21_fu_304_p1 <= phi_urem_fu_84(3 - 1 downto 0);
    zext_ln21_fu_295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_285_p4),64));
    zext_ln26_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_1),64));
end behav;
