--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml datapath.twx datapath.ncd -o datapath.twr datapath.pcf

Design file:              datapath.ncd
Physical constraint file: datapath.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
cc          |    6.632(R)|   -2.060(R)|clk_BUFGP         |   0.000|
lisr        |    3.497(R)|   -0.466(R)|clk_BUFGP         |   0.000|
lmar        |    5.426(R)|   -1.058(R)|clk_BUFGP         |   0.000|
lmdr        |    5.085(R)|   -1.365(R)|clk_BUFGP         |   0.000|
lpc         |    5.170(R)|   -0.964(R)|clk_BUFGP         |   0.000|
lsp         |    3.464(R)|   -0.156(R)|clk_BUFGP         |   0.000|
ly          |    4.906(R)|   -0.245(R)|clk_BUFGP         |   0.000|
mdrm        |    3.547(R)|   -0.104(R)|clk_BUFGP         |   0.000|
mdrz        |    4.897(R)|   -1.221(R)|clk_BUFGP         |   0.000|
memout<0>   |    1.782(R)|    0.050(R)|clk_BUFGP         |   0.000|
memout<1>   |    1.201(R)|    0.515(R)|clk_BUFGP         |   0.000|
memout<2>   |    0.959(R)|    0.708(R)|clk_BUFGP         |   0.000|
memout<3>   |    2.377(R)|   -0.427(R)|clk_BUFGP         |   0.000|
memout<4>   |    1.978(R)|   -0.107(R)|clk_BUFGP         |   0.000|
memout<5>   |    1.965(R)|   -0.096(R)|clk_BUFGP         |   0.000|
memout<6>   |    1.695(R)|    0.119(R)|clk_BUFGP         |   0.000|
memout<7>   |    2.673(R)|   -0.664(R)|clk_BUFGP         |   0.000|
memout<8>   |    1.741(R)|    0.082(R)|clk_BUFGP         |   0.000|
memout<9>   |    2.500(R)|   -0.524(R)|clk_BUFGP         |   0.000|
memout<10>  |    1.976(R)|   -0.105(R)|clk_BUFGP         |   0.000|
memout<11>  |    1.720(R)|    0.099(R)|clk_BUFGP         |   0.000|
memout<12>  |    1.762(R)|    0.065(R)|clk_BUFGP         |   0.000|
memout<13>  |    1.694(R)|    0.119(R)|clk_BUFGP         |   0.000|
memout<14>  |    1.357(R)|    0.390(R)|clk_BUFGP         |   0.000|
memout<15>  |    2.547(R)|   -0.562(R)|clk_BUFGP         |   0.000|
pcmar       |    4.016(R)|   -0.684(R)|clk_BUFGP         |   0.000|
reset       |    3.707(R)|   -0.681(R)|clk_BUFGP         |   0.000|
rsel<0>     |   13.381(R)|   -2.478(R)|clk_BUFGP         |   0.000|
rsel<1>     |   13.109(R)|   -2.313(R)|clk_BUFGP         |   0.000|
rsel<2>     |   11.779(R)|   -0.963(R)|clk_BUFGP         |   0.000|
sflag       |    3.226(R)|   -0.197(R)|clk_BUFGP         |   0.000|
spmar       |    5.664(R)|   -1.269(R)|clk_BUFGP         |   0.000|
tisr        |   11.579(R)|   -1.710(R)|clk_BUFGP         |   0.000|
tmdr        |   11.671(R)|   -0.816(R)|clk_BUFGP         |   0.000|
tpc         |   13.218(R)|   -2.849(R)|clk_BUFGP         |   0.000|
tr          |   13.007(R)|   -0.457(R)|clk_BUFGP         |   0.000|
tsp         |   12.571(R)|   -2.014(R)|clk_BUFGP         |   0.000|
wrr         |    7.220(R)|   -1.082(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
isr<0>      |   10.488(R)|clk_BUFGP         |   0.000|
isr<1>      |    9.125(R)|clk_BUFGP         |   0.000|
isr<2>      |   10.256(R)|clk_BUFGP         |   0.000|
isr<3>      |    9.449(R)|clk_BUFGP         |   0.000|
isr<4>      |   10.719(R)|clk_BUFGP         |   0.000|
isr<5>      |    9.115(R)|clk_BUFGP         |   0.000|
isr<6>      |    9.782(R)|clk_BUFGP         |   0.000|
isr<7>      |    9.462(R)|clk_BUFGP         |   0.000|
isr<8>      |    9.884(R)|clk_BUFGP         |   0.000|
isr<9>      |   10.121(R)|clk_BUFGP         |   0.000|
isr<10>     |    9.880(R)|clk_BUFGP         |   0.000|
isr<11>     |   10.530(R)|clk_BUFGP         |   0.000|
isr<12>     |   11.342(R)|clk_BUFGP         |   0.000|
isr<13>     |   10.299(R)|clk_BUFGP         |   0.000|
isr<14>     |   10.406(R)|clk_BUFGP         |   0.000|
isr<15>     |   10.598(R)|clk_BUFGP         |   0.000|
marval<0>   |   10.224(R)|clk_BUFGP         |   0.000|
marval<1>   |    9.592(R)|clk_BUFGP         |   0.000|
marval<2>   |   10.048(R)|clk_BUFGP         |   0.000|
marval<3>   |   10.954(R)|clk_BUFGP         |   0.000|
marval<4>   |   10.049(R)|clk_BUFGP         |   0.000|
marval<5>   |   10.943(R)|clk_BUFGP         |   0.000|
marval<6>   |   10.460(R)|clk_BUFGP         |   0.000|
marval<7>   |   11.265(R)|clk_BUFGP         |   0.000|
marval<8>   |   10.930(R)|clk_BUFGP         |   0.000|
marval<9>   |   10.948(R)|clk_BUFGP         |   0.000|
marval<10>  |   10.841(R)|clk_BUFGP         |   0.000|
marval<11>  |   10.954(R)|clk_BUFGP         |   0.000|
marval<12>  |   10.274(R)|clk_BUFGP         |   0.000|
marval<13>  |   11.114(R)|clk_BUFGP         |   0.000|
marval<14>  |   10.623(R)|clk_BUFGP         |   0.000|
marval<15>  |   10.976(R)|clk_BUFGP         |   0.000|
mdrval<0>   |    9.530(R)|clk_BUFGP         |   0.000|
mdrval<1>   |    8.778(R)|clk_BUFGP         |   0.000|
mdrval<2>   |    9.561(R)|clk_BUFGP         |   0.000|
mdrval<3>   |    9.136(R)|clk_BUFGP         |   0.000|
mdrval<4>   |    9.269(R)|clk_BUFGP         |   0.000|
mdrval<5>   |    9.116(R)|clk_BUFGP         |   0.000|
mdrval<6>   |    9.643(R)|clk_BUFGP         |   0.000|
mdrval<7>   |    9.307(R)|clk_BUFGP         |   0.000|
mdrval<8>   |   11.041(R)|clk_BUFGP         |   0.000|
mdrval<9>   |    9.647(R)|clk_BUFGP         |   0.000|
mdrval<10>  |    9.664(R)|clk_BUFGP         |   0.000|
mdrval<11>  |    9.967(R)|clk_BUFGP         |   0.000|
mdrval<12>  |    9.972(R)|clk_BUFGP         |   0.000|
mdrval<13>  |    9.730(R)|clk_BUFGP         |   0.000|
mdrval<14>  |   11.292(R)|clk_BUFGP         |   0.000|
mdrval<15>  |   10.682(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.458|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 26 16:46:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



