[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F45K42 ]
[d frameptr 4065 ]
"4 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c90\common\Umul64.c
[v ___omul __omul `(ul  1 e 4 0 ]
"59 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\main.c
[v _main main `(v  1 e 1 0 ]
"50 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"58
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"72
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"55 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"66 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/uart1.c
[v _UART1_Initialize UART1_Initialize `(v  1 e 1 0 ]
"145
[v _UART1_Read UART1_Read `(uc  1 e 1 0 ]
"170
[v _UART1_Write UART1_Write `(v  1 e 1 0 ]
"193
[v _UART1_DefaultFramingErrorHandler UART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"195
[v _UART1_DefaultOverrunErrorHandler UART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"197
[v _UART1_DefaultErrorHandler UART1_DefaultErrorHandler `(v  1 e 1 0 ]
"200
[v _UART1_SetFramingErrorHandler UART1_SetFramingErrorHandler `(v  1 e 1 0 ]
"204
[v _UART1_SetOverrunErrorHandler UART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
"208
[v _UART1_SetErrorHandler UART1_SetErrorHandler `(v  1 e 1 0 ]
[s S112 . 1 `uc 1 I2C1TXIF 1 0 :1:0 
`uc 1 I2C1IF 1 0 :1:1 
`uc 1 I2C1EIF 1 0 :1:2 
`uc 1 U1RXIF 1 0 :1:3 
`uc 1 U1TXIF 1 0 :1:4 
`uc 1 U1EIF 1 0 :1:5 
`uc 1 U1IF 1 0 :1:6 
`uc 1 TMR0IF 1 0 :1:7 
]
"4314 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic18f45k42.h
[s S121 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S126 . 1 `S112 1 . 1 0 `S121 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES126  1 e 1 @14755 ]
"4686
[v _PMD0 PMD0 `VEuc  1 e 1 @14784 ]
"4763
[v _PMD1 PMD1 `VEuc  1 e 1 @14785 ]
"4833
[v _PMD2 PMD2 `VEuc  1 e 1 @14786 ]
"4878
[v _PMD3 PMD3 `VEuc  1 e 1 @14787 ]
"4940
[v _PMD4 PMD4 `VEuc  1 e 1 @14788 ]
"4973
[v _PMD5 PMD5 `VEuc  1 e 1 @14789 ]
"5018
[v _PMD6 PMD6 `VEuc  1 e 1 @14790 ]
"5068
[v _PMD7 PMD7 `VEuc  1 e 1 @14791 ]
"5207
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @14809 ]
"5347
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @14811 ]
"5499
[v _OSCEN OSCEN `VEuc  1 e 1 @14813 ]
"5550
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @14814 ]
"5654
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @14815 ]
"7560
[v _RC6PPS RC6PPS `VEuc  1 e 1 @14870 ]
"8210
[v _ANSELA ANSELA `VEuc  1 e 1 @14912 ]
"8272
[v _WPUA WPUA `VEuc  1 e 1 @14913 ]
"8334
[v _ODCONA ODCONA `VEuc  1 e 1 @14914 ]
"8396
[v _SLRCONA SLRCONA `VEuc  1 e 1 @14915 ]
"8458
[v _INLVLA INLVLA `VEuc  1 e 1 @14916 ]
"8830
[v _ANSELB ANSELB `VEuc  1 e 1 @14928 ]
"8892
[v _WPUB WPUB `VEuc  1 e 1 @14929 ]
"8954
[v _ODCONB ODCONB `VEuc  1 e 1 @14930 ]
"9016
[v _SLRCONB SLRCONB `VEuc  1 e 1 @14931 ]
"9078
[v _INLVLB INLVLB `VEuc  1 e 1 @14932 ]
"9450
[v _RB1I2C RB1I2C `VEuc  1 e 1 @14938 ]
"9558
[v _RB2I2C RB2I2C `VEuc  1 e 1 @14939 ]
"9666
[v _ANSELC ANSELC `VEuc  1 e 1 @14944 ]
"9728
[v _WPUC WPUC `VEuc  1 e 1 @14945 ]
"9790
[v _ODCONC ODCONC `VEuc  1 e 1 @14946 ]
"9852
[v _SLRCONC SLRCONC `VEuc  1 e 1 @14947 ]
"9914
[v _INLVLC INLVLC `VEuc  1 e 1 @14948 ]
"10286
[v _RC3I2C RC3I2C `VEuc  1 e 1 @14954 ]
"10394
[v _RC4I2C RC4I2C `VEuc  1 e 1 @14955 ]
"10502
[v _ANSELD ANSELD `VEuc  1 e 1 @14960 ]
"10564
[v _WPUD WPUD `VEuc  1 e 1 @14961 ]
"10626
[v _ODCOND ODCOND `VEuc  1 e 1 @14962 ]
"10688
[v _SLRCOND SLRCOND `VEuc  1 e 1 @14963 ]
"10750
[v _INLVLD INLVLD `VEuc  1 e 1 @14964 ]
"10936
[v _RD0I2C RD0I2C `VEuc  1 e 1 @14970 ]
"11044
[v _RD1I2C RD1I2C `VEuc  1 e 1 @14971 ]
"11152
[v _ANSELE ANSELE `VEuc  1 e 1 @14976 ]
"11184
[v _WPUE WPUE `VEuc  1 e 1 @14977 ]
"11222
[v _ODCONE ODCONE `VEuc  1 e 1 @14978 ]
"11254
[v _SLRCONE SLRCONE `VEuc  1 e 1 @14979 ]
"11286
[v _INLVLE INLVLE `VEuc  1 e 1 @14980 ]
"12267
[v _U1RXPPS U1RXPPS `VEuc  1 e 1 @15077 ]
"26702
[v _U1RXB U1RXB `VEuc  1 e 1 @15848 ]
"26760
[v _U1TXB U1TXB `VEuc  1 e 1 @15850 ]
"26825
[v _U1P1L U1P1L `VEuc  1 e 1 @15852 ]
"26845
[v _U1P1H U1P1H `VEuc  1 e 1 @15853 ]
"26872
[v _U1P2L U1P2L `VEuc  1 e 1 @15854 ]
"26892
[v _U1P2H U1P2H `VEuc  1 e 1 @15855 ]
"26919
[v _U1P3L U1P3L `VEuc  1 e 1 @15856 ]
"26939
[v _U1P3H U1P3H `VEuc  1 e 1 @15857 ]
"26959
[v _U1CON0 U1CON0 `VEuc  1 e 1 @15858 ]
[s S144 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
]
"26990
[s S148 . 1 `uc 1 U1MODE 1 0 :4:0 
`uc 1 U1RXEN 1 0 :1:4 
`uc 1 U1TXEN 1 0 :1:5 
`uc 1 U1ABDEN 1 0 :1:6 
`uc 1 U1BRGS 1 0 :1:7 
]
[s S154 . 1 `uc 1 U1MODE0 1 0 :1:0 
`uc 1 U1MODE1 1 0 :1:1 
`uc 1 U1MODE2 1 0 :1:2 
]
[s S158 . 1 `uc 1 MODE 1 0 :4:0 
`uc 1 RXEN 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 ABDEN 1 0 :1:6 
`uc 1 BRGS 1 0 :1:7 
]
[u S164 . 1 `S144 1 . 1 0 `S148 1 . 1 0 `S154 1 . 1 0 `S158 1 . 1 0 ]
[v _U1CON0bits U1CON0bits `VES164  1 e 1 @15858 ]
"27075
[v _U1CON1 U1CON1 `VEuc  1 e 1 @15859 ]
"27155
[v _U1CON2 U1CON2 `VEuc  1 e 1 @15860 ]
"27304
[v _U1BRGL U1BRGL `VEuc  1 e 1 @15861 ]
"27324
[v _U1BRGH U1BRGH `VEuc  1 e 1 @15862 ]
"27344
[v _U1FIFO U1FIFO `VEuc  1 e 1 @15863 ]
"27474
[v _U1UIR U1UIR `VEuc  1 e 1 @15864 ]
"27530
[v _U1ERRIR U1ERRIR `VEuc  1 e 1 @15865 ]
[s S190 . 1 `uc 1 TXCIF 1 0 :1:0 
`uc 1 RXFOIF 1 0 :1:1 
`uc 1 RXBKIF 1 0 :1:2 
`uc 1 FERIF 1 0 :1:3 
`uc 1 CERIF 1 0 :1:4 
`uc 1 ABDOVF 1 0 :1:5 
`uc 1 PERIF 1 0 :1:6 
`uc 1 TXMTIF 1 0 :1:7 
]
"27557
[s S199 . 1 `uc 1 U1TXCIF 1 0 :1:0 
`uc 1 U1RXFOIF 1 0 :1:1 
`uc 1 U1RXBKIF 1 0 :1:2 
`uc 1 U1FERIF 1 0 :1:3 
`uc 1 U1CERIF 1 0 :1:4 
`uc 1 U1ABDOVF 1 0 :1:5 
`uc 1 U1PERIF 1 0 :1:6 
`uc 1 U1TXMTIF 1 0 :1:7 
]
[u S208 . 1 `S190 1 . 1 0 `S199 1 . 1 0 ]
[v _U1ERRIRbits U1ERRIRbits `VES208  1 e 1 @15865 ]
"27642
[v _U1ERRIE U1ERRIE `VEuc  1 e 1 @15866 ]
"45584
[v _LATA LATA `VEuc  1 e 1 @16314 ]
"45696
[v _LATB LATB `VEuc  1 e 1 @16315 ]
"45808
[v _LATC LATC `VEuc  1 e 1 @16316 ]
"45920
[v _LATD LATD `VEuc  1 e 1 @16317 ]
"46032
[v _LATE LATE `VEuc  1 e 1 @16318 ]
"46084
[v _TRISA TRISA `VEuc  1 e 1 @16322 ]
"46146
[v _TRISB TRISB `VEuc  1 e 1 @16323 ]
"46208
[v _TRISC TRISC `VEuc  1 e 1 @16324 ]
"46270
[v _TRISD TRISD `VEuc  1 e 1 @16325 ]
"46332
[v _TRISE TRISE `VEuc  1 e 1 @16326 ]
[s S56 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"53 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/uart1.c
[u S61 . 1 `S56 1 . 1 0 `uc 1 status 1 0 ]
[v _uart1RxLastError uart1RxLastError `VES61  1 s 1 uart1RxLastError ]
"58
[v _UART1_FramingErrorHandler UART1_FramingErrorHandler `*.37(v  1 e 2 0 ]
"59
[v _UART1_OverrunErrorHandler UART1_OverrunErrorHandler `*.37(v  1 e 2 0 ]
"60
[v _UART1_ErrorHandler UART1_ErrorHandler `*.37(v  1 e 2 0 ]
"59 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"73
[v main@c c `uc  1 a 1 3 ]
"82
} 0
"170 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/uart1.c
[v _UART1_Write UART1_Write `(v  1 e 1 0 ]
{
[v UART1_Write@txData txData `uc  1 a 1 wreg ]
[v UART1_Write@txData txData `uc  1 a 1 wreg ]
[v UART1_Write@txData txData `uc  1 a 1 0 ]
"177
} 0
"50 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"56
} 0
"66 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/uart1.c
[v _UART1_Initialize UART1_Initialize `(v  1 e 1 0 ]
{
"124
} 0
"204
[v _UART1_SetOverrunErrorHandler UART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetOverrunErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 0 ]
"206
} 0
"200
[v _UART1_SetFramingErrorHandler UART1_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetFramingErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 0 ]
"202
} 0
"208
[v _UART1_SetErrorHandler UART1_SetErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 0 ]
"210
} 0
"72 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/mcc.c
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"90
} 0
"55 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"139
} 0
"58 C:\Users\radus\Documents\Repo\Dissertation\uart_test.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"70
} 0
