<stg><name>main_Pipeline_VITIS_LOOP_16_1</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:1 %store_ln16 = store i14 0, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i14 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:1 %icmp_ln16 = icmp_eq  i14 %i_2, i14 10000

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:2 %add_ln16 = add i14 %i_2, i14 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.body.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln16 = store i14 %add_ln16, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.body.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:0 %zext_ln16 = zext i14 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10000, i64 10000, i64 10000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln16"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %addr_in_addr = getelementptr i14 %addr_in, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="addr_in_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:5 %store_ln17 = store i14 %i_2, i14 %addr_in_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %addr_out_addr = getelementptr i14 %addr_out, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="addr_out_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:7 %store_ln18 = store i14 %i_2, i14 %addr_out_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %in_addr = getelementptr i1 %in_r, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
for.inc.split:9 %store_ln19 = store i1 1, i14 %in_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc.split:11 %store_ln20 = store i32 0, i14 %data_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="gold_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc.split:13 %store_ln21 = store i32 0, i14 %gold_addr

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %mean_addr = getelementptr i1 %mean, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
for.inc.split:15 %store_ln22 = store i1 1, i14 %mean_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %w_addr = getelementptr i1 %w, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
for.inc.split:17 %store_ln23 = store i1 1, i14 %w_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:19 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="addr_in" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="addr_in"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="addr_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="addr_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="in_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="data" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="gold" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="gold"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="mean" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mean"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="w" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="i" fromId="49" toId="5">
</dataflow>
<dataflow id="52" from="StgValue_51" to="store_ln16" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="i" to="store_ln16" fromId="5" toId="6">
</dataflow>
<dataflow id="54" from="i" to="i_2" fromId="5" toId="8">
</dataflow>
<dataflow id="55" from="i_2" to="icmp_ln16" fromId="8" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_56" to="icmp_ln16" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="i_2" to="add_ln16" fromId="8" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_59" to="add_ln16" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="icmp_ln16" to="br_ln16" fromId="9" toId="11">
</dataflow>
<dataflow id="62" from="add_ln16" to="store_ln16" fromId="10" toId="12">
</dataflow>
<dataflow id="63" from="i" to="store_ln16" fromId="5" toId="12">
</dataflow>
<dataflow id="64" from="i_2" to="zext_ln16" fromId="8" toId="13">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecPipeline" to="specpipeline_ln16" fromId="65" toId="14">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln16" fromId="67" toId="14">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specpipeline_ln16" fromId="69" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_69" to="specpipeline_ln16" fromId="69" toId="14">
</dataflow>
<dataflow id="72" from="StgValue_69" to="specpipeline_ln16" fromId="69" toId="14">
</dataflow>
<dataflow id="74" from="empty_0" to="specpipeline_ln16" fromId="73" toId="14">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln16" fromId="75" toId="15">
</dataflow>
<dataflow id="78" from="StgValue_77" to="speclooptripcount_ln16" fromId="77" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_77" to="speclooptripcount_ln16" fromId="77" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_77" to="speclooptripcount_ln16" fromId="77" toId="15">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="81" toId="16">
</dataflow>
<dataflow id="84" from="empty_6" to="specloopname_ln16" fromId="83" toId="16">
</dataflow>
<dataflow id="85" from="addr_in" to="addr_in_addr" fromId="42" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_86" to="addr_in_addr" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="zext_ln16" to="addr_in_addr" fromId="13" toId="17">
</dataflow>
<dataflow id="89" from="i_2" to="store_ln17" fromId="8" toId="18">
</dataflow>
<dataflow id="90" from="addr_in_addr" to="store_ln17" fromId="17" toId="18">
</dataflow>
<dataflow id="91" from="addr_out" to="addr_out_addr" fromId="43" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_86" to="addr_out_addr" fromId="86" toId="19">
</dataflow>
<dataflow id="93" from="zext_ln16" to="addr_out_addr" fromId="13" toId="19">
</dataflow>
<dataflow id="94" from="i_2" to="store_ln18" fromId="8" toId="20">
</dataflow>
<dataflow id="95" from="addr_out_addr" to="store_ln18" fromId="19" toId="20">
</dataflow>
<dataflow id="96" from="in_r" to="in_addr" fromId="44" toId="21">
</dataflow>
<dataflow id="97" from="StgValue_86" to="in_addr" fromId="86" toId="21">
</dataflow>
<dataflow id="98" from="zext_ln16" to="in_addr" fromId="13" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln19" fromId="99" toId="22">
</dataflow>
<dataflow id="101" from="in_addr" to="store_ln19" fromId="21" toId="22">
</dataflow>
<dataflow id="102" from="data" to="data_addr" fromId="45" toId="23">
</dataflow>
<dataflow id="103" from="StgValue_86" to="data_addr" fromId="86" toId="23">
</dataflow>
<dataflow id="104" from="zext_ln16" to="data_addr" fromId="13" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_69" to="store_ln20" fromId="69" toId="24">
</dataflow>
<dataflow id="106" from="data_addr" to="store_ln20" fromId="23" toId="24">
</dataflow>
<dataflow id="107" from="gold" to="gold_addr" fromId="46" toId="25">
</dataflow>
<dataflow id="108" from="StgValue_86" to="gold_addr" fromId="86" toId="25">
</dataflow>
<dataflow id="109" from="zext_ln16" to="gold_addr" fromId="13" toId="25">
</dataflow>
<dataflow id="110" from="StgValue_69" to="store_ln21" fromId="69" toId="26">
</dataflow>
<dataflow id="111" from="gold_addr" to="store_ln21" fromId="25" toId="26">
</dataflow>
<dataflow id="112" from="mean" to="mean_addr" fromId="47" toId="27">
</dataflow>
<dataflow id="113" from="StgValue_86" to="mean_addr" fromId="86" toId="27">
</dataflow>
<dataflow id="114" from="zext_ln16" to="mean_addr" fromId="13" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_99" to="store_ln22" fromId="99" toId="28">
</dataflow>
<dataflow id="116" from="mean_addr" to="store_ln22" fromId="27" toId="28">
</dataflow>
<dataflow id="117" from="w" to="w_addr" fromId="48" toId="29">
</dataflow>
<dataflow id="118" from="StgValue_86" to="w_addr" fromId="86" toId="29">
</dataflow>
<dataflow id="119" from="zext_ln16" to="w_addr" fromId="13" toId="29">
</dataflow>
<dataflow id="120" from="StgValue_99" to="store_ln23" fromId="99" toId="30">
</dataflow>
<dataflow id="121" from="w_addr" to="store_ln23" fromId="29" toId="30">
</dataflow>
<dataflow id="122" from="icmp_ln16" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
