<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Violation Report Max Delay Analysis
</title>
<text>SmartTime Version 11.8.0.26</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)</text>
<text>Date: Fri Aug 11 12:30:17 2017
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>m2s010_som</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S060T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>325 FCSBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - -40 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 100 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.278</cell>
 <cell>11.744</cell>
 <cell>4.466</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[12]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.264</cell>
 <cell>11.745</cell>
 <cell>4.481</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.263</cell>
 <cell>11.745</cell>
 <cell>4.482</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[0]:ALn</cell>
 <cell>7.261</cell>
 <cell>-7.237</cell>
 <cell>11.746</cell>
 <cell>4.509</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[12]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.236</cell>
 <cell>11.745</cell>
 <cell>4.509</cell>
</row>
<row>
 <cell>Path 6</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[11]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.236</cell>
 <cell>11.745</cell>
 <cell>4.509</cell>
</row>
<row>
 <cell>Path 7</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[1]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.236</cell>
 <cell>11.745</cell>
 <cell>4.509</cell>
</row>
<row>
 <cell>Path 8</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[3]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.236</cell>
 <cell>11.745</cell>
 <cell>4.509</cell>
</row>
<row>
 <cell>Path 9</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[4]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.236</cell>
 <cell>11.745</cell>
 <cell>4.509</cell>
</row>
<row>
 <cell>Path 10</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ALn</cell>
 <cell>7.263</cell>
 <cell>-7.232</cell>
 <cell>11.748</cell>
 <cell>4.516</cell>
</row>
<row>
 <cell>Path 11</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:ALn</cell>
 <cell>7.263</cell>
 <cell>-7.232</cell>
 <cell>11.748</cell>
 <cell>4.516</cell>
</row>
<row>
 <cell>Path 12</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ALn</cell>
 <cell>7.263</cell>
 <cell>-7.232</cell>
 <cell>11.748</cell>
 <cell>4.516</cell>
</row>
<row>
 <cell>Path 13</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[12]:ALn</cell>
 <cell>7.262</cell>
 <cell>-7.231</cell>
 <cell>11.747</cell>
 <cell>4.516</cell>
</row>
<row>
 <cell>Path 14</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[11]:ALn</cell>
 <cell>7.262</cell>
 <cell>-7.231</cell>
 <cell>11.747</cell>
 <cell>4.516</cell>
</row>
<row>
 <cell>Path 15</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r:ALn</cell>
 <cell>7.262</cell>
 <cell>-7.231</cell>
 <cell>11.747</cell>
 <cell>4.516</cell>
</row>
<row>
 <cell>Path 16</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[9]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.230</cell>
 <cell>11.744</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 17</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[6]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.230</cell>
 <cell>11.744</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 18</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.230</cell>
 <cell>11.744</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 19</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[8]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.230</cell>
 <cell>11.744</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 20</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.230</cell>
 <cell>11.744</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 21</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[10]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.230</cell>
 <cell>11.744</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 22</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.229</cell>
 <cell>11.744</cell>
 <cell>4.515</cell>
</row>
<row>
 <cell>Path 23</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[4]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.229</cell>
 <cell>11.744</cell>
 <cell>4.515</cell>
</row>
<row>
 <cell>Path 24</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:ALn</cell>
 <cell>7.258</cell>
 <cell>-7.229</cell>
 <cell>11.743</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 25</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[4]:ALn</cell>
 <cell>7.258</cell>
 <cell>-7.229</cell>
 <cell>11.743</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 26</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.229</cell>
 <cell>11.744</cell>
 <cell>4.515</cell>
</row>
<row>
 <cell>Path 27</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[2]:ALn</cell>
 <cell>7.258</cell>
 <cell>-7.229</cell>
 <cell>11.743</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 28</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.227</cell>
 <cell>11.734</cell>
 <cell>4.507</cell>
</row>
<row>
 <cell>Path 29</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.227</cell>
 <cell>11.734</cell>
 <cell>4.507</cell>
</row>
<row>
 <cell>Path 30</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.227</cell>
 <cell>11.734</cell>
 <cell>4.507</cell>
</row>
<row>
 <cell>Path 31</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.227</cell>
 <cell>11.734</cell>
 <cell>4.507</cell>
</row>
<row>
 <cell>Path 32</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.227</cell>
 <cell>11.734</cell>
 <cell>4.507</cell>
</row>
<row>
 <cell>Path 33</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[6]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.227</cell>
 <cell>11.734</cell>
 <cell>4.507</cell>
</row>
<row>
 <cell>Path 34</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[5]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.226</cell>
 <cell>11.745</cell>
 <cell>4.519</cell>
</row>
<row>
 <cell>Path 35</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[0]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.226</cell>
 <cell>11.745</cell>
 <cell>4.519</cell>
</row>
<row>
 <cell>Path 36</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[13]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.226</cell>
 <cell>11.745</cell>
 <cell>4.519</cell>
</row>
<row>
 <cell>Path 37</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[2]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.226</cell>
 <cell>11.745</cell>
 <cell>4.519</cell>
</row>
<row>
 <cell>Path 38</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ALn</cell>
 <cell>7.238</cell>
 <cell>-7.222</cell>
 <cell>11.723</cell>
 <cell>4.501</cell>
</row>
<row>
 <cell>Path 39</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:ALn</cell>
 <cell>7.257</cell>
 <cell>-7.222</cell>
 <cell>11.742</cell>
 <cell>4.520</cell>
</row>
<row>
 <cell>Path 40</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[0]:ALn</cell>
 <cell>7.238</cell>
 <cell>-7.222</cell>
 <cell>11.723</cell>
 <cell>4.501</cell>
</row>
<row>
 <cell>Path 41</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[8]:ALn</cell>
 <cell>7.238</cell>
 <cell>-7.222</cell>
 <cell>11.723</cell>
 <cell>4.501</cell>
</row>
<row>
 <cell>Path 42</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ALn</cell>
 <cell>7.238</cell>
 <cell>-7.222</cell>
 <cell>11.723</cell>
 <cell>4.501</cell>
</row>
<row>
 <cell>Path 43</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.221</cell>
 <cell>11.741</cell>
 <cell>4.520</cell>
</row>
<row>
 <cell>Path 44</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.221</cell>
 <cell>11.741</cell>
 <cell>4.520</cell>
</row>
<row>
 <cell>Path 45</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.221</cell>
 <cell>11.741</cell>
 <cell>4.520</cell>
</row>
<row>
 <cell>Path 46</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.221</cell>
 <cell>11.741</cell>
 <cell>4.520</cell>
</row>
<row>
 <cell>Path 47</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.221</cell>
 <cell>11.741</cell>
 <cell>4.520</cell>
</row>
<row>
 <cell>Path 48</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:ALn</cell>
 <cell>7.263</cell>
 <cell>-7.219</cell>
 <cell>11.748</cell>
 <cell>4.529</cell>
</row>
<row>
 <cell>Path 49</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[13]:ALn</cell>
 <cell>7.263</cell>
 <cell>-7.219</cell>
 <cell>11.748</cell>
 <cell>4.529</cell>
</row>
<row>
 <cell>Path 50</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[10]:ALn</cell>
 <cell>7.217</cell>
 <cell>-7.218</cell>
 <cell>11.702</cell>
 <cell>4.484</cell>
</row>
<row>
 <cell>Path 51</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.218</cell>
 <cell>11.734</cell>
 <cell>4.516</cell>
</row>
<row>
 <cell>Path 52</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ALn</cell>
 <cell>7.263</cell>
 <cell>-7.218</cell>
 <cell>11.748</cell>
 <cell>4.530</cell>
</row>
<row>
 <cell>Path 53</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[13]:ALn</cell>
 <cell>7.262</cell>
 <cell>-7.217</cell>
 <cell>11.747</cell>
 <cell>4.530</cell>
</row>
<row>
 <cell>Path 54</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.217</cell>
 <cell>11.734</cell>
 <cell>4.517</cell>
</row>
<row>
 <cell>Path 55</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.217</cell>
 <cell>11.734</cell>
 <cell>4.517</cell>
</row>
<row>
 <cell>Path 56</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[9]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.217</cell>
 <cell>11.744</cell>
 <cell>4.527</cell>
</row>
<row>
 <cell>Path 57</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[6]:ALn</cell>
 <cell>7.262</cell>
 <cell>-7.217</cell>
 <cell>11.747</cell>
 <cell>4.530</cell>
</row>
<row>
 <cell>Path 58</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[5]:ALn</cell>
 <cell>7.249</cell>
 <cell>-7.217</cell>
 <cell>11.734</cell>
 <cell>4.517</cell>
</row>
<row>
 <cell>Path 59</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.217</cell>
 <cell>11.744</cell>
 <cell>4.527</cell>
</row>
<row>
 <cell>Path 60</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:ALn</cell>
 <cell>7.262</cell>
 <cell>-7.217</cell>
 <cell>11.747</cell>
 <cell>4.530</cell>
</row>
<row>
 <cell>Path 61</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[7]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.217</cell>
 <cell>11.744</cell>
 <cell>4.527</cell>
</row>
<row>
 <cell>Path 62</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[8]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.216</cell>
 <cell>11.744</cell>
 <cell>4.528</cell>
</row>
<row>
 <cell>Path 63</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.216</cell>
 <cell>11.744</cell>
 <cell>4.528</cell>
</row>
<row>
 <cell>Path 64</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.216</cell>
 <cell>11.744</cell>
 <cell>4.528</cell>
</row>
<row>
 <cell>Path 65</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.216</cell>
 <cell>11.744</cell>
 <cell>4.528</cell>
</row>
<row>
 <cell>Path 66</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[11]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.216</cell>
 <cell>11.744</cell>
 <cell>4.528</cell>
</row>
<row>
 <cell>Path 67</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[5]:ALn</cell>
 <cell>7.258</cell>
 <cell>-7.215</cell>
 <cell>11.743</cell>
 <cell>4.528</cell>
</row>
<row>
 <cell>Path 68</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.215</cell>
 <cell>11.744</cell>
 <cell>4.529</cell>
</row>
<row>
 <cell>Path 69</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[1]:ALn</cell>
 <cell>7.258</cell>
 <cell>-7.215</cell>
 <cell>11.743</cell>
 <cell>4.528</cell>
</row>
<row>
 <cell>Path 70</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[3]:ALn</cell>
 <cell>7.258</cell>
 <cell>-7.215</cell>
 <cell>11.743</cell>
 <cell>4.528</cell>
</row>
<row>
 <cell>Path 71</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[5]:ALn</cell>
 <cell>7.233</cell>
 <cell>-7.214</cell>
 <cell>11.718</cell>
 <cell>4.504</cell>
</row>
<row>
 <cell>Path 72</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[12]:ALn</cell>
 <cell>7.233</cell>
 <cell>-7.214</cell>
 <cell>11.718</cell>
 <cell>4.504</cell>
</row>
<row>
 <cell>Path 73</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[7]:ALn</cell>
 <cell>7.238</cell>
 <cell>-7.212</cell>
 <cell>11.723</cell>
 <cell>4.511</cell>
</row>
<row>
 <cell>Path 74</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[10]:ALn</cell>
 <cell>7.238</cell>
 <cell>-7.211</cell>
 <cell>11.723</cell>
 <cell>4.512</cell>
</row>
<row>
 <cell>Path 75</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[3]:ALn</cell>
 <cell>7.237</cell>
 <cell>-7.210</cell>
 <cell>11.722</cell>
 <cell>4.512</cell>
</row>
<row>
 <cell>Path 76</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[7]:ALn</cell>
 <cell>7.229</cell>
 <cell>-7.210</cell>
 <cell>11.714</cell>
 <cell>4.504</cell>
</row>
<row>
 <cell>Path 77</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ALn</cell>
 <cell>7.237</cell>
 <cell>-7.210</cell>
 <cell>11.722</cell>
 <cell>4.512</cell>
</row>
<row>
 <cell>Path 78</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[9]:ALn</cell>
 <cell>7.238</cell>
 <cell>-7.210</cell>
 <cell>11.723</cell>
 <cell>4.513</cell>
</row>
<row>
 <cell>Path 79</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[2]:ALn</cell>
 <cell>7.210</cell>
 <cell>-7.209</cell>
 <cell>11.695</cell>
 <cell>4.486</cell>
</row>
<row>
 <cell>Path 80</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[6]:ALn</cell>
 <cell>7.210</cell>
 <cell>-7.209</cell>
 <cell>11.695</cell>
 <cell>4.486</cell>
</row>
<row>
 <cell>Path 81</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[4]:ALn</cell>
 <cell>7.210</cell>
 <cell>-7.209</cell>
 <cell>11.695</cell>
 <cell>4.486</cell>
</row>
<row>
 <cell>Path 82</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ALn</cell>
 <cell>7.217</cell>
 <cell>-7.208</cell>
 <cell>11.702</cell>
 <cell>4.494</cell>
</row>
<row>
 <cell>Path 83</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.207</cell>
 <cell>11.741</cell>
 <cell>4.534</cell>
</row>
<row>
 <cell>Path 84</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[7]:ALn</cell>
 <cell>7.216</cell>
 <cell>-7.207</cell>
 <cell>11.701</cell>
 <cell>4.494</cell>
</row>
<row>
 <cell>Path 85</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:ALn</cell>
 <cell>7.257</cell>
 <cell>-7.207</cell>
 <cell>11.742</cell>
 <cell>4.535</cell>
</row>
<row>
 <cell>Path 86</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.206</cell>
 <cell>11.741</cell>
 <cell>4.535</cell>
</row>
<row>
 <cell>Path 87</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[2]:ALn</cell>
 <cell>7.215</cell>
 <cell>-7.206</cell>
 <cell>11.700</cell>
 <cell>4.494</cell>
</row>
<row>
 <cell>Path 88</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.206</cell>
 <cell>11.741</cell>
 <cell>4.535</cell>
</row>
<row>
 <cell>Path 89</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2[1]:ALn</cell>
 <cell>7.215</cell>
 <cell>-7.206</cell>
 <cell>11.700</cell>
 <cell>4.494</cell>
</row>
<row>
 <cell>Path 90</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.206</cell>
 <cell>11.741</cell>
 <cell>4.535</cell>
</row>
<row>
 <cell>Path 91</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:ALn</cell>
 <cell>7.256</cell>
 <cell>-7.206</cell>
 <cell>11.741</cell>
 <cell>4.535</cell>
</row>
<row>
 <cell>Path 92</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[10]:ALn</cell>
 <cell>7.233</cell>
 <cell>-7.205</cell>
 <cell>11.718</cell>
 <cell>4.513</cell>
</row>
<row>
 <cell>Path 93</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[9]:ALn</cell>
 <cell>7.233</cell>
 <cell>-7.204</cell>
 <cell>11.718</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 94</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[11]:ALn</cell>
 <cell>7.233</cell>
 <cell>-7.203</cell>
 <cell>11.718</cell>
 <cell>4.515</cell>
</row>
<row>
 <cell>Path 95</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[8]:ALn</cell>
 <cell>7.230</cell>
 <cell>-7.201</cell>
 <cell>11.715</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 96</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[0]:ALn</cell>
 <cell>7.229</cell>
 <cell>-7.200</cell>
 <cell>11.714</cell>
 <cell>4.514</cell>
</row>
<row>
 <cell>Path 97</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[3]:ALn</cell>
 <cell>7.210</cell>
 <cell>-7.196</cell>
 <cell>11.695</cell>
 <cell>4.499</cell>
</row>
<row>
 <cell>Path 98</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r[1]:ALn</cell>
 <cell>7.210</cell>
 <cell>-7.196</cell>
 <cell>11.695</cell>
 <cell>4.499</cell>
</row>
<row>
 <cell>Path 99</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:ALn</cell>
 <cell>6.989</cell>
 <cell>-6.995</cell>
 <cell>11.474</cell>
 <cell>4.479</cell>
</row>
<row>
 <cell>Path 100</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>5.352</cell>
 <cell>-6.790</cell>
 <cell>7.616</cell>
 <cell>0.826</cell>
</row>
</table>
<text></text>
</doc>
