module TB;
  // Inputs
  reg [7:0] A;
  reg [7:0] B;
  // Outputs
  wire [7:0] R;
  // Instantiate the Unit Under Test (UUT)
  div uut (
  .A(A),
  .B(B),
  .R(R)
  );
  initial begin
      A = 0; B = 0; #100;
      A = 100; B = 10; #100;
      A = 200; B = 40; #100;
      A = 150; B = 25; #100;
      A = 70; B = 10; #100;
      A = 16; B = 3; #100;
      A = 90; B = 9; #100;
      A = 255; B = 5; #100;
  end
endmodule
