
synthesis -f "blink_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 15 16:31:51 2021


Command Line:  synthesis -f blink_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = Beeper.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Argon/Desktop/Verilog/test_bink (searchpath added)
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Argon/Desktop/Verilog/test_bink/impl1 (searchpath added)
-p C:/Users/Argon/Desktop/Verilog/test_bink (searchpath added)
Verilog design file = C:/Users/Argon/Desktop/Verilog/test_bink/main.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/test_bink/uart_recv.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/test_bink/uart_loop.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/test_bink/uart_send.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/test_bink/clock.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/test_bink/beep.v
NGD file = blink_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/argon/desktop/verilog/test_bink/main.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/test_bink/uart_recv.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/test_bink/uart_loop.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/test_bink/uart_send.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/test_bink/clock.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/test_bink/beep.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Beeper
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/argon/desktop/verilog/test_bink/beep.v(18): " arg1="Beeper" arg2="c:/users/argon/desktop/verilog/test_bink/beep.v" arg3="18"  />
Last elaborated design is Beeper()
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Beeper.



GSR instance connected to net rst_n_in_c.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in Beeper_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    107 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file blink_impl1.ngd.

################### Begin Area Report (Beeper)######################
Number of register bits => 19 of 4635 (0 % )
CCU2D => 20
FD1S3AX => 1
FD1S3IX => 18
GSR => 1
IB => 8
LUT4 => 39
OB => 1
PFUMX => 16
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_in_c, loads : 19
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tone_c_2, loads : 31
  Net : tone_c_1, loads : 31
  Net : tone_c_3, loads : 30
  Net : tone_c_4, loads : 29
  Net : tone_c_0, loads : 19
  Net : n133, loads : 18
  Net : piano_out_c, loads : 2
  Net : time_cnt_17, loads : 2
  Net : time_cnt_16, loads : 2
  Net : time_cnt_15, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |    1.000 MHz|  100.949 MHz|    14  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 56.527  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.531  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "blink_impl1.ngd" -o "blink_impl1_map.ncd" -pr "blink_impl1.prf" -mp "blink_impl1.mrp" -lpf "C:/Users/Argon/Desktop/Verilog/test_bink/impl1/blink_impl1.lpf" -lpf "C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf" -c 0            
map:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: blink_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf(3): Semantic error in &quot;LOCATE COMP &quot;uart_rxd&quot; SITE &quot;C8&quot; ;&quot;: " arg1="uart_rxd" arg2="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf" arg3="3"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf(4): Semantic error in &quot;LOCATE COMP &quot;sys_clk&quot; SITE &quot;C1&quot; ;&quot;: " arg1="sys_clk" arg2="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf" arg3="4"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf(5): Semantic error in &quot;LOCATE COMP &quot;sys_rst_n&quot; SITE &quot;L14&quot; ;&quot;: " arg1="sys_rst_n" arg2="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf" arg3="5"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf(6): Semantic error in &quot;LOCATE COMP &quot;led&quot; SITE &quot;N13&quot; ;&quot;: " arg1="led" arg2="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf" arg3="6"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf(7): Semantic error in &quot;LOCATE COMP &quot;blink&quot; SITE &quot;M12&quot; ;&quot;: " arg1="blink" arg2="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf" arg3="7"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf(8): Semantic error in &quot;LOCATE COMP &quot;beep&quot; SITE &quot;P8&quot; ;&quot;: " arg1="beep" arg2="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf" arg3="8"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf(9): Semantic error in &quot;LOCATE COMP &quot;uart_txd&quot; SITE &quot;B8&quot; ;&quot;: " arg1="uart_txd" arg2="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf" arg3="9"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="7 semantic errors"  />
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     19 out of  4635 (0%)
      PFU registers:           19 out of  4320 (0%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        39 out of  2160 (2%)
      SLICEs as Logic/ROM:     39 out of  2160 (2%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         20 out of  2160 (1%)
   Number of LUT4s:         78 out of  4320 (2%)
      Number used as logic LUTs:         38
      Number used as distributed RAM:     0
      Number used as ripple logic:       40
      Number used as shift registers:     0
   Number of PIO sites used: 9 + 4(JTAG) out of 105 (12%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk_in_c: 11 loads, 11 rising, 0 falling (Driver: PIO clk_in )
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net n133: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net tone_c_1: 30 loads
     Net tone_c_2: 30 loads
     Net tone_c_3: 30 loads
     Net tone_c_4: 29 loads
     Net tone_c_0: 18 loads
     Net n133: 10 loads
     Net time_cnt_0: 2 loads
     Net time_cnt_11: 2 loads
     Net time_cnt_12: 2 loads
     Net time_cnt_15: 2 loads
    <postMsg mid="51001230" type="Warning" dynamic="1" navigation="0" arg0="C:/Users/Argon/Desktop/Verilog/test_bink/blink.lpf"  />
 

   Number of warnings:  9
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 33 MB

Dumping design to file blink_impl1_map.ncd.

ncd2vdb "blink_impl1_map.ncd" ".vdbs/blink_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.

trce -f "blink_impl1.mt" -o "blink_impl1.tw1" "blink_impl1_map.ncd" "blink_impl1.prf"
trce:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file blink_impl1_map.ncd.
Design name: Beeper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3
Mon Feb 15 16:31:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o blink_impl1.tw1 -gui blink_impl1_map.ncd blink_impl1.prf 
Design file:     blink_impl1_map.ncd
Preference file: blink_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 63  Score: 54856
Cumulative negative slack: 54856

Constraints cover 523 paths, 1 nets, and 120 connections (43.64% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3
Mon Feb 15 16:31:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o blink_impl1.tw1 -gui blink_impl1_map.ncd blink_impl1.prf 
Design file:     blink_impl1_map.ncd
Preference file: blink_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 523 paths, 1 nets, and 120 connections (43.64% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 63 (setup), 0 (hold)
Score: 54856 (setup), 0 (hold)
Cumulative negative slack: 54856 (54856+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

mpartrce -p "blink_impl1.p2t" -f "blink_impl1.p3t" -tf "blink_impl1.pt" "blink_impl1_map.ncd" "blink_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "blink_impl1_map.ncd"
Mon Feb 15 16:31:53 2021

PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF blink_impl1_map.ncd blink_impl1.dir/5_1.ncd blink_impl1.prf
Preference file: blink_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file blink_impl1_map.ncd.
Design name: Beeper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    9+4(JTAG)/280     5% used
                   9+4(JTAG)/105     12% bonded

   SLICE             39/2160          1% used

   GSR                1/1           100% used


Number of Signals: 105
Number of Connections: 275

Pin Constraint Summary:
   0 out of 9 pins locked (0% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_in_c (driver: clk_in, clk load #: 11)


The following 1 signal is selected to use the secondary clock routing resources:
    n133 (driver: SLICE_37, clk load #: 0, sr load #: 10, ce load #: 0)

Signal rst_n_in_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 9795.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  9795
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_in_c" from comp "clk_in" on CLK_PIN site "M7 (PB20A)", clk load = 11
  SECONDARY "n133" from F1 on comp "SLICE_37" on site "R20C21A", clk load = 0, ce load = 0, sr load = 10

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   9 + 4(JTAG) out of 280 (4.6%) PIO sites used.
   9 + 4(JTAG) out of 105 (12.4%) bonded PIO sites used.
   Number of PIO comps: 9; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 26 (  0%) | -          | -         |
| 1        | 0 / 26 (  0%) | -          | -         |
| 2        | 8 / 28 ( 28%) | 2.5V       | -         |
| 3        | 0 / 7 (  0%)  | -          | -         |
| 4        | 0 / 8 (  0%)  | -          | -         |
| 5        | 1 / 10 ( 10%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file blink_impl1.dir/5_1.ncd.

0 connections routed; 275 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 16:31:57 02/15/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:31:57 02/15/21

Start NBR section for initial routing at 16:31:57 02/15/21
Level 1, iteration 1
0(0.00%) conflict; 214(77.82%) untouched conns; 35281 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.149ns/-35.281ns; real time: 4 secs 
Level 2, iteration 1
4(0.00%) conflicts; 209(76.00%) untouched conns; 34825 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.149ns/-34.825ns; real time: 4 secs 
Level 3, iteration 1
6(0.00%) conflicts; 168(61.09%) untouched conns; 2799 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.210ns/-2.799ns; real time: 5 secs 
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 2997 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.210ns/-2.997ns; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:31:58 02/15/21
Level 1, iteration 1
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.075ns/0.000ns; real time: 5 secs 
Level 2, iteration 1
4(0.00%) conflicts; 5(1.82%) untouched conns; 8248 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.526ns/-8.249ns; real time: 5 secs 
Level 2, iteration 2
2(0.00%) conflicts; 5(1.82%) untouched conns; 6615 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.352ns/-6.615ns; real time: 5 secs 
Level 3, iteration 1
10(0.00%) conflicts; 1(0.36%) untouched conn; 1871 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.148ns/-1.871ns; real time: 5 secs 
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 10116 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.628ns/-10.116ns; real time: 5 secs 
Level 4, iteration 2
6(0.00%) conflicts; 0(0.00%) untouched conn; 7970 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.440ns/-7.970ns; real time: 5 secs 
Level 4, iteration 3
4(0.00%) conflicts; 0(0.00%) untouched conn; 2151 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.191ns/-2.151ns; real time: 5 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 2151 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.191ns/-2.151ns; real time: 5 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 4534 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.312ns/-4.535ns; real time: 5 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 4534 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.312ns/-4.535ns; real time: 5 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 10531 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.561ns/-10.531ns; real time: 5 secs 
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 10531 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.561ns/-10.531ns; real time: 5 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 4534 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.312ns/-4.535ns; real time: 5 secs 
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 4534 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.312ns/-4.535ns; real time: 5 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 10531 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.561ns/-10.531ns; real time: 5 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 10531 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.561ns/-10.531ns; real time: 5 secs 
Level 4, iteration 13
2(0.00%) conflicts; 0(0.00%) untouched conn; 4798 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.312ns/-4.799ns; real time: 5 secs 
Level 4, iteration 14
0(0.00%) conflict; 0(0.00%) untouched conn; 4798 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.312ns/-4.799ns; real time: 5 secs 

Start NBR section for performance tuning (iteration 1) at 16:31:58 02/15/21
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 9910 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.561ns/-9.910ns; real time: 5 secs 

Start NBR section for re-routing at 16:31:58 02/15/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 13744 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.781ns/-13.744ns; real time: 5 secs 

Start NBR section for post-routing at 16:31:58 02/15/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 35 (12.73%)
  Estimated worst slack<setup> : -0.781ns
  Timing score<setup> : 5293
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 4 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  275 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 5293 

Dumping design to file blink_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -0.781
PAR_SUMMARY::Timing score<setup/<ns>> = 5.293
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 5 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "blink_impl1.t2b" -w "blink_impl1.ncd" -jedec "blink_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.8.0.115.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file blink_impl1.ncd.
Design name: Beeper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from blink_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.92.
 
Saving bit stream in "blink_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
