Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Dec 31 08:33:03 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323510320.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.900     -125.825                    357                15646        0.017        0.000                      0                15646        0.264        0.000                       0                  5384  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                    1.262        0.000                      0                  411        0.017        0.000                      0                  411       18.750        0.000                       0                   163  
eth_tx_clk                    1.262        0.000                      0                  224        0.131        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                      -0.900     -125.825                    357                14997        0.028        0.000                      0                14997        3.750        0.000                       0                  5020  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.518     6.723 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     6.913    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y54         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     6.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506     7.855    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.350     8.205    
                         clock uncertainty           -0.053     8.153    
    SLICE_X64Y54         FDPE (Setup_fdpe_C_D)       -0.016     8.137    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.478ns (22.189%)  route 1.676ns (77.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.676     8.360    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.232    11.090    
                         clock uncertainty           -0.053    11.037    
    SLICE_X65Y27         FDSE (Setup_fdse_C_S)       -0.600    10.437    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.478ns (22.189%)  route 1.676ns (77.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.676     8.360    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.232    11.090    
                         clock uncertainty           -0.053    11.037    
    SLICE_X65Y27         FDSE (Setup_fdse_C_S)       -0.600    10.437    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.478ns (22.189%)  route 1.676ns (77.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.676     8.360    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.232    11.090    
                         clock uncertainty           -0.053    11.037    
    SLICE_X65Y27         FDSE (Setup_fdse_C_S)       -0.600    10.437    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.478ns (22.189%)  route 1.676ns (77.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.676     8.360    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.232    11.090    
                         clock uncertainty           -0.053    11.037    
    SLICE_X65Y27         FDSE (Setup_fdse_C_S)       -0.600    10.437    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.773ns (30.305%)  route 1.778ns (69.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.778     8.461    clk200_rst
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.295     8.756 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.756    netsoc_ic_reset_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X61Y27         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.232    11.089    
                         clock uncertainty           -0.053    11.036    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.029    11.065    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.937%)  route 1.680ns (70.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.521    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     7.820 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.603    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.937%)  route 1.680ns (70.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.521    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     7.820 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.603    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.937%)  route 1.680ns (70.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.521    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     7.820 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.603    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.937%)  route 1.680ns (70.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.521    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     7.820 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.603    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.164     2.028 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.084    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y54         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.861     2.415    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.550     1.864    
    SLICE_X64Y54         FDPE (Hold_fdpe_C_D)         0.060     1.924    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.748%)  route 0.167ns (47.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.168    netsoc_reset_counter[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.213 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.213    netsoc_ic_reset_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X61Y27         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.514     1.892    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     1.983    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.231ns (55.473%)  route 0.185ns (44.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.174    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.103     2.277 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.277    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.107     1.967    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.042%)  route 0.185ns (44.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.174    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.273 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.273    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.092     1.952    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.183ns (34.052%)  route 0.354ns (65.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.354     2.356    netsoc_reset_counter[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.042     2.398 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.398    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.107     1.967    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.418%)  route 0.354ns (65.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.141     2.001 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.354     2.356    netsoc_reset_counter[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.401 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.401    netsoc_reset_counter0[0]
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.091     1.951    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.148ns (16.100%)  route 0.771ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.148     2.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.771     2.784    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.280     2.128    
    SLICE_X65Y27         FDSE (Hold_fdse_C_S)        -0.071     2.057    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.148ns (16.100%)  route 0.771ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.148     2.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.771     2.784    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.280     2.128    
    SLICE_X65Y27         FDSE (Hold_fdse_C_S)        -0.071     2.057    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.148ns (16.100%)  route 0.771ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.148     2.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.771     2.784    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.280     2.128    
    SLICE_X65Y27         FDSE (Hold_fdse_C_S)        -0.071     2.057    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.148ns (16.100%)  route 0.771ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.148     2.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.771     2.784    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.280     2.128    
    SLICE_X65Y27         FDSE (Hold_fdse_C_S)        -0.071     2.057    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.726    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y54     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y54     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X61Y27     netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_3/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y27     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y27     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y27     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y27     netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.561     1.561    eth_rx_clk
    SLICE_X28Y34         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDPE (Prop_fdpe_C_Q)         0.456     2.017 r  FDPE_8/Q
                         net (fo=1, routed)           0.199     2.217    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y34         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.444     3.444    eth_rx_clk
    SLICE_X28Y34         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.117     3.561    
                         clock uncertainty           -0.035     3.526    
    SLICE_X28Y34         FDPE (Setup_fdpe_C_D)       -0.047     3.479    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.479    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             30.502ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.920ns (20.961%)  route 7.240ns (79.039%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.617     1.617    eth_rx_clk
    SLICE_X4Y25          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     2.036 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.785     2.822    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.121 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.855     3.976    storage_12_reg_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.196     5.296    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.152     5.448 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.875     7.323    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.326     7.649 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.899     8.548    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.672 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.694     9.366    ethmac_rx_gap_checker_sink_ready
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.516 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.464     9.980    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT2 (Prop_lut2_I0_O)        0.326    10.306 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.471    10.777    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.440    41.440    eth_rx_clk
    SLICE_X31Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    41.279    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                 30.502    

Slack (MET) :             30.502ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.920ns (20.961%)  route 7.240ns (79.039%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.617     1.617    eth_rx_clk
    SLICE_X4Y25          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     2.036 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.785     2.822    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.121 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.855     3.976    storage_12_reg_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.196     5.296    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.152     5.448 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.875     7.323    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.326     7.649 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.899     8.548    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.672 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.694     9.366    ethmac_rx_gap_checker_sink_ready
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.516 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.464     9.980    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT2 (Prop_lut2_I0_O)        0.326    10.306 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.471    10.777    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.440    41.440    eth_rx_clk
    SLICE_X31Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    41.279    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                 30.502    

Slack (MET) :             30.502ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.920ns (20.961%)  route 7.240ns (79.039%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.617     1.617    eth_rx_clk
    SLICE_X4Y25          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     2.036 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.785     2.822    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.121 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.855     3.976    storage_12_reg_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.196     5.296    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.152     5.448 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.875     7.323    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.326     7.649 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.899     8.548    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.672 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.694     9.366    ethmac_rx_gap_checker_sink_ready
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.516 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.464     9.980    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT2 (Prop_lut2_I0_O)        0.326    10.306 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.471    10.777    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.440    41.440    eth_rx_clk
    SLICE_X31Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    41.279    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                 30.502    

Slack (MET) :             30.502ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.920ns (20.961%)  route 7.240ns (79.039%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.617     1.617    eth_rx_clk
    SLICE_X4Y25          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     2.036 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.785     2.822    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.121 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.855     3.976    storage_12_reg_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.196     5.296    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.152     5.448 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.875     7.323    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.326     7.649 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.899     8.548    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.672 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.694     9.366    ethmac_rx_gap_checker_sink_ready
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.516 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.464     9.980    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT2 (Prop_lut2_I0_O)        0.326    10.306 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.471    10.777    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.440    41.440    eth_rx_clk
    SLICE_X31Y32         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    41.279    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                 30.502    

Slack (MET) :             30.509ns  (required time - arrival time)
  Source:                 clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 1.200ns (12.793%)  route 8.180ns (87.207%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.560     1.560    eth_rx_clk
    SLICE_X32Y34         FDRE                                         r  clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  clockdomainsrenamer1_state_reg/Q
                         net (fo=77, routed)          1.348     3.364    clockdomainsrenamer1_state
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     3.488 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=7, routed)           1.239     4.727    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.851 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           1.167     6.019    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.171     6.314    ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.438 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           1.028     7.465    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.589 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           1.043     8.632    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.756 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.184    10.941    ethmac_crc32_checker_source_source_payload_error
    SLICE_X8Y24          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.436    41.436    eth_rx_clk
    SLICE_X8Y24          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.030    41.450    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.450    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                 30.509    

Slack (MET) :             30.592ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.920ns (21.168%)  route 7.151ns (78.833%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.617     1.617    eth_rx_clk
    SLICE_X4Y25          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     2.036 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.785     2.822    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.121 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.855     3.976    storage_12_reg_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.196     5.296    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.152     5.448 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.875     7.323    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.326     7.649 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.899     8.548    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.672 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.694     9.366    ethmac_rx_gap_checker_sink_ready
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.516 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.467     9.983    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.326    10.309 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.379    10.688    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.441    41.441    eth_rx_clk
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X31Y33         FDRE (Setup_fdre_C_CE)      -0.205    41.280    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 30.592    

Slack (MET) :             30.592ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.920ns (21.168%)  route 7.151ns (78.833%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.617     1.617    eth_rx_clk
    SLICE_X4Y25          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     2.036 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.785     2.822    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.121 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.855     3.976    storage_12_reg_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.196     5.296    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.152     5.448 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.875     7.323    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.326     7.649 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.899     8.548    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.672 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.694     9.366    ethmac_rx_gap_checker_sink_ready
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.516 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.467     9.983    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.326    10.309 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.379    10.688    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.441    41.441    eth_rx_clk
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X31Y33         FDRE (Setup_fdre_C_CE)      -0.205    41.280    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 30.592    

Slack (MET) :             30.592ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.920ns (21.168%)  route 7.151ns (78.833%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.617     1.617    eth_rx_clk
    SLICE_X4Y25          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     2.036 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.785     2.822    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.121 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.855     3.976    storage_12_reg_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.196     5.296    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.152     5.448 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.875     7.323    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.326     7.649 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.899     8.548    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.672 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.694     9.366    ethmac_rx_gap_checker_sink_ready
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.516 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.467     9.983    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.326    10.309 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.379    10.688    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.441    41.441    eth_rx_clk
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X31Y33         FDRE (Setup_fdre_C_CE)      -0.205    41.280    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 30.592    

Slack (MET) :             30.592ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.920ns (21.168%)  route 7.151ns (78.833%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.617     1.617    eth_rx_clk
    SLICE_X4Y25          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     2.036 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.785     2.822    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.121 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.855     3.976    storage_12_reg_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.196     5.296    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.152     5.448 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.875     7.323    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.326     7.649 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.899     8.548    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.672 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.694     9.366    ethmac_rx_gap_checker_sink_ready
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.516 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.467     9.983    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.326    10.309 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.379    10.688    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.441    41.441    eth_rx_clk
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X31Y33         FDRE (Setup_fdre_C_CE)      -0.205    41.280    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 30.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.555     0.555    eth_rx_clk
    SLICE_X8Y24          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148     0.703 r  ethmac_rx_converter_converter_source_payload_data_reg[19]/Q
                         net (fo=1, routed)           0.170     0.873    ethmac_rx_converter_converter_source_payload_data[19]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_12_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     0.868    eth_rx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.614    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     0.856    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.958%)  route 0.171ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.558     0.558    eth_rx_clk
    SLICE_X34Y32         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDSE (Prop_fdse_C_Q)         0.164     0.722 r  ethmac_crc32_checker_crc_reg_reg[0]/Q
                         net (fo=2, routed)           0.171     0.893    ethmac_crc32_checker_crc_reg_reg_n_0_[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.938 r  ethmac_crc32_checker_crc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.938    ethmac_crc32_checker_crc_next_reg[8]
    SLICE_X36Y32         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.826     0.826    eth_rx_clk
    SLICE_X36Y32         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[8]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X36Y32         FDSE (Hold_fdse_C_D)         0.092     0.913    ethmac_crc32_checker_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.737%)  route 0.271ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.993    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     0.824    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.737%)  route 0.271ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.993    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     0.824    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.737%)  route 0.271ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.993    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     0.824    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.737%)  route 0.271ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.993    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     0.824    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.737%)  route 0.271ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.993    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     0.824    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.737%)  route 0.271ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.993    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     0.824    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y30         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.737%)  route 0.271ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.993    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y30         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     0.824    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y30         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X30Y30         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.880    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.737%)  route 0.271ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X30Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.993    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y30         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     0.824    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y30         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X30Y30         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.880    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y34  clockdomainsrenamer1_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y33  clockdomainsrenamer3_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y34  clockdomainsrenamer3_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y33  clockdomainsrenamer5_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y33  clockdomainsrenamer5_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y24   xilinxmultiregimpl6_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y24   xilinxmultiregimpl6_regs0_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y30  storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y31  storage_10_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X28Y35         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.456     2.019 r  FDPE_6/Q
                         net (fo=1, routed)           0.199     2.219    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y35         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     3.445    eth_tx_clk
    SLICE_X28Y35         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.118     3.563    
                         clock uncertainty           -0.035     3.528    
    SLICE_X28Y35         FDPE (Setup_fdpe_C_D)       -0.047     3.481    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.481    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             29.221ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.641ns (16.111%)  route 8.545ns (83.889%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.387    10.786    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.910 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.830    11.740    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                 29.221    

Slack (MET) :             29.336ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.071ns  (logic 1.765ns (17.525%)  route 8.306ns (82.475%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.086    10.485    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.433    11.043    storage_11_reg_i_46_n_0
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124    11.167 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.459    11.626    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 29.336    

Slack (MET) :             29.411ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 1.641ns (16.416%)  route 8.355ns (83.584%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.406    10.805    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.929 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.621    11.551    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 29.411    

Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 1.760ns (17.197%)  route 8.475ns (82.803%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.086    10.485    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.485    11.094    storage_11_reg_i_46_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.119    11.213 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.576    11.789    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X9Y25          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X9Y25          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.255    41.225    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.225    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                 29.436    

Slack (MET) :             29.600ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.057ns  (logic 1.760ns (17.500%)  route 8.297ns (82.500%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.086    10.485    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.485    11.094    storage_11_reg_i_46_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.119    11.213 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.399    11.611    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X9Y25          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X9Y25          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.269    41.211    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                 29.600    

Slack (MET) :             29.738ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 1.641ns (16.972%)  route 8.028ns (83.028%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.976    10.375    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124    10.499 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.724    11.223    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                 29.738    

Slack (MET) :             29.824ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.057ns  (logic 1.641ns (16.317%)  route 8.416ns (83.683%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.406    10.805    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.929 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.682    11.611    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X10Y26         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    41.439    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.092    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X10Y26         FDRE (Setup_fdre_C_D)       -0.061    41.435    ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.435    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                 29.824    

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 1.641ns (16.283%)  route 8.437ns (83.717%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.387    10.786    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.910 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.722    11.632    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X10Y26         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    41.439    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.092    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X10Y26         FDRE (Setup_fdre_C_D)       -0.028    41.468    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                 29.836    

Slack (MET) :             29.852ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 1.765ns (17.600%)  route 8.263ns (82.400%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  xilinxmultiregimpl3_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.886    xilinxmultiregimpl3_regs1[1]
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.181 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.818     3.999    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.123 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.149     5.273    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.397 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.835     6.232    ethmac_padding_inserter_source_valid
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.529     6.885    ethmac_crc32_inserter_source_valid
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.009 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.849     7.858    ethmac_preamble_inserter_sink_ready
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.294     9.275    ethmac_tx_converter_converter_mux0
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.399 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.086    10.485    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.433    11.043    storage_11_reg_i_46_n_0
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124    11.167 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.416    11.583    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X8Y25          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X8Y25          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.045    41.435    ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.435    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                 29.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X28Y35         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141     0.702 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.767    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y35         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X28Y35         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.269     0.561    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.075     0.636    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl3_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl3_regs0[4]
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.064     0.619    xilinxmultiregimpl3_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl3_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl3_regs0[0]
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.060     0.615    xilinxmultiregimpl3_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  xilinxmultiregimpl3_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.777    xilinxmultiregimpl3_regs0[1]
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.060     0.618    xilinxmultiregimpl3_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X10Y24         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl3_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl3_regs0[5]
    SLICE_X10Y24         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X10Y24         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.060     0.615    xilinxmultiregimpl3_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  xilinxmultiregimpl3_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.777    xilinxmultiregimpl3_regs0[2]
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X10Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.053     0.611    xilinxmultiregimpl3_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl3_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl3_regs0[3]
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X10Y25         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.053     0.608    xilinxmultiregimpl3_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X10Y24         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl3_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl3_regs0[6]
    SLICE_X10Y24         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X10Y24         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.053     0.608    xilinxmultiregimpl3_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.372%)  route 0.112ns (37.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X33Y28         FDSE                                         r  ethmac_crc32_inserter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  ethmac_crc32_inserter_reg_reg[7]/Q
                         net (fo=2, routed)           0.112     0.808    p_22_in
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.853 r  ethmac_crc32_inserter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.853    ethmac_crc32_inserter_next_reg[15]
    SLICE_X33Y27         FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X33Y27         FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X33Y27         FDSE (Hold_fdse_C_D)         0.092     0.660    ethmac_crc32_inserter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.363%)  route 0.232ns (52.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X8Y25          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.719 r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.074     0.793    ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.838 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.158     0.996    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.868     0.868    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism             -0.254     0.614    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.797    storage_11_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y35  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y35  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y34  clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y30  clockdomainsrenamer2_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y31  clockdomainsrenamer2_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y30  clockdomainsrenamer4_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y29  clockdomainsrenamer4_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y28  clockdomainsrenamer6_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y25  xilinxmultiregimpl3_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y34  clockdomainsrenamer0_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y31  clockdomainsrenamer2_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25  xilinxmultiregimpl3_regs0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27  xilinxmultiregimpl3_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27  xilinxmultiregimpl3_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25  xilinxmultiregimpl3_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25  xilinxmultiregimpl3_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24  xilinxmultiregimpl3_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24  xilinxmultiregimpl3_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y25  xilinxmultiregimpl3_regs1_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y35  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y35  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y35  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y35  FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y34  clockdomainsrenamer0_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y34  clockdomainsrenamer0_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y30  clockdomainsrenamer2_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y30  clockdomainsrenamer2_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y31  clockdomainsrenamer2_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y31  clockdomainsrenamer2_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :          357  Failing Endpoints,  Worst Slack       -0.900ns,  Total Violation     -125.825ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 ethmac_writer_fifo_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.765ns  (logic 2.376ns (22.072%)  route 8.389ns (77.928%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=7 RAMD64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.554     1.554    sys_clk
    SLICE_X33Y20         FDRE                                         r  ethmac_writer_fifo_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_writer_fifo_level_reg[0]/Q
                         net (fo=9, routed)           1.135     3.145    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ethmac_writer_fifo_level_reg__0[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/rf_result[3]_i_4/O
                         net (fo=2, routed)           0.657     3.926    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr_reg[11][1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.050 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.642     4.692    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.152     4.844 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.591     5.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.767 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.711     6.477    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.601 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.454     7.055    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.124     7.179 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.187     7.367    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X31Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.491 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=7, routed)           0.481     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.584     8.680    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.118     8.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.400     9.197    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X35Y12         LUT3 (Prop_lut3_I1_O)        0.326     9.523 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_10/O
                         net (fo=82, routed)          1.541    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DPRA0
    SLICE_X42Y16         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.188 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP/O
                         net (fo=1, routed)           1.007    12.195    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.319 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    12.319    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[19]
    SLICE_X39Y19         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.437    11.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X39Y19         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.032    11.420    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine6_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.825ns  (logic 3.836ns (35.437%)  route 6.989ns (64.563%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.565     1.565    sys_clk
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine6_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  netsoc_controllerinjector_bankmachine6_consume_reg[1]/Q
                         net (fo=26, routed)          1.064     3.086    storage_8_reg_0_7_6_11/ADDRB1
    SLICE_X52Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.238 r  storage_8_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.836     4.073    p_0_in4_in[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I1_O)        0.348     4.421 r  netsoc_controllerinjector_bankmachine6_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.421    netsoc_controllerinjector_bankmachine6_count[2]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.953 r  netsoc_controllerinjector_bankmachine6_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.953    netsoc_controllerinjector_bankmachine6_count_reg[2]_i_6_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.224 r  netsoc_controllerinjector_bankmachine6_count_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.490     5.715    netsoc_controllerinjector_bankmachine6_hit
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.373     6.088 f  netsoc_controllerinjector_bankmachine6_count[2]_i_4/O
                         net (fo=2, routed)           0.595     6.683    netsoc_controllerinjector_bankmachine6_count[2]_i_4_n_0
    SLICE_X54Y16         LUT4 (Prop_lut4_I3_O)        0.116     6.799 r  netsoc_controllerinjector_bankmachine6_count[2]_i_3/O
                         net (fo=7, routed)           0.518     7.317    netsoc_controllerinjector_bankmachine6_count[2]_i_3_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.328     7.645 r  netsoc_controllerinjector_choose_req_grant[2]_i_24/O
                         net (fo=4, routed)           0.429     8.074    netsoc_controllerinjector_choose_req_grant[2]_i_24_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.198 f  new_master_wdata_ready0_i_4/O
                         net (fo=1, routed)           0.000     8.198    new_master_wdata_ready0_i_4_n_0
    SLICE_X55Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.415 f  new_master_wdata_ready0_reg_i_2/O
                         net (fo=6, routed)           0.634     9.049    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.299     9.348 f  netsoc_controllerinjector_bankmachine5_consume[1]_i_2/O
                         net (fo=15, routed)          0.468     9.815    netsoc_controllerinjector_bankmachine5_consume[1]_i_2_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.124     9.939 r  netsoc_controllerinjector_bankmachine0_consume[2]_i_2/O
                         net (fo=8, routed)           0.629    10.569    netsoc_controllerinjector_bankmachine0_do_read
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.693 f  bankmachine0_state[2]_i_4/O
                         net (fo=3, routed)           0.327    11.020    bankmachine0_state[2]_i_4_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.144 f  bankmachine0_state[2]_i_3/O
                         net (fo=1, routed)           0.633    11.776    bankmachine0_state[2]_i_3_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.900 r  bankmachine0_state[2]_i_2/O
                         net (fo=3, routed)           0.366    12.266    bankmachine0_next_state
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.124    12.390 r  bankmachine0_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.390    bankmachine0_state[1]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  bankmachine0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.445    11.445    sys_clk
    SLICE_X57Y19         FDRE                                         r  bankmachine0_state_reg[1]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.032    11.500    bankmachine0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 ethmac_writer_fifo_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 2.376ns (22.000%)  route 8.424ns (78.000%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=7 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.554     1.554    sys_clk
    SLICE_X33Y20         FDRE                                         r  ethmac_writer_fifo_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_writer_fifo_level_reg[0]/Q
                         net (fo=9, routed)           1.135     3.145    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ethmac_writer_fifo_level_reg__0[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/rf_result[3]_i_4/O
                         net (fo=2, routed)           0.657     3.926    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr_reg[11][1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.050 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.642     4.692    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.152     4.844 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.591     5.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.767 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.711     6.477    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.601 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.454     7.055    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.124     7.179 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.187     7.367    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X31Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.491 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=7, routed)           0.481     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.584     8.680    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.118     8.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.400     9.197    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X35Y12         LUT3 (Prop_lut3_I1_O)        0.326     9.523 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_10/O
                         net (fo=82, routed)          1.413    10.936    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/ADDRA0
    SLICE_X42Y10         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.060 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           1.170    12.230    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.354 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    12.354    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[0]
    SLICE_X35Y16         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.440    11.440    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X35Y16         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[0]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.029    11.492    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 ethmac_writer_fifo_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 2.376ns (22.231%)  route 8.312ns (77.769%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=7 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.554     1.554    sys_clk
    SLICE_X33Y20         FDRE                                         r  ethmac_writer_fifo_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_writer_fifo_level_reg[0]/Q
                         net (fo=9, routed)           1.135     3.145    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ethmac_writer_fifo_level_reg__0[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/rf_result[3]_i_4/O
                         net (fo=2, routed)           0.657     3.926    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr_reg[11][1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.050 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.642     4.692    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.152     4.844 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.591     5.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.767 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.711     6.477    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.601 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.454     7.055    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.124     7.179 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.187     7.367    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X31Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.491 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=7, routed)           0.481     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.584     8.680    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.118     8.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.554     9.352    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.322    11.000    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_9_11/ADDRB1
    SLICE_X34Y9          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    11.124 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_9_11/RAMB/O
                         net (fo=1, routed)           0.994    12.118    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_9_11_n_1
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.124    12.242 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    12.242    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[10]
    SLICE_X36Y12         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.444    11.444    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X36Y12         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[10]/C
                         clock pessimism              0.007    11.451    
                         clock uncertainty           -0.057    11.395    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.031    11.426    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 ethmac_writer_fifo_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.740ns  (logic 2.376ns (22.122%)  route 8.364ns (77.878%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=7 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.554     1.554    sys_clk
    SLICE_X33Y20         FDRE                                         r  ethmac_writer_fifo_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_writer_fifo_level_reg[0]/Q
                         net (fo=9, routed)           1.135     3.145    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ethmac_writer_fifo_level_reg__0[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/rf_result[3]_i_4/O
                         net (fo=2, routed)           0.657     3.926    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr_reg[11][1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.050 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.642     4.692    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.152     4.844 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.591     5.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.767 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.711     6.477    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.601 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.454     7.055    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.124     7.179 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.187     7.367    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X31Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.491 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=7, routed)           0.481     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.584     8.680    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.118     8.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.554     9.352    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.339    11.017    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_6_8/ADDRA1
    SLICE_X38Y8          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    11.141 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_6_8/RAMA/O
                         net (fo=1, routed)           1.030    12.171    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_6_8_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.295 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    12.295    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[6]
    SLICE_X35Y15         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.441    11.441    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X35Y15         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[6]/C
                         clock pessimism              0.079    11.520    
                         clock uncertainty           -0.057    11.464    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.031    11.495    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine6_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 3.836ns (35.573%)  route 6.947ns (64.426%))
  Logic Levels:           15  (CARRY4=2 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.565     1.565    sys_clk
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine6_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  netsoc_controllerinjector_bankmachine6_consume_reg[1]/Q
                         net (fo=26, routed)          1.064     3.086    storage_8_reg_0_7_6_11/ADDRB1
    SLICE_X52Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.238 r  storage_8_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.836     4.073    p_0_in4_in[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I1_O)        0.348     4.421 r  netsoc_controllerinjector_bankmachine6_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.421    netsoc_controllerinjector_bankmachine6_count[2]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.953 r  netsoc_controllerinjector_bankmachine6_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.953    netsoc_controllerinjector_bankmachine6_count_reg[2]_i_6_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.224 r  netsoc_controllerinjector_bankmachine6_count_reg[2]_i_5/CO[0]
                         net (fo=3, routed)           0.490     5.715    netsoc_controllerinjector_bankmachine6_hit
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.373     6.088 f  netsoc_controllerinjector_bankmachine6_count[2]_i_4/O
                         net (fo=2, routed)           0.595     6.683    netsoc_controllerinjector_bankmachine6_count[2]_i_4_n_0
    SLICE_X54Y16         LUT4 (Prop_lut4_I3_O)        0.116     6.799 r  netsoc_controllerinjector_bankmachine6_count[2]_i_3/O
                         net (fo=7, routed)           0.518     7.317    netsoc_controllerinjector_bankmachine6_count[2]_i_3_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.328     7.645 r  netsoc_controllerinjector_choose_req_grant[2]_i_24/O
                         net (fo=4, routed)           0.429     8.074    netsoc_controllerinjector_choose_req_grant[2]_i_24_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.198 f  new_master_wdata_ready0_i_4/O
                         net (fo=1, routed)           0.000     8.198    new_master_wdata_ready0_i_4_n_0
    SLICE_X55Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.415 f  new_master_wdata_ready0_reg_i_2/O
                         net (fo=6, routed)           0.634     9.049    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.299     9.348 f  netsoc_controllerinjector_bankmachine5_consume[1]_i_2/O
                         net (fo=15, routed)          0.468     9.815    netsoc_controllerinjector_bankmachine5_consume[1]_i_2_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.124     9.939 r  netsoc_controllerinjector_bankmachine0_consume[2]_i_2/O
                         net (fo=8, routed)           0.629    10.569    netsoc_controllerinjector_bankmachine0_do_read
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.693 f  bankmachine0_state[2]_i_4/O
                         net (fo=3, routed)           0.327    11.020    bankmachine0_state[2]_i_4_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.144 f  bankmachine0_state[2]_i_3/O
                         net (fo=1, routed)           0.633    11.776    bankmachine0_state[2]_i_3_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.900 r  bankmachine0_state[2]_i_2/O
                         net (fo=3, routed)           0.325    12.225    bankmachine0_next_state
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.124    12.349 r  bankmachine0_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.349    bankmachine0_state[2]_i_1_n_0
    SLICE_X56Y20         FDRE                                         r  bankmachine0_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.445    11.445    sys_clk
    SLICE_X56Y20         FDRE                                         r  bankmachine0_state_reg[2]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X56Y20         FDRE (Setup_fdre_C_D)        0.081    11.549    bankmachine0_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.787ns  (required time - arrival time)
  Source:                 ethmac_writer_fifo_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 2.376ns (22.148%)  route 8.352ns (77.852%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=7 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.554     1.554    sys_clk
    SLICE_X33Y20         FDRE                                         r  ethmac_writer_fifo_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_writer_fifo_level_reg[0]/Q
                         net (fo=9, routed)           1.135     3.145    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ethmac_writer_fifo_level_reg__0[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/rf_result[3]_i_4/O
                         net (fo=2, routed)           0.657     3.926    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr_reg[11][1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.050 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.642     4.692    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.152     4.844 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.591     5.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.767 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.711     6.477    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.601 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.454     7.055    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.124     7.179 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.187     7.367    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X31Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.491 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=7, routed)           0.481     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.584     8.680    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.118     8.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.554     9.352    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.331    11.009    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_6_8/ADDRB1
    SLICE_X38Y8          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    11.133 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_6_8/RAMB/O
                         net (fo=1, routed)           1.025    12.158    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_6_8_n_1
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.282 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    12.282    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[7]
    SLICE_X35Y15         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.441    11.441    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X35Y15         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[7]/C
                         clock pessimism              0.079    11.520    
                         clock uncertainty           -0.057    11.464    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.032    11.496    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                 -0.787    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 ethmac_writer_fifo_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 2.376ns (22.183%)  route 8.335ns (77.817%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=7 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.554     1.554    sys_clk
    SLICE_X33Y20         FDRE                                         r  ethmac_writer_fifo_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_writer_fifo_level_reg[0]/Q
                         net (fo=9, routed)           1.135     3.145    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ethmac_writer_fifo_level_reg__0[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.124     3.269 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/rf_result[3]_i_4/O
                         net (fo=2, routed)           0.657     3.926    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr_reg[11][1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.050 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/exception_pc_addr[11]_i_2/O
                         net (fo=4, routed)           0.642     4.692    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/except_pic
    SLICE_X32Y16         LUT5 (Prop_lut5_I1_O)        0.152     4.844 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear[31]_i_2/O
                         net (fo=5, routed)           0.591     5.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.767 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fetch_valid_o_i_2/O
                         net (fo=21, routed)          0.711     6.477    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/pipeline_flush_o
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.601 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.454     7.055    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.124     7.179 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.187     7.367    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X31Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.491 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=7, routed)           0.481     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.096 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.584     8.680    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.118     8.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.554     9.352    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.533    11.211    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/ADDRA1
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    11.335 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMA/O
                         net (fo=1, routed)           0.806    12.141    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.265 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    12.265    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[12]
    SLICE_X35Y18         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.437    11.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X35Y18         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[12]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)        0.029    11.489    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.020ns  (logic 4.247ns (42.386%)  route 5.773ns (57.614%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.605     1.605    sys_clk
    RAMB18_X2Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.059 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.311     5.370    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.494 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     5.494    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.892 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_25_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_24/CO[3]
                         net (fo=6, routed)           0.984     6.990    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.117     7.107 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.434     7.541    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.348     7.889 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.782     8.672    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/netsoc_netsoc_rom_bus_ack_reg
    SLICE_X43Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.608     9.403    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.118     9.521 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.465     9.986    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.326    10.312 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.425    10.737    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.861 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_4/O
                         net (fo=28, routed)          0.763    11.625    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/WE
    SLICE_X34Y17         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.439    11.439    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/WCLK
    SLICE_X34Y17         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/RAMA/CLK
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X34Y17         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.857    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                 -0.768    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.020ns  (logic 4.247ns (42.386%)  route 5.773ns (57.614%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        1.605     1.605    sys_clk
    RAMB18_X2Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.059 r  tag_mem_reg/DOADO[6]
                         net (fo=9, routed)           1.311     5.370    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.494 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     5.494    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.892 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_25_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_24/CO[3]
                         net (fo=6, routed)           0.984     6.990    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X52Y19         LUT4 (Prop_lut4_I3_O)        0.117     7.107 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.434     7.541    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.348     7.889 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.782     8.672    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/netsoc_netsoc_rom_bus_ack_reg
    SLICE_X43Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.608     9.403    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.118     9.521 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.465     9.986    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.326    10.312 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.425    10.737    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.861 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_4/O
                         net (fo=28, routed)          0.763    11.625    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/WE
    SLICE_X34Y17         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5021, routed)        1.439    11.439    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/WCLK
    SLICE_X34Y17         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/RAMB/CLK
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X34Y17         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.857    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                 -0.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 netsoc_dna_status_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_dna_status_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.922%)  route 0.221ns (61.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.566     0.566    sys_clk
    SLICE_X29Y49         FDRE                                         r  netsoc_dna_status_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_dna_status_reg[24]/Q
                         net (fo=2, routed)           0.221     0.928    data4[0]
    SLICE_X29Y50         FDRE                                         r  netsoc_dna_status_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.830     0.830    sys_clk
    SLICE_X29Y50         FDRE                                         r  netsoc_dna_status_reg[25]/C
                         clock pessimism              0.000     0.830    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.070     0.900    netsoc_dna_status_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.556     0.556    sys_clk
    SLICE_X31Y20         FDRE                                         r  ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.926    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.823     0.823    storage_13_reg_0_1_6_11/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_13_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.556     0.556    sys_clk
    SLICE_X31Y20         FDRE                                         r  ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.926    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.823     0.823    storage_13_reg_0_1_6_11/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_13_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.556     0.556    sys_clk
    SLICE_X31Y20         FDRE                                         r  ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.926    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.823     0.823    storage_13_reg_0_1_6_11/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMB/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_13_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.556     0.556    sys_clk
    SLICE_X31Y20         FDRE                                         r  ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.926    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.823     0.823    storage_13_reg_0_1_6_11/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_13_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.556     0.556    sys_clk
    SLICE_X31Y20         FDRE                                         r  ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.926    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.823     0.823    storage_13_reg_0_1_6_11/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMC/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_13_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.556     0.556    sys_clk
    SLICE_X31Y20         FDRE                                         r  ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.926    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.823     0.823    storage_13_reg_0_1_6_11/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMC_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_13_reg_0_1_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.556     0.556    sys_clk
    SLICE_X31Y20         FDRE                                         r  ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.926    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X30Y20         RAMS32                                       r  storage_13_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.823     0.823    storage_13_reg_0_1_6_11/WCLK
    SLICE_X30Y20         RAMS32                                       r  storage_13_reg_0_1_6_11/RAMD/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.879    storage_13_reg_0_1_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.556     0.556    sys_clk
    SLICE_X31Y20         FDRE                                         r  ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.926    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X30Y20         RAMS32                                       r  storage_13_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.823     0.823    storage_13_reg_0_1_6_11/WCLK
    SLICE_X30Y20         RAMS32                                       r  storage_13_reg_0_1_6_11/RAMD_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.879    storage_13_reg_0_1_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.758%)  route 0.223ns (61.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.563     0.563    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X35Y7          FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[17]/Q
                         net (fo=4, routed)           0.223     0.926    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_decode_o_reg[31][17]
    SLICE_X36Y8          FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5021, routed)        0.833     0.833    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/clk100
    SLICE_X36Y8          FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_reg[17]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.047     0.875    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y4    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  storage_13_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  storage_13_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  storage_13_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  storage_13_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  storage_13_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  storage_13_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  storage_13_reg_0_1_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_30_32/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_13_reg_0_1_30_32/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.206 (r) | FAST    |     2.603 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     3.418 (r) | SLOW    |    -0.532 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.392 (r) | SLOW    |    -0.404 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.322 (r) | SLOW    |    -0.350 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.289 (r) | SLOW    |    -0.348 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.236 (r) | SLOW    |    -0.290 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.932 (r) | SLOW    |    -0.548 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.316 (r) | SLOW    |    -0.289 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.157 (r) | SLOW    |    -1.145 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.903 (r) | SLOW    |    -0.412 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.145 (r) | SLOW    |      3.179 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.068 (r) | SLOW    |      3.135 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.087 (r) | SLOW    |      3.132 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.862 (r) | SLOW    |      3.050 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.603 (r) | SLOW    |      2.892 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.546 (r) | SLOW    |      2.014 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      8.167 (r) | SLOW    |      2.263 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.151 (r) | SLOW    |      2.287 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.845 (r) | SLOW    |      2.134 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.708 (r) | SLOW    |      2.096 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.309 (r) | SLOW    |      2.337 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.705 (r) | SLOW    |      2.083 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.857 (r) | SLOW    |      2.153 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.008 (r) | SLOW    |      1.807 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.567 (r) | SLOW    |      1.600 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.485 (r) | SLOW    |      2.042 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.020 (r) | SLOW    |      1.816 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.625 (r) | SLOW    |      2.084 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.716 (r) | SLOW    |      1.645 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.335 (r) | SLOW    |      1.976 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.868 (r) | SLOW    |      1.724 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      8.008 (r) | SLOW    |      2.210 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.184 (r) | SLOW    |      1.867 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      8.009 (r) | SLOW    |      2.217 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.185 (r) | SLOW    |      1.862 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.990 (r) | SLOW    |      3.353 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.620 (r) | SLOW    |      2.979 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.750 (r) | SLOW    |      2.910 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[0]    | FDRE           | -     |      8.088 (r) | SLOW    |      2.509 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[1]    | FDRE           | -     |      8.808 (r) | SLOW    |      2.832 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[2]    | FDRE           | -     |      8.419 (r) | SLOW    |      2.680 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[3]    | FDRE           | -     |      8.855 (r) | SLOW    |      2.841 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[0]    | FDRE           | -     |      8.148 (r) | SLOW    |      2.530 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[1]    | FDRE           | -     |      8.292 (r) | SLOW    |      2.591 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[2]    | FDRE           | -     |      8.434 (r) | SLOW    |      2.675 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[3]    | FDRE           | -     |      8.591 (r) | SLOW    |      2.742 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[0]    | FDRE           | -     |      8.236 (r) | SLOW    |      2.601 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[1]    | FDRE           | -     |      8.206 (r) | SLOW    |      2.550 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[2]    | FDRE           | -     |      8.656 (r) | SLOW    |      2.731 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[3]    | FDRE           | -     |      8.307 (r) | SLOW    |      2.569 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      9.695 (r) | SLOW    |      3.149 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.082 (r) | SLOW    |      2.953 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.452 (r) | SLOW    |      3.251 (r) | FAST    |                      |
sys_clk    | user_led0        | FDRE           | -     |      8.772 (r) | SLOW    |      2.819 (r) | FAST    |                      |
sys_clk    | user_led1        | FDRE           | -     |      8.725 (r) | SLOW    |      2.778 (r) | FAST    |                      |
sys_clk    | user_led2        | FDRE           | -     |      9.277 (r) | SLOW    |      3.116 (r) | FAST    |                      |
sys_clk    | user_led3        | FDRE           | -     |      9.064 (r) | SLOW    |      3.025 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.922 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.498 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.880 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.779 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.732 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.693 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.872 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |        10.900 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.102 ns
Ideal Clock Offset to Actual Clock: -1.341 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.392 (r) | SLOW    | -0.404 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.322 (r) | SLOW    | -0.350 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.289 (r) | SLOW    | -0.348 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.236 (r) | SLOW    | -0.290 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.392 (r) | SLOW    | -0.290 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.742 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.546 (r) | SLOW    |   2.014 (r) | FAST    |    0.978 |
ddram_dq[1]        |   8.167 (r) | SLOW    |   2.263 (r) | FAST    |    1.600 |
ddram_dq[2]        |   8.151 (r) | SLOW    |   2.287 (r) | FAST    |    1.584 |
ddram_dq[3]        |   7.845 (r) | SLOW    |   2.134 (r) | FAST    |    1.277 |
ddram_dq[4]        |   7.708 (r) | SLOW    |   2.096 (r) | FAST    |    1.141 |
ddram_dq[5]        |   8.309 (r) | SLOW    |   2.337 (r) | FAST    |    1.742 |
ddram_dq[6]        |   7.705 (r) | SLOW    |   2.083 (r) | FAST    |    1.137 |
ddram_dq[7]        |   7.857 (r) | SLOW    |   2.153 (r) | FAST    |    1.290 |
ddram_dq[8]        |   7.008 (r) | SLOW    |   1.807 (r) | FAST    |    0.441 |
ddram_dq[9]        |   6.567 (r) | SLOW    |   1.600 (r) | FAST    |    0.000 |
ddram_dq[10]       |   7.485 (r) | SLOW    |   2.042 (r) | FAST    |    0.917 |
ddram_dq[11]       |   7.020 (r) | SLOW    |   1.816 (r) | FAST    |    0.453 |
ddram_dq[12]       |   7.625 (r) | SLOW    |   2.084 (r) | FAST    |    1.057 |
ddram_dq[13]       |   6.716 (r) | SLOW    |   1.645 (r) | FAST    |    0.149 |
ddram_dq[14]       |   7.335 (r) | SLOW    |   1.976 (r) | FAST    |    0.767 |
ddram_dq[15]       |   6.868 (r) | SLOW    |   1.724 (r) | FAST    |    0.301 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.309 (r) | SLOW    |   1.600 (r) | FAST    |    1.742 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.825 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.008 (r) | SLOW    |   2.210 (r) | FAST    |    0.824 |
ddram_dqs_n[1]     |   7.184 (r) | SLOW    |   1.867 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   8.009 (r) | SLOW    |   2.217 (r) | FAST    |    0.825 |
ddram_dqs_p[1]     |   7.185 (r) | SLOW    |   1.862 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.009 (r) | SLOW    |   1.862 (r) | FAST    |    0.825 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.283 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.145 (r) | SLOW    |   3.179 (r) | FAST    |    0.283 |
eth_tx_data[1]     |   9.068 (r) | SLOW    |   3.135 (r) | FAST    |    0.205 |
eth_tx_data[2]     |   9.087 (r) | SLOW    |   3.132 (r) | FAST    |    0.225 |
eth_tx_data[3]     |   8.862 (r) | SLOW    |   3.050 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.145 (r) | SLOW    |   3.050 (r) | FAST    |    0.283 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.768 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_b[0]      |   8.088 (r) | SLOW    |   2.509 (r) | FAST    |    0.000 |
rgb_leds_b[1]      |   8.808 (r) | SLOW    |   2.832 (r) | FAST    |    0.721 |
rgb_leds_b[2]      |   8.419 (r) | SLOW    |   2.680 (r) | FAST    |    0.331 |
rgb_leds_b[3]      |   8.855 (r) | SLOW    |   2.841 (r) | FAST    |    0.768 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.855 (r) | SLOW    |   2.509 (r) | FAST    |    0.768 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.443 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_g[0]      |   8.148 (r) | SLOW    |   2.530 (r) | FAST    |    0.000 |
rgb_leds_g[1]      |   8.292 (r) | SLOW    |   2.591 (r) | FAST    |    0.143 |
rgb_leds_g[2]      |   8.434 (r) | SLOW    |   2.675 (r) | FAST    |    0.285 |
rgb_leds_g[3]      |   8.591 (r) | SLOW    |   2.742 (r) | FAST    |    0.443 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.591 (r) | SLOW    |   2.530 (r) | FAST    |    0.443 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.450 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_r[0]      |   8.236 (r) | SLOW    |   2.601 (r) | FAST    |    0.051 |
rgb_leds_r[1]      |   8.206 (r) | SLOW    |   2.550 (r) | FAST    |    0.000 |
rgb_leds_r[2]      |   8.656 (r) | SLOW    |   2.731 (r) | FAST    |    0.450 |
rgb_leds_r[3]      |   8.307 (r) | SLOW    |   2.569 (r) | FAST    |    0.101 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.656 (r) | SLOW    |   2.550 (r) | FAST    |    0.450 |
-------------------+-------------+---------+-------------+---------+----------+




