// Seed: 50714097
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    output uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7,
    output wire id_8,
    output tri1 id_9,
    output tri1 id_10,
    inout tri1 id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14,
    input wand id_15,
    input tri1 id_16,
    input wand id_17,
    input supply0 id_18,
    output wand id_19,
    input supply0 id_20,
    output tri0 id_21
);
  wire id_23;
  ;
  assign id_9 = id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd21,
    parameter id_4  = 32'd37
) (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    output tri1 id_3,
    output tri _id_4,
    inout wire id_5,
    output uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output wire id_9,
    output uwire _id_10
);
  logic [id_10 : id_4] id_12;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_5,
      id_7,
      id_5,
      id_0,
      id_7,
      id_5,
      id_1,
      id_1,
      id_1,
      id_5,
      id_2,
      id_1,
      id_5,
      id_2,
      id_2,
      id_2,
      id_7,
      id_8,
      id_7,
      id_6
  );
  assign modCall_1.id_5 = 0;
  logic id_13[1 'b0 : ""];
endmodule
