#ifndef _SYS_DRV_H_
#define _SYS_DRV_H_

#include <common/sys_config.h>
#include <common/bk_include.h>
#include <soc/soc.h>
#include <components/log.h>
#include "sys_types.h"
#include "sys_hal.h"
#include <modules/pm.h>
#include "aspl_lock.h"

#define SYS_DRV_DEBUG   0

#if SYS_DRV_DEBUG
#define SYS_DRV_PRT(...) BK_LOGD(NULL, ##__VA_ARGS__)
#else
#define SYS_DRV_PRT      os_null_printf
#endif

#define SYSTEM_TAG "system"
#define SYSTEM_LOGI(...) BK_LOGI(SYSTEM_TAG, ##__VA_ARGS__)
#define SYSTEM_LOGW(...) BK_LOGW(SYSTEM_TAG, ##__VA_ARGS__)
#define SYSTEM_LOGE(...) BK_LOGE(SYSTEM_TAG, ##__VA_ARGS__)
#define SYSTEM_LOGD(...) BK_LOGD(SYSTEM_TAG, ##__VA_ARGS__)
#define SYSTEM_LOGV(...) BK_LOGV(SYSTEM_TAG, ##__VA_ARGS__)

#define SYS_DRV_FAILURE        ((UINT32)-1)
#define SYS_DRV_SUCCESS        (0)

#define SYS_DRV_PWR_UP        (1)
#define SYS_DRV_PWR_DOWN      (0)

#define SYS_DRV_CLK_ON        (1)
#define SYS_DRV_CLK_OFF       (0)

static inline uint32_t sys_drv_enter_critical()
{
	return bk_aspl_driver_enter_critical();
}

static inline void sys_drv_exit_critical(uint32_t flags)
{
	return bk_aspl_driver_exit_critical(flags);
}

/**  Platform Start **/
//Platform

/* Platform Misc Start **/
void sys_drv_init();
/* Platform Misc End **/


#if CONFIG_USB    //功能宏开关
void sys_drv_usb_power_down(void);

void sys_drv_usb_clock_ctrl(bool ctrl, void *arg);

uint32_t sys_drv_usb_analog_phy_en(bool ctrl, void *arg);

uint32_t sys_drv_usb_analog_speed_en(bool ctrl, void *arg);

uint32_t sys_drv_usb_analog_ckmcu_en(bool ctrl, void *arg);

uint32_t sys_drv_usb_analog_dp_capability(uint8_t value);

uint32_t sys_drv_usb_analog_dn_capability(uint8_t value);

uint32_t sys_drv_usb_analog_deepsleep_en(bool ctrl);

void sys_drv_usb_charge_ctrl(bool ctrl, void *arg);

void sys_drv_usb_charge_cal(sys_drv_charge_step_t step, void *arg);
#endif	//CONFIG_USB

/* Platform UART Start **/
void sys_drv_uart_select_clock(uart_id_t id, uart_src_clk_t mode);
/* Platform UART End **/

/* Platform I2C Start **/
void sys_drv_i2c_select_clock(i2c_id_t id, i2c_src_clk_t mode);
/* Platform I2C End **/

void sys_drv_pwm_set_clock(uint32_t mode, uint32_t param);

void sys_drv_pwm_select_clock(sys_sel_pwm_t num, pwm_src_clk_t mode);

void sys_drv_timer_select_clock(sys_sel_timer_t num, timer_src_clk_t mode);

void sys_drv_flash_set_dco(void);

void sys_drv_flash_set_dpll(void);

void sys_drv_flash_cksel(uint32_t value);

void sys_drv_flash_set_clk_div(uint32_t value);

uint32_t sys_drv_flash_get_clk_sel(void);

uint32_t sys_drv_flash_get_clk_div(void);

void sys_drv_trng_disckg_set(uint32_t value);

#if ((CONFIG_SDIO_V2P0) || (CONFIG_SDIO_V2P1))
void sys_driver_set_sdio_clk_en(uint32_t value);
void sys_driver_set_cpu0_sdio_int_en(uint32_t value);
void sys_driver_set_cpu1_sdio_int_en(uint32_t value);
void sys_driver_set_sdio_clk_div(uint32_t value);
uint32_t sys_driver_get_sdio_clk_div();
void sys_driver_set_sdio_clk_sel(uint32_t value);
uint32_t sys_driver_get_sdio_clk_sel();
#endif

void sys_drv_enter_deep_sleep(void * param);

void sys_drv_enter_normal_sleep(uint32_t peri_clk);

void sys_drv_enter_normal_wakeup();
void sys_drv_enter_low_voltage();
void sys_drv_enter_cpu_wfi(void);

/*for low power  function start*/
void sys_drv_module_power_ctrl(power_module_name_t module,power_module_state_t power_state);
int32 sys_drv_module_power_state_get(power_module_name_t module);
void sys_drv_module_RF_power_ctrl (module_name_t module,power_module_state_t power_state);

void sys_drv_cpu0_main_int_ctrl(dev_clk_pwr_ctrl_t clock_state);
void sys_drv_cpu1_main_int_ctrl(dev_clk_pwr_ctrl_t clock_state);
void sys_drv_set_cpu1_reset(uint32_t reset_value);
void sys_drv_set_cpu1_boot_address_offset(uint32_t address_offset);
void sys_drv_set_cpu1_pwr_dw(uint32_t is_pwr_down);
void sys_drv_set_cpu1_rxevt_sel(uint32 value);

void sys_drv_set_cpu2_boot_address_offset(uint32_t address_offset);
void sys_drv_set_cpu2_pwr_dw(uint32_t is_pwr_down);
void sys_drv_set_cpu2_reset(uint32_t reset_value);
void sys_drv_set_cpu2_rxevt_sel(uint32 value);
void sys_drv_set_cpu3_pwr_dw(uint32_t is_pwr_down);
void sys_drv_set_cpu3_reset(uint32_t reset_value);
void sys_drv_wakeup_source_clear(void);

void sys_drv_enable_mac_wakeup_source();
void sys_drv_enable_bt_wakeup_source();
void sys_drv_all_modules_clk_div_set(clk_div_reg_e reg, uint32_t value);
uint32_t sys_drv_all_modules_clk_div_get(clk_div_reg_e reg);
void sys_drv_wakeup_interrupt_clear(wakeup_source_t interrupt_source);
void sys_drv_wakeup_interrupt_set(wakeup_source_t interrupt_source);
void sys_drv_touch_wakeup_enable(uint8_t index);
void sys_drv_usb_wakeup_enable(uint8_t index);
void sys_drv_rtc_ana_wakeup_enable(uint32_t period);
void sys_drv_gpio_ana_wakeup_enable(uint32_t count, uint32_t index, uint32_t type);
void sys_drv_cpu_clk_div_set(uint32_t core_index, uint32_t value);
uint32_t sys_drv_cpu_clk_div_get(uint32_t core_index);
void sys_drv_low_power_hardware_init();
uint32_t sys_drv_dev_clk_pwr_status_get(dev_clk_pwr_id_t dev);
uint32_t sys_drv_dev_clk_pwr_is_enabled(dev_clk_pwr_id_t dev);
void sys_drv_set_cpu_power_sleep_wakeup_pwd_ofdm(uint32_t v);
uint32_t sys_drv_get_cpu_power_sleep_wakeup_pwd_ofdm(void);
int32 sys_drv_lp_vol_set(uint32_t value);
uint32_t sys_drv_lp_vol_get();
int32 sys_drv_rf_tx_vol_set(uint32_t value);
uint32_t sys_drv_rf_tx_vol_get();
int32 sys_drv_rf_rx_vol_set(uint32_t value);
uint32_t sys_drv_rf_rx_vol_get();
int32 sys_drv_rosc_calibration(uint32_t rosc_cali_mode, uint32_t cali_interval);
int32 sys_drv_bandgap_cali_set(uint32_t value);//increase or decrease the dvdddig voltage
int sys_drv_rosc_test_mode(bool enabled);
uint32_t sys_drv_bandgap_cali_get();
__IRAM_SEC bk_err_t sys_drv_switch_cpu_bus_freq(pm_cpu_freq_e cpu_bus_freq);
__IRAM_SEC bk_err_t sys_drv_switch_cpu_bus_freq_unlocked(pm_cpu_freq_e cpu_bus_freq);
__IRAM_SEC bk_err_t sys_drv_core_bus_clock_ctrl(uint32_t cksel_core, uint32_t ckdiv_core,uint32_t ckdiv_bus, uint32_t ckdiv_cpu0,uint32_t ckdiv_cpu1);

/*for  low power  function end*/
uint32 sys_drv_get_device_id(void); // CMD_GET_DEVICE_ID
uint32 sys_drv_get_chip_id(void);   // CMD_GET_CHIP_ID

int32_t sys_drv_set_int_en(uint32_t core_id, uint32_t int_num, uint32_t int_en);
int32 sys_drv_int_disable(uint32 param);
int32 sys_drv_int_enable(uint32 param);
int32 sys_drv_int_group2_disable(uint32 param);
int32 sys_drv_int_group2_enable(uint32 param);

#if CONFIG_SOC_SMP
int32 sys_drv_core_intr_group1_disable(uint32 core_id, uint32 param);
int32 sys_drv_core_intr_group1_enable(uint32 core_id, uint32 param);
int32 sys_drv_core_intr_group2_disable(uint32 core_id, uint32 param);
int32 sys_drv_core_intr_group2_enable(uint32 core_id, uint32 param);
#endif

int32 sys_drv_fiq_disable(uint32 param);
int32 sys_drv_fiq_enable(uint32 param);
int32 sys_drv_global_int_disable(uint32 param);
int32 sys_drv_global_int_enable(uint32 param);
uint32 sys_drv_get_int_source_status(void);
uint32_t sys_drv_get_cpu0_gpio_int_st(void);
int32 sys_drv_set_int_source_status(uint32 param);
uint32 sys_drv_get_fiq_reg_status(void);
uint32 sys_drv_set_fiq_reg_status(uint32 param);
uint32 sys_drv_get_intr_raw_status(void);
uint32 sys_drv_set_intr_raw_status(uint32 param);

/*clock power control start*/
void sys_drv_dev_clk_pwr_up(dev_clk_pwr_id_t dev, dev_clk_pwr_ctrl_t power_up);
void sys_drv_set_clk_select(dev_clk_select_id_t dev, dev_clk_select_t clk_sel);
//DCO divider is valid for all of the peri-devices.
void sys_drv_set_dco_div(dev_clk_dco_div_t div);
//DCO divider is valid for all of the peri-devices.
dev_clk_dco_div_t sys_drv_get_dco_div(void);

/*clock power control end*/

/*wake up control start*/
void sys_drv_arm_wakeup_enable(uint32_t param);
void sys_drv_arm_wakeup_disable(uint32_t param);
uint32_t sys_drv_get_arm_wakeup(void);
/*wake up control end*/

void sys_drv_sadc_int_enable(void);
void sys_drv_sadc_int_disable(void);
void sys_drv_sadc_pwr_up(void);
void sys_drv_sadc_pwr_down(void);
void sys_drv_en_tempdet(uint32_t value);
void sys_drv_set_temp_mode(bool high_volt_mode);
uint32_t sys_drv_get_temp_mode_flag(void);
/**  Platform End **/


/**  BT Start **/
//BT
uint32_t sys_drv_mclk_mux_get(void);
uint32_t sys_drv_mclk_div_get(void);
void sys_drv_mclk_select(uint32_t value);
void sys_drv_mclk_div_set(uint32_t value);

void sys_drv_bt_power_ctrl(bool power_up);

void sys_drv_bt_clock_ctrl(bool en);
void sys_drv_xvr_clock_ctrl(bool en);

uint32_t sys_drv_interrupt_status_get(void);
void sys_drv_interrupt_status_set(uint32_t value);

void sys_drv_btdm_interrupt_ctrl(bool en);
void sys_drv_ble_interrupt_ctrl(bool en);
void sys_drv_bt_interrupt_ctrl(bool en);

void sys_drv_bt_rf_ctrl(bool en);
uint32_t sys_drv_bt_rf_status_get(void);

void sys_drv_bt_sleep_exit_ctrl(bool en);

/**  BT End **/

/** MAC802.15.4 start **/
#if (CONFIG_MAC802154_ENABLE)
void sys_drv_thread_interrupt_ctrl(bool en);
void sys_drv_thread_rf_ctrl(bool en);
#endif
/**  MAC802.15.4 End **/

/**  Audio Start **/
//Audio
/**  Audio End **/


/**  Video Start **/

/**  Video End **/




/**  WIFI Start **/
//WIFI

//Yantao Add Start
//CMD_SCTRL_RESET_SET, CMD_SCTRL_RESET_CLR
uint32_t sys_drv_reset_ctrl(uint32_t value);
//CMD_SCTRL_MODEM_CORE_RESET
uint32_t sys_drv_modem_core_reset(void);
//CMD_SCTRL_MPIF_CLK_INVERT
uint32_t sys_drv_mpif_invert(void);
//CMD_SCTRL_MODEM_SUBCHIP_RESET
uint32_t sys_drv_modem_subsys_reset(void);
//CMD_SCTRL_MAC_SUBSYS_RESET
uint32_t sys_drv_mac_subsys_reset(void);
//CMD_SCTRL_USB_SUBSYS_RESET
uint32_t sys_drv_usb_subsys_reset(void);
//CMD_SCTRL_DSP_SUBSYS_RESET
uint32_t sys_drv_dsp_subsys_reset(void);
//CMD_SCTRL_MAC_POWERDOWN, CMD_SCTRL_MAC_POWERUP
uint32_t sys_drv_mac_power_ctrl(bool power_on);
//CMD_SCTRL_MODEM_POWERDOWN, CMD_SCTRL_MODEM_POWERUP
uint32_t sys_drv_modem_power_ctrl(bool power_on);\
//CMD_BLE_RF_PTA_EN, CMD_BLE_RF_PTA_DIS
uint32_t sys_drv_pta_ctrl(bool pta_en);
//CMD_SCTRL_MODEM_AHB_CLOCK_DISABLE, CMD_SCTRL_MODEM_AHB_CLOCK_ENABLE
uint32_t sys_drv_modem_bus_clk_ctrl(bool clk_en);
//CMD_SCTRL_MODEM_CLOCK480M_DISABLE, CMD_SCTRL_MODEM_CLOCK480M_ENABLE
uint32_t sys_drv_modem_clk_ctrl(bool clk_en);
//CMD_SCTRL_MAC_AHB_CLOCK_DISABLE, CMD_SCTRL_MAC_AHB_CLOCK_ENABLE
uint32_t sys_drv_mac_bus_clk_ctrl(bool clk_en);
//CMD_SCTRL_MAC_CLOCK480M_DISABLE,CMD_SCTRL_MAC_CLOCK480M_ENABLE
uint32_t sys_drv_mac_clk_ctrl(bool clk_en);
uint32_t sys_drv_wifi_mac_reg_access_is_valid(void);
uint32_t sys_drv_wifi_phy_reg_access_is_valid(void);
void sys_drv_wifi_reg_access_status_get(uint32_t *clk_status, uint32_t *power_status);
//CMD_SCTRL_SET_VDD_VALUE
uint32_t sys_drv_set_vdd_value(uint32_t param);
//CMD_SCTRL_GET_VDD_VALUE
uint32_t sys_drv_get_vdd_value(void);
//CMD_SCTRL_BLOCK_EN_MUX_SET
uint32_t sys_drv_block_en_mux_set(uint32_t param);
//enable MAC and PHY interrupt
uint32_t sys_drv_enable_mac_gen_int(void);
uint32_t sys_drv_enable_mac_prot_int(void);
uint32_t sys_drv_enable_mac_tx_trigger_int(void);
uint32_t sys_drv_enable_mac_rx_trigger_int(void);
uint32_t sys_drv_enable_mac_txrx_misc_int(void);
uint32_t sys_drv_enable_mac_txrx_timer_int(void);
uint32_t sys_drv_enable_modem_int(void);
uint32_t sys_drv_enable_modem_rc_int(void);
uint32_t sys_drv_enable_hsu_int(void);
uint32_t sys_drv_rf_clk_ctrl(bool clk_en);
//Yantao Add End

/**  Audio Start  **/
uint32_t  sys_drv_aud_select_clock(uint32_t value);

#if CONFIG_SOC_BK7259
uint32_t sys_drv_aud_set_ckdiv(uint32_t value);
uint32_t sys_drv_aud_dac_diffen_en(uint32_t value);
uint32_t sys_drv_aud_dac_ldcoc_en(uint32_t value);
uint32_t sys_drv_aud_dac_rdcoc_en(uint32_t value);
uint32_t sys_drv_aud_dac_enbs_en(uint32_t value);
uint32_t sys_drv_aud_micbias_voc_en(uint32_t value);
uint32_t sys_drv_aud_micbias_trm_set(uint32_t value);
uint32_t sys_drv_aud_mic1_en(uint32_t value);
uint32_t sys_drv_aud_mic2_en(uint32_t value);
uint32_t sys_drv_aud_mic3_en(uint32_t value);
uint32_t sys_drv_aud_mic1_rst_set(uint32_t value);
uint32_t sys_drv_aud_mic2_rst_set(uint32_t value);
uint32_t sys_drv_aud_mic3_rst_set(uint32_t value);

uint32_t sys_drv_aud_mic3_gain_set(uint32_t value);
uint32_t sys_drv_aud_mic3_single_en(uint32_t value);
#endif

uint32_t  sys_drv_aud_clock_en(uint32_t value);

uint32_t sys_drv_aud_audpll_en(uint32_t value);
uint32_t sys_drv_aud_aud_en(uint32_t value);
uint32_t sys_drv_aud_dac_drv_en(uint32_t value);
uint32_t sys_drv_aud_dac_bias_en(uint32_t value);
uint32_t sys_drv_aud_bias_en(uint32_t value);
uint32_t sys_drv_aud_dacr_en(uint32_t value);
uint32_t sys_drv_aud_dacl_en(uint32_t value);

#if !CONFIG_SOC_BK7259

uint32_t sys_drv_aud_vdd1v_en(uint32_t value);
uint32_t sys_drv_aud_vdd1v5_en(uint32_t value);
uint32_t sys_drv_aud_mic1_en(uint32_t value);
uint32_t sys_drv_aud_mic2_en(uint32_t value);

uint32_t sys_drv_aud_diffen_en(uint32_t value);
uint32_t sys_drv_aud_rvcmd_en(uint32_t value);
uint32_t sys_drv_aud_lvcmd_en(uint32_t value);
uint32_t sys_drv_aud_micbias1v_en(uint32_t value);
uint32_t sys_drv_aud_micbias_trim_set(uint32_t value);
uint32_t sys_drv_aud_mic_rst_set(uint32_t value);
#endif

uint32_t sys_drv_aud_mic1_gain_set(uint32_t value);
uint32_t sys_drv_aud_mic2_gain_set(uint32_t value);
uint32_t sys_drv_aud_mic1_single_en(uint32_t value);
uint32_t sys_drv_aud_mic2_single_en(uint32_t value);
uint32_t sys_drv_aud_dacg_set(uint32_t value);
uint32_t sys_drv_aud_dacg_get(void);
uint32_t sys_drv_aud_int_en(uint32_t value);
uint32_t sys_drv_sbc_int_en(uint32_t value);
uint32_t sys_drv_aud_power_en(uint32_t value);
uint32_t sys_drv_aud_audbias_en(uint32_t value);
uint32_t sys_drv_aud_adcbias_en(uint32_t value);
uint32_t sys_drv_aud_micbias_en(uint32_t value);
uint32_t sys_drv_aud_dac_dcoc_en(uint32_t value);
#if CONFIG_SOC_BK7259
uint32_t sys_drv_aud_dac_idacl_en(uint32_t value);
uint32_t sys_drv_aud_dac_idacr_en(uint32_t value);
#else
uint32_t sys_drv_aud_dac_idac_en(uint32_t value);
#endif
uint32_t sys_drv_aud_dac_bypass_dwa_en(uint32_t value);
uint32_t sys_drv_aud_dac_dacmute_en(uint32_t value);
/**  Audio End  **/

/**  FFT Start  **/
uint32_t sys_drv_fft_disckg_set(uint32_t value);
uint32_t sys_drv_cpu_fft_int_en(uint32_t value);
/**  FFT End  **/

/**  I2S Start  **/
uint32_t  sys_drv_i2s_select_clock(uint32_t value);
uint32_t  sys_drv_i2s_clock_en(uint32_t value);
uint32_t  sys_drv_i2s1_clock_en(uint32_t value);
uint32_t  sys_drv_i2s2_clock_en(uint32_t value);
uint32_t sys_drv_i2s_disckg_set(uint32_t value);
uint32_t sys_drv_i2s_int_en(uint32_t value);
uint32_t sys_drv_i2s1_int_en(uint32_t value);
uint32_t sys_drv_i2s2_int_en(uint32_t value);
#ifdef CONFIG_SOC_BK7259
uint32_t  sys_drv_i2s3_clock_en(uint32_t value);
uint32_t  sys_drv_i2s4_clock_en(uint32_t value);
uint32_t sys_drv_i2s3_int_en(uint32_t value);
uint32_t sys_drv_i2s4_int_en(uint32_t value);
#endif
uint32_t sys_drv_apll_en(uint32_t value);
uint32_t sys_drv_apll_ref_acquire(void);
uint32_t sys_drv_apll_ref_release(void);
uint32_t sys_drv_apll_ref_get(void);
uint32_t sys_drv_cb_manu_val_set(uint32_t value);
uint32_t sys_drv_ana_reg11_vsel_set(uint32_t value);
uint32_t sys_drv_apll_cal_val_set(uint32_t value);
uint32_t sys_drv_apll_spi_trigger_set(uint32_t value);
uint32_t sys_drv_i2s0_ckdiv_set(uint32_t value);
uint32_t sys_drv_apll_config_set(uint32_t value);
uint32_t sys_drv_dmic_clk_div_set(uint32_t value);
uint32_t sys_drv_aud_looprst0v9_en(uint32_t value);
uint32_t sys_drv_set_ana_reg20_value(uint32_t value);
uint32_t sys_drv_set_ana_reg21_value(uint32_t value);
uint32_t sys_drv_set_ana_reg25_value(uint32_t value);
uint32_t sys_drv_set_ana_reg27_value(uint32_t value);
uint32_t sys_drv_set_ana_reg28_value(uint32_t value);
uint32_t sys_drv_set_ana_reg29_value(uint32_t value);
uint32_t sys_drv_set_ana_reg30_value(uint32_t value);
/**  I2S End  **/


/**  Touch Start **/
uint32_t sys_drv_touch_power_down(uint32_t enable);
uint32_t sys_drv_touch_sensitivity_level_set(uint32_t value);
uint32_t sys_drv_touch_scan_mode_enable(uint32_t enable);
uint32_t sys_drv_touch_detect_threshold_set(uint32_t value);
uint32_t sys_drv_touch_detect_range_set(uint32_t value);
uint32_t sys_drv_touch_calib_enable(uint32_t enable);
uint32_t sys_drv_touch_cal_ctrl_set(uint32_t value);
uint32_t sys_drv_touch_cal_ctrl_get(void);
uint32_t sys_drv_touch_cal_vth_set(uint32_t value);
uint32_t sys_drv_touch_cal_vth_get(void);
uint32_t sys_drv_touch_rstb_dig_set(uint32_t value);
uint32_t sys_drv_touch_rstb_dig_get(void);
uint32_t sys_drv_touch_ldoen_set(uint32_t value);
uint32_t sys_drv_touch_ldoen_get(void);
uint32_t sys_drv_touch_cal_auto_set(uint32_t value);
uint32_t sys_drv_touch_cal_done_clr(uint32_t value);
uint32_t sys_drv_touch_manul_mode_calib_value_set(uint32_t value);
uint32_t sys_drv_touch_calib_value_get(void);
uint32_t sys_drv_touch_manul_mode_enable(uint32_t enable);
uint32_t sys_drv_touch_scan_mode_chann_set(uint32_t value);
uint32_t sys_drv_touch_scan_mode_chann_sel(uint32_t value);
uint32_t sys_drv_touch_serial_cap_enable(void);
uint32_t sys_drv_touch_serial_cap_disable(void);
uint32_t sys_drv_touch_serial_cap_sel(uint32_t value);
uint32_t sys_drv_touch_spi_lock(void);
uint32_t sys_drv_touch_spi_unlock(void);
uint32_t sys_drv_touch_test_period_set(uint32_t value);
uint32_t sys_drv_touch_test_number_set(uint32_t value);
uint32_t sys_drv_touch_calib_period(uint32_t value);
uint32_t sys_drv_touch_calib_period_get(void);
uint32_t sys_drv_touch_calib_number(uint32_t value);
uint32_t sys_drv_touch_calib_number_get(void);
uint32_t sys_drv_touch_modsel_spi_set(uint32_t value);
uint32_t sys_drv_touch_modsel_spi_get(void);
uint32_t sys_drv_touch_int_set(uint32_t value);
uint32_t sys_drv_touch_int_clear(uint32_t value);
uint32_t sys_drv_touch_int_enable(uint32_t value);
/**  Touch End **/

/** auxs Start **/
uint32_t sys_drv_set_auxs_cis(uint32_t cksel, uint32_t ckdiv);
uint32_t sys_drv_set_cis_auxs_clk_en(uint32_t enable);
/** auxs End **/

/**  jpeg Start **/
uint32_t sys_drv_jpeg_power_en(uint32_t enable);
uint32_t sys_drv_set_jpeg_clk_sel(uint32_t value);
uint32_t sys_drv_set_clk_div_mode1_clkdiv_jpeg(uint32_t value);
uint32_t sys_drv_set_jpeg_disckg(uint32_t value);
uint32_t sys_drv_set_jpeg_clk_en(uint32_t enable);
/**  jpeg End **/

/**  H264 Start **/
uint32_t sys_drv_h264_power_en(uint32_t enable);
uint32_t sys_drv_set_h264_clk_sel(uint32_t value);
uint32_t sys_drv_set_clk_div_mode1_clkdiv_h264(uint32_t value);
uint32_t sys_drv_set_h264_clk_en(uint32_t enable);
/**  H264 End **/

/**  yuv_buf Start **/
uint32_t sys_drv_yuv_buf_power_en(uint32_t enable);
uint32_t sys_drv_set_yuv_buf_clk_en(uint32_t enable);
/**  yuv_buf End **/

/**  psram Start **/
uint32_t sys_drv_psram_volstage_sel(uint32_t value);
uint32_t sys_drv_psram_xtall_osc_enable(uint32_t value);
uint32_t sys_drv_psram_dco_enable(uint32_t value);
uint32_t sys_drv_psram_dpll_enable(uint32_t value);
uint32_t sys_drv_psram_ldo_enable(uint32_t value);
uint32_t sys_drv_psram_clk_sel_with_id(uint32_t id, uint32_t value);
uint32_t sys_drv_psram_set_clkdiv_with_id(uint32_t id, uint32_t value);
uint32_t sys_drv_psram_get_clk_config_with_id(uint32_t id, uint32_t *clk_sel, uint32_t *clk_div);
uint32_t sys_drv_psram_psldo_vsel(uint32_t value);
uint32_t sys_drv_psram_psldo_vset(uint32_t psldo_swb, uint32_t vpsramsel);
uint32_t sys_drv_psram_psram0_disckg(uint32_t value);
uint32_t sys_drv_psram_psram1_disckg(uint32_t value);
/* Id-routed PSRAM bus-clock enable (rega.pram0_cken / pram1_cken).
 * Equivalent to selecting sys_drv_psram_psram[01]_disckg() by id;
 * lets callers drop the per-id if/else branch and keep retention /
 * recovery code symmetric with sys_drv_psram_clk_sel_with_id(). */
uint32_t sys_drv_psram_disckg_with_id(uint32_t id, uint32_t value);
/* Latch / unlatch PSRAM I/O pads at 3V (ana_reg5.gpio_latch bit7).
 * Used by PSRAM retention path to keep pad state valid while the
 * M55 / AHBP sub-system is powered down. Covers PSRAM0 + PSRAM1. */
uint32_t sys_drv_set_psram_pad_latch(uint32_t value);
/**  psram End **/

/**  power Start **/
bk_err_t sys_drv_power_xtal_rx_tx_anabuf_ctrl(pm_xtal_rx_tx_anabuf_state_e sleep_state);
/**  power End **/

uint32_t sys_drv_cali_dpll(uint32_t param);
#if CONFIG_ATE_TEST
uint32_t sys_drv_cali_dpll_ate(void);
#endif
uint32_t sys_drv_cali_bias(uint32_t update);
uint32_t sys_drv_bias_reg_set(uint32_t param);
uint32_t sys_drv_bias_reg_clean(uint32_t param);
uint32_t sys_drv_bias_reg_read(void);
uint32_t sys_drv_bias_reg_write(uint32_t param);
uint32_t sys_drv_analog_reg4_bits_or(uint32_t param);
uint32_t sys_drv_analog_ctrl9_real_set(uint32_t param);
uint32_t sys_drv_analog_set_xtalh_ctune(uint32_t param);
uint32_t sys_drv_analog_get_xtalh_ctune(void);
uint32_t sys_drv_analog_reg1_set(uint32_t param);
uint32_t sys_drv_analog_reg2_set(uint32_t param);
uint32_t sys_drv_analog_reg3_set(uint32_t param);
uint32_t sys_drv_analog_reg4_set(uint32_t param);
uint32_t sys_drv_analog_reg6_set(uint32_t param);
uint32_t sys_drv_analog_reg7_set(uint32_t param);
uint32_t sys_drv_analog_reg1_get(void);
uint32_t sys_drv_analog_reg2_get(void);
uint32_t sys_drv_analog_reg4_get(void);
uint32_t sys_drv_analog_reg6_get(void);
uint32_t sys_drv_analog_reg7_get(void);
uint32_t sys_drv_analog_reg12_set(uint32_t param);
uint32_t sys_drv_analog_reg13_set(uint32_t param);
uint32_t sys_drv_analog_reg14_set(uint32_t param);
uint32_t sys_drv_analog_reg15_set(uint32_t param);
uint32_t sys_drv_analog_reg16_set(uint32_t param);
uint32_t sys_drv_analog_reg17_set(uint32_t param);
uint32_t sys_drv_cali_bgcalm(void);
uint32_t sys_drv_get_bgcalm(void);
uint32_t sys_drv_set_bgcalm(uint32_t param);
uint32_t sys_drv_set_dpll_for_i2s(void);
uint32_t sys_drv_set_gadc_ten(uint32_t param);
void sys_drv_analog_set(analog_reg_t reg, uint32_t value);
uint32_t sys_drv_analog_get(analog_reg_t reg);
void sys_drv_set_ana_trxt_tst_enable(uint32_t value);
void sys_drv_set_ana_scal_en(uint32_t value);
void sys_drv_set_ana_gadc_buf_ictrl(uint32_t value);
void sys_drv_set_ana_gadc_cmp_ictrl(uint32_t value);
void sys_drv_set_ana_pwd_gadc_buf(uint32_t value);
void sys_drv_set_ana_vref_sel(uint32_t value);
void sys_drv_set_ana_cb_cal_manu(uint32_t value);
void sys_drv_set_ana_adc_div(uint32_t value);
void sys_drv_set_ana_cb_cal_trig(uint32_t value);
UINT32 sys_drv_get_ana_cb_cal_manu_val(void);
void sys_drv_set_ana_cb_cal_manu_val(uint32_t value);
void sys_drv_set_ana_reg11_apfms(uint32_t value);
void sys_drv_set_ana_reg12_dpfms(uint32_t value);
void sys_drv_set_ana_vlsel_ldodig(uint32_t value);
void sys_drv_set_ana_vhsel_ldodig(uint32_t value);
void sys_drv_set_ana_vctrl_sysldo(uint32_t value);
void sys_drv_set_ana_vtempsel(uint32_t value);
void sys_drv_set_ana_ioldo_lp(uint32_t value);
void sys_drv_set_ana_hres_sel0v9(void);

uint32_t sys_drv_get_cpu_storage_connect_op_select_flash_sel(void);
void sys_drv_set_cpu_storage_connect_op_select_flash_sel(uint32_t value);
void sys_drv_set_sys2flsh_2wire(uint32_t value);

/**  WIFI End **/

void sys_drv_yuv_buf_pwr_up(void);
void sys_drv_yuv_buf_pwr_down(void);
void sys_drv_h264_pwr_up(void);
void sys_drv_h264_pwr_down(void);
void sys_drv_slcd_clock_enable(void);
void sys_drv_slcd_clock_disable(void);
void sys_drv_set_ana_crb(uint32_t value);
void sys_drv_set_ana_com_port_enable(uint32_t value);
void sys_drv_set_ana_seg_port_enable(uint32_t value);
uint32_t sys_drv_get_ana_seg_port_enable_status(void);
void sys_drv_set_otp_clk_enable(uint32_t value);

void sys_drv_early_init(void);

/** reg20 - AHB Peripheral Bus Master QoS Control **/

void     sys_drv_set_psram_qos_value(uint32_t v);
uint32_t sys_drv_get_psram_qos_value(void);

void     sys_drv_set_psram_cpu0_qos(uint32_t v);
uint32_t sys_drv_get_psram_cpu0_qos(void);

void     sys_drv_set_psram_dma1_qos(uint32_t v);
uint32_t sys_drv_get_psram_dma1_qos(void);

void     sys_drv_set_psram_sdio0_qos(uint32_t v);
uint32_t sys_drv_get_psram_sdio0_qos(void);

void     sys_drv_set_psram_sdio1_qos(uint32_t v);
uint32_t sys_drv_get_psram_sdio1_qos(void);

/* NOTE: enet0 QoS is marked as INVALID in hardware spec. Do NOT use. */
void     sys_drv_set_psram_enet0_qos(uint32_t v);
uint32_t sys_drv_get_psram_enet0_qos(void);

/* NOTE: enet1 QoS is marked as INVALID in hardware spec. Do NOT use. */
void     sys_drv_set_psram_enet1_qos(uint32_t v);
uint32_t sys_drv_get_psram_enet1_qos(void);

void     sys_drv_set_psram_usb_qos(uint32_t v);
uint32_t sys_drv_get_psram_usb_qos(void);

void     sys_drv_set_psram_h26e_qos(uint32_t v);
uint32_t sys_drv_get_psram_h26e_qos(void);

void     sys_drv_set_psram_isp_qos(uint32_t v);
uint32_t sys_drv_get_psram_isp_qos(void);

void     sys_drv_set_psram_videopost_qos(uint32_t v);
uint32_t sys_drv_get_psram_videopost_qos(void);

void     sys_drv_set_psram_dpu_qos(uint32_t v);
uint32_t sys_drv_get_psram_dpu_qos(void);

void     sys_drv_set_psram_cbus_qos(uint32_t v);
uint32_t sys_drv_get_psram_cbus_qos(void);

void     sys_drv_set_psram_npu0_qos(uint32_t v);
uint32_t sys_drv_get_psram_npu0_qos(void);

void     sys_drv_set_psram_npu1_qos(uint32_t v);
uint32_t sys_drv_get_psram_npu1_qos(void);

void     sys_drv_set_psram_cpu1_qos(uint32_t v);
uint32_t sys_drv_get_psram_cpu1_qos(void);

/** GADC Config (ana_reg22) Start **/
void     sys_drv_set_gadc_config(uint32_t v);
uint32_t sys_drv_get_gadc_config(void);
void     sys_drv_set_gadc_enable(uint32_t v);
uint32_t sys_drv_get_gadc_enable(void);
/** GADC Config (ana_reg22) End **/

/** Analog Comparator Config (ana_reg43) Start **/
uint32_t sys_drv_get_ana_reg43_config(void);
void     sys_drv_set_ana_reg43_config(uint32_t v);
void     sys_drv_anacomp_charge_release_pulse(void);
/** Analog Comparator Config (ana_reg43) End **/

/** VAD Control (ana_reg23) Start **/
void     sys_drv_set_vad_config(uint32_t v);
uint32_t sys_drv_get_vad_config(void);
void     sys_drv_set_vad_enable(uint32_t v);
uint32_t sys_drv_get_vad_enable(void);
void     sys_drv_set_vad_viniset(uint32_t v);
void     sys_drv_set_vad_rstn(uint32_t v);
/** VAD Control (ana_reg23) End **/

/* TF-M secure-side critical-section primitives (used by bk_tfm_ppc.c when
 * locking Flash/SYS to secure). Implemented for BK7259 in the TF-M platform
 * shim (beken/bk7259/sys_drv_int_shim.c). Guarded so it only takes effect in
 * the secure build that needs it. */
#ifndef BK_SYS_LOCK_CTX_T_DEFINED
#define BK_SYS_LOCK_CTX_T_DEFINED
typedef struct {
	uint32_t int0;
	uint32_t int1;
} sys_lock_ctx_t;

void sys_drv_enable_int(sys_lock_ctx_t *ctx);
void sys_drv_disable_int(sys_lock_ctx_t *ctx);
void sys_drv_set_base_addr(uint32_t addr);
#endif /* BK_SYS_LOCK_CTX_T_DEFINED */

#endif //_SYS_DRV_H_
// eof
