Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\kraan\Desktop\HBO-ICT\Jaar-4\Minor\P2\CSC\reaction_meter\rtos\embedded_system.qsys --synthesis=VHDL --output-directory=C:\Users\kraan\Desktop\HBO-ICT\Jaar-4\Minor\P2\CSC\reaction_meter\rtos\embedded_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading rtos/embedded_system.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: embedded_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: embedded_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: embedded_system.nios2: Nios II Classic cores are no longer recommended for new projects
Info: embedded_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: embedded_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: embedded_system: Generating embedded_system "embedded_system" for QUARTUS_SYNTH
Info: buttons: Starting RTL generation for module 'embedded_system_buttons'
Info: buttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=embedded_system_buttons --dir=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0002_buttons_gen//embedded_system_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'embedded_system_buttons'
Info: buttons: "embedded_system" instantiated altera_avalon_pio "buttons"
Info: jtag_uart: Starting RTL generation for module 'embedded_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=embedded_system_jtag_uart --dir=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0003_jtag_uart_gen//embedded_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'embedded_system_jtag_uart'
Info: jtag_uart: "embedded_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'embedded_system_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=embedded_system_leds --dir=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0004_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0004_leds_gen//embedded_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'embedded_system_leds'
Info: leds: "embedded_system" instantiated altera_avalon_pio "leds"
Info: memory: Starting RTL generation for module 'embedded_system_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=embedded_system_memory --dir=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0005_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0005_memory_gen//embedded_system_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'embedded_system_memory'
Info: memory: "embedded_system" instantiated altera_avalon_onchip_memory2 "memory"
Info: nios2: Starting RTL generation for module 'embedded_system_nios2'
Info: nios2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=embedded_system_nios2 --dir=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0006_nios2_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0006_nios2_gen//embedded_system_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2021.12.08 09:31:35 (*) Starting Nios II generation
Info: nios2: # 2021.12.08 09:31:35 (*)   Checking for plaintext license.
Info: nios2: # 2021.12.08 09:31:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2: # 2021.12.08 09:31:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2021.12.08 09:31:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2: # 2021.12.08 09:31:36 (*)   Plaintext license not found.
Info: nios2: # 2021.12.08 09:31:36 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2021.12.08 09:31:36 (*)   Elaborating CPU configuration settings
Info: nios2: # 2021.12.08 09:31:36 (*)   Creating all objects for CPU
Info: nios2: # 2021.12.08 09:31:37 (*)   Generating RTL from CPU objects
Info: nios2: # 2021.12.08 09:31:37 (*)   Creating plain-text RTL
Info: nios2: # 2021.12.08 09:31:38 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'embedded_system_nios2'
Info: nios2: "embedded_system" instantiated altera_nios2_qsys "nios2"
Info: reg32_avalon_interface_0: "embedded_system" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: sysid: "embedded_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'embedded_system_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=embedded_system_timer --dir=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kraan/AppData/Local/Temp/alt8969_312954326452169642.dir/0009_timer_gen//embedded_system_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'embedded_system_timer'
Info: timer: "embedded_system" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "embedded_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "embedded_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "embedded_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/kraan/Desktop/HBO-ICT/Jaar-4/Minor/P2/CSC/reaction_meter/rtos/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/kraan/Desktop/HBO-ICT/Jaar-4/Minor/P2/CSC/reaction_meter/rtos/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/kraan/Desktop/HBO-ICT/Jaar-4/Minor/P2/CSC/reaction_meter/rtos/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: embedded_system: Done "embedded_system" with 30 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
