
---------- Begin Simulation Statistics ----------
simSeconds                                   0.064340                       # Number of seconds simulated (Second)
simTicks                                  64339925500                       # Number of ticks simulated (Tick)
finalTick                                 64339925500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2529.99                       # Real time elapsed on the host (Second)
hostTickRate                                 25430865                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17220996                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    19763                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      19763                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        128679852                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        84249423                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       74247053                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 341474                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             34249452                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          19834035                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           128667411                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.577046                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.452634                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 102706478     79.82%     79.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9005985      7.00%     86.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4902945      3.81%     90.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4168210      3.24%     93.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2529183      1.97%     95.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2117083      1.65%     97.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1350399      1.05%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    971017      0.75%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    916111      0.71%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             128667411                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  263838     23.09%     23.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     23.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     23.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   850      0.07%     23.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                156384     13.68%     36.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    34      0.00%     36.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                47144      4.13%     40.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               954      0.08%     41.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 86484      7.57%     48.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               367920     32.19%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     80.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  99857      8.74%     89.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 86521      7.57%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             32602      2.85%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              247      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           42      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      43469492     58.55%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           39      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       329858      0.44%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      4788758      6.45%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       103854      0.14%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       536753      0.72%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1074731      1.45%     67.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       131947      0.18%     67.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      3197123      4.31%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      6878503      9.26%     81.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3186619      4.29%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      9257304     12.47%     98.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1292030      1.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       74247053                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.576991                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1142835                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015392                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                236420409                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                84521269                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        51056826                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  42225416                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 33989746                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         19066355                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    53984869                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     21404977                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          71630409                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14832472                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1807484                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           18943874                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11486253                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4111402                       # Number of stores executed (Count)
system.cpu.numRate                           0.556656                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             140                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           12441                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.573597                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.573597                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.388561                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.388561                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   78468213                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41628524                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    22212409                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   13183943                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                1071014064                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 14264914                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 64339925500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       16799067                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5397278                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2686347                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2189103                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            891179                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             252692                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       252731                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses      7559949                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses        21321                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     37191779                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     8.339283                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     8.381138                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      2287335      6.15%      6.15% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      8113318     21.81%     27.96% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      6511431     17.51%     45.47% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1998916      5.37%     50.85% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      1138349      3.06%     53.91% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      1408308      3.79%     57.69% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      1109369      2.98%     60.68% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       743860      2.00%     62.68% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       515443      1.39%     64.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       396592      1.07%     65.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       372081      1.00%     66.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       105138      0.28%     66.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        90210      0.24%     66.66% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        62594      0.17%     66.82% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14       280246      0.75%     67.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     67.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     67.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     67.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     67.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     67.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20     12058589     32.42%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     37191779                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        34316137                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1143911                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    123206813                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.405822                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.569013                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       111107383     90.18%     90.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4603604      3.74%     93.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1199868      0.97%     94.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          860972      0.70%     95.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          230939      0.19%     95.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          191052      0.16%     95.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          342760      0.28%     96.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          883712      0.72%     96.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3786523      3.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    123206813                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    13119104                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10085757                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8537414                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   15441030                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    45713837                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  4246                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28727148     57.45%     57.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           25      0.00%     57.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       312362      0.62%     58.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      3843422      7.69%     65.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        65783      0.13%     65.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       382163      0.76%     66.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1062133      2.12%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       106805      0.21%     69.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      2381023      4.76%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3974560      7.95%     81.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1857205      3.71%     85.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6111197     12.22%     97.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1176142      2.35%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3786523                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       10403253                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10403253                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10403253                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10403253                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6912459                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6912459                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6912459                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6912459                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 369384161859                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 369384161859                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 369384161859                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 369384161859                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     17315712                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      17315712                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     17315712                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     17315712                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.399202                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.399202                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.399202                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.399202                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53437.447059                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 53437.447059                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53437.447059                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 53437.447059                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       618863                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         3581                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        38275                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           65                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      16.168857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    55.092308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1192855                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1192855                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4493804                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4493804                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4493804                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4493804                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2418655                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2418655                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2418655                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2418655                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 133879816294                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 133879816294                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 133879816294                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 133879816294                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.139680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.139680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.139680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.139680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55353.002513                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55353.002513                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55353.002513                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55353.002513                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2416606                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      8536870                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         8536870                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      5745498                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5745498                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 284896236000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 284896236000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14282368                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14282368                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.402279                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.402279                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49585.995157                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49585.995157                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      3614220                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      3614220                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2131278                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2131278                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 113312522000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 113312522000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.149224                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.149224                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53166.467256                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53166.467256                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1866383                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1866383                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1166961                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1166961                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  84487925859                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  84487925859                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3033344                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3033344                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.384711                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.384711                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 72399.956690                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 72399.956690                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       879584                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       879584                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       287377                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       287377                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  20567294294                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  20567294294                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.094739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.094739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 71569.034035                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 71569.034035                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2047.265229                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12642392                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2416606                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.231466                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2047.265229                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          304                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1741                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          140944350                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         140944350                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4663818                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             108446345                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  10748016                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3654120                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1155112                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7642545                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                207013                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               94179864                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1495837                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      1807156                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      1807156                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      1807156                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      1807156                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       213719                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       213719                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       213719                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       213719                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  15961331000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  15961331000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  15961331000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  15961331000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      2020875                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      2020875                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      2020875                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      2020875                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.105756                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.105756                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.105756                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.105756                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 74683.724891                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 74683.724891                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 74683.724891                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 74683.724891                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       213719                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       213719                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       213719                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       213719                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  15747612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  15747612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  15747612000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  15747612000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.105756                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.105756                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.105756                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.105756                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73683.724891                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 73683.724891                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73683.724891                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 73683.724891                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       213703                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      1807156                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      1807156                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       213719                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       213719                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  15961331000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  15961331000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      2020875                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      2020875                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.105756                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.105756                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 74683.724891                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 74683.724891                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       213719                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       213719                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  15747612000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  15747612000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.105756                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.105756                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73683.724891                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 73683.724891                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.987898                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      2019522                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       213703                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     9.450134                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1548500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.987898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      4255469                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      4255469                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              34297                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      115992789                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8775103                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8775103                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     127260927                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2722030                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       5862                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  435                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3640                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1235                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8263152                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   284                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       31                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          128667411                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.901493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.304732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                106831061     83.03%     83.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2759518      2.14%     85.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3545677      2.76%     87.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   942807      0.73%     88.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1603557      1.25%     89.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1461416      1.14%     91.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   913588      0.71%     91.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   767634      0.60%     92.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  9842153      7.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            128667411                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.068193                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.901406                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8262559                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8262559                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8262559                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8262559                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          587                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             587                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          587                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            587                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     38646995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     38646995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     38646995                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     38646995                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8263146                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8263146                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8263146                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8263146                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000071                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000071                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000071                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000071                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65838.151618                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65838.151618                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65838.151618                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65838.151618                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         7724                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           86                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      89.813953                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           91                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            91                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           91                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           91                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          496                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          496                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          496                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          496                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     33614498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     33614498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     33614498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     33614498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67771.165323                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67771.165323                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67771.165323                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67771.165323                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8262559                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8262559                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          587                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           587                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     38646995                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     38646995                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8263146                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8263146                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000071                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000071                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65838.151618                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65838.151618                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           91                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           91                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          496                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          496                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     33614498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     33614498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67771.165323                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67771.165323                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           439.349038                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   439.349038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.214526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.214526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          496                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          496                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.242188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           66105664                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          66105664                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1155112                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   28989391                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 39134095                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               84249459                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               118955                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16799067                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5397278                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    36                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    265359                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 38642811                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          12387                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         387638                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       896976                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1284614                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 70385858                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                70123181                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  45726540                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  64119880                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.544943                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.713141                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          106                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          106                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          106                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          106                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           89                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           89                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           89                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           89                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      6119000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      6119000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      6119000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      6119000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          195                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          195                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          195                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          195                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.456410                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.456410                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.456410                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.456410                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 68752.808989                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 68752.808989                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 68752.808989                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 68752.808989                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           89                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           89                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           89                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           89                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      6030000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      6030000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      6030000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      6030000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.456410                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.456410                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.456410                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.456410                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 67752.808989                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 67752.808989                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 67752.808989                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 67752.808989                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           78                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          106                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          106                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           89                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           89                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      6119000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      6119000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          195                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          195                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.456410                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.456410                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 68752.808989                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 68752.808989                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           89                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           89                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      6030000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      6030000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.456410                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.456410                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 67752.808989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 67752.808989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    10.811044                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          149                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           78                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.910256                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    10.811044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.675690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.675690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          479                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          479                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      305915                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6713308                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1400                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               12387                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2363930                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   44                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  36667                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10085755                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             58.045967                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           119.847735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6245359     61.92%     61.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               161580      1.60%     63.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                63574      0.63%     64.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                50437      0.50%     64.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                53686      0.53%     65.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                62981      0.62%     65.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                65993      0.65%     66.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                90269      0.90%     67.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               141578      1.40%     68.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               286027      2.84%     71.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            1123465     11.14%     82.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             445502      4.42%     87.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             121532      1.20%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             147629      1.46%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             103861      1.03%     90.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              66706      0.66%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             160977      1.60%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             104500      1.04%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              41455      0.41%     94.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              25902      0.26%     94.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              21669      0.21%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              21712      0.22%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              23310      0.23%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              22026      0.22%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              28730      0.28%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              25023      0.25%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              19237      0.19%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              26848      0.27%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              24631      0.24%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              17713      0.18%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           291843      2.89%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            12747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10085755                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  14631588                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  699157                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15330745                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4115248                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 110307                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4225555                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      18746836                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      809464                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  19556300                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   8263137                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      68                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               8263205                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       8263137                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          68                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   8263205                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1155112                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6572315                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                85614887                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2091                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12176382                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              23146624                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               89975370                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                887143                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                5927822                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               14964803                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3341084                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            69245656                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   130285679                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 95094329                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  31372539                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              38433491                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 30812149                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      35                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  35                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  19805828                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        203736426                       # The number of ROB reads (Count)
system.cpu.rob.writes                       174249116                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 617681                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    617681                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                617681                       # number of overall hits (Count)
system.l2.overallHits::total                   617681                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       213719                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           89                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  496                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1800809                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2015113                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       213719                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           89                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 496                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1800809                       # number of overall misses (Count)
system.l2.overallMisses::total                2015113                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  15416543499                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      5892000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        33111000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    129694647998                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       145150194497                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  15416543499                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      5892000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       33111000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   129694647998                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      145150194497                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       213719                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           89                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                496                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2418490                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2632794                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       213719                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           89                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               496                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2418490                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2632794                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.744601                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.765390                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.744601                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.765390                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 72134.641745                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 66202.247191                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 66756.048387                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 72020.213136                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72030.796534                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 72134.641745                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 66202.247191                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 66756.048387                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 72020.213136                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72030.796534                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               559706                       # number of writebacks (Count)
system.l2.writebacks::total                    559706                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    10                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   10                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       213714                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           84                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              496                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1800809                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2015103                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       213714                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           84                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             496                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1800809                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2015103                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  14988975999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      5167500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     32119000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 126093029998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   141119292497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  14988975999                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      5167500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     32119000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 126093029998                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  141119292497                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999977                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.943820                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.744601                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.765386                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999977                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.943820                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.744601                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.765386                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 70135.676647                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 61517.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 64756.048387                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70020.213136                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70030.808597                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 70135.676647                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 61517.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64756.048387                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70020.213136                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70030.808597                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         559706                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1430036                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1430036                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             80                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                80                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           85                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              85                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          165                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           165                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.515152                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.515152                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           85                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           85                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       871000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       871000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.515152                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.515152                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 10247.058824                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 10247.058824                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           496                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              496                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     33111000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     33111000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          496                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            496                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 66756.048387                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66756.048387                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          496                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          496                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     32119000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     32119000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64756.048387                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64756.048387                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              74152                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 74152                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           213062                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              213062                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  20048217000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    20048217000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         287214                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            287214                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.741823                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.741823                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 94095.695150                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94095.695150                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       213062                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          213062                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  19622093000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  19622093000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.741823                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.741823                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 92095.695150                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 92095.695150                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         543529                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            543529                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       213719                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           89                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1587747                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1801555                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  15416543499                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      5892000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 109646430998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 125068866497                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       213719                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           89                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      2131276                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2345084                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.744975                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.768226                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 72134.641745                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 66202.247191                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 69057.873199                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69422.730084                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       213714                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           84                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1587747                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1801545                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  14988975999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      5167500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 106470936998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 121465080497                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999977                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.943820                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.744975                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.768222                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 70135.676647                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 61517.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67057.873199                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67422.729100                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks      1192855                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1192855                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1192855                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1192855                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15794.889008                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1795228                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1177467                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.524652                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    32885000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15794.889008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.964044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.964044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15388                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  167                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1524                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10131                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3566                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.939209                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   43239655                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  43239655                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    559706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    213714.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        84.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       496.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1798892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001971814150                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        33985                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        33985                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4187063                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             526572                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2015103                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     559706                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2015103                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   559706                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1917                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2015103                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               559706                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  822883                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  557189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  279564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  134799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   67521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   42965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   28142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   22272                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   22495                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   10038                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   7019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   5434                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   4312                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   3882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   3189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   1428                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     54                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   4388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   5198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  18963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  25390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  27983                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  32257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  33213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  34156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  34810                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  36554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  38361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  38168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  35988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  34652                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  34349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  34389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  34488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  34516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   2961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   2527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   2276                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   2033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   1579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   1435                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   1284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   1140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    622                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        33985                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      59.237311                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.307576                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    535.514852                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        33895     99.74%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           61      0.18%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            7      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263            4      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         33985                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        33985                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.467706                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.427456                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.252737                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            28103     82.69%     82.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              539      1.59%     84.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3340      9.83%     94.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1063      3.13%     97.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              403      1.19%     98.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              191      0.56%     98.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               67      0.20%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               78      0.23%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               35      0.10%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               54      0.16%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               78      0.23%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               15      0.04%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                7      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         33985                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  122688                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               128966592                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             35821184                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2004456657.32081056                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              556748919.45592940                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   64339873500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      24988.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     13677696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         5376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        31744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    115129088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     35817920                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 212584890.232737362385                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 83556.204925975544                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 493379.495753379422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1789387959.424976110458                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 556698188.902938604355                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       213714                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           84                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          496                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1800809                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       559706                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   8031208544                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      2389426                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     15970994                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  66209834246                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3613385993646                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     37579.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28445.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32199.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     36766.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6455864.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     13677696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         5376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        31744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    115251776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      128966592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        31744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     35821184                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     35821184                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       213714                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           84                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          496                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1800809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2015103                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       559706                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         559706                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    212584890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        83556                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         493379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1791294831                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2004456657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       493379                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        493379                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    556748919                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        556748919                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    556748919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    212584890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        83556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        493379                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1791294831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2561205577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2013186                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              559655                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        58678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        50487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        58318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        56282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        54211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        55774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        55964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        59346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        72467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        82215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        57082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        62722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        63518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        56783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        60037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        54924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        62590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        60956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        73087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        75710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        60221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        62826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        62442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        61899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        63127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        82221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        90727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        68074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        76185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        55926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        46885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        51502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        14500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        12589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        14636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        14803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        17296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        19711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        18311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        20446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        19951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        21823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        20937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        21812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        22016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        20172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        18125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        18802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        17018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        17553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        18498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        19585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        18707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        19236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        17215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        18388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        15400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        15985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        16540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        14769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        14838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        14158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        11996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        13839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             39044753698                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6707935752                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        74259403210                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19394.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36886.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1522129                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             291892                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            75.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           52.16                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       758816                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   216.995825                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   134.653382                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   263.561876                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       359016     47.31%     47.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       211978     27.94%     75.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        64372      8.48%     83.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        30954      4.08%     87.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        17831      2.35%     90.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        11752      1.55%     91.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         8509      1.12%     92.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6843      0.90%     93.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        47561      6.27%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       758816                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             128843904                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           35817920                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2002.549785                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              556.698189                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.90                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1180079619.264000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1568896578.244804                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4033050198.374418                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1112251721.280002                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11447375333.552402                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 51853786437.499229                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2158646467.891275                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  73354086356.107330                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1140.102134                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3042623596                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2892050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  58405251904                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1186491773.376002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1577413162.248011                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   4435047894.950440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  991209357.600001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11447375333.552402                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 52568777150.769897                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1609275072.384088                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  73815589744.881500                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1147.275027                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2191927054                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2892050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59255948446                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1802041                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        559706                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1430036                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             213062                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            213062                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1802041                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             85                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6020033                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6020037                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6020037                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    164787776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    164787792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                164787792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2015190                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2015190    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2015190                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          7177720500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        10599570698                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4004930                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1997228                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            2345580                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1752561                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1437532                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            287214                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           287213                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            496                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2345084                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           165                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          165                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          992                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7253919                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          256                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       641141                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                7896308                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    231126032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     13678016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               244841488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          559706                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  35821184                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3192672                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002348                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.048398                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3185176     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    7496      0.23%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3192672                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3228116487                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            498994                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2418572500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             91495                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         213851734                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       5263361                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2630397                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         7496                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  64339925500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.072537                       # Number of seconds simulated (Second)
simTicks                                  72536663500                       # Number of ticks simulated (Tick)
finalTick                                136876589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2718.29                       # Real time elapsed on the host (Second)
hostTickRate                                 26684685                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17525124                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    36788                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      36788                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        145073327                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        86231333                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       30                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       74819255                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 403723                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             36231272                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          21920590                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  30                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           145064413                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.515766                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.393660                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 119427069     82.33%     82.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8504312      5.86%     88.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4981249      3.43%     91.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3975884      2.74%     94.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2667734      1.84%     96.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2096693      1.45%     97.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1509567      1.04%     98.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1002250      0.69%     99.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    899655      0.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             145064413                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  261591     22.36%     22.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     22.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     22.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2299      0.20%     22.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                 95570      8.17%     30.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    22      0.00%     30.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                36565      3.13%     33.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               735      0.06%     33.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 69607      5.95%     39.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               233750     19.98%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     59.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 302983     25.90%     85.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                116699      9.98%     95.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             47491      4.06%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             2497      0.21%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           14      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      43082856     57.58%     57.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          708      0.00%     57.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     57.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       279706      0.37%     57.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      3662018      4.89%     62.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        79783      0.11%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       434816      0.58%     63.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       739757      0.99%     64.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       162569      0.22%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2333840      3.12%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     11185624     14.95%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4404992      5.89%     88.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      7263854      9.71%     98.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1188718      1.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       74819255                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.515734                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1169809                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015635                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                263388388                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                94699009                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        55833073                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  32888063                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 27769963                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         14699188                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    59355453                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     16633597                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          72092778                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16891443                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1706054                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22150934                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10560144                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5259491                       # Number of stores executed (Count)
system.cpu.numRate                           0.496940                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              93                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            8914                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.901466                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.901466                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.344653                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.344653                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   83465938                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  45167672                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    16901262                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   10049181                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                1193144617                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 10621167                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                136876589000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       19535962                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6665006                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2694130                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2189187                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            889516                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             162257                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       162273                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses     18071269                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses        21310                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     38287070                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     8.638240                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     8.941842                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      3843341     10.04%     10.04% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1     10172264     26.57%     36.61% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      5560489     14.52%     51.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1489377      3.89%     55.02% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       672002      1.76%     56.77% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       784643      2.05%     58.82% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       577157      1.51%     60.33% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       280958      0.73%     61.07% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       174901      0.46%     61.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       108893      0.28%     61.81% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        54602      0.14%     61.95% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        29006      0.08%     62.03% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        11217      0.03%     62.05% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13         9132      0.02%     62.08% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14       158123      0.41%     62.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     62.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     62.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     62.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     62.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     62.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20     14360965     37.51%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     38287070                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        36360115                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts           1051789                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    139484130                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.358464                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.468946                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       127393739     91.33%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4271575      3.06%     94.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1257271      0.90%     95.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1090969      0.78%     96.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          372774      0.27%     96.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          304155      0.22%     96.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          361130      0.26%     96.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          697810      0.50%     97.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3734707      2.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    139484130                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15272850                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11045280                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7709242                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   11665490                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    46790640                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 67318                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28706368     57.41%     57.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          521      0.00%     57.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     57.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       266756      0.53%     57.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      2865821      5.73%     63.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        43580      0.09%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       309689      0.62%     64.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       729666      1.46%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       132837      0.27%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1671913      3.34%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6444375     12.89%     82.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3183247      6.37%     88.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4600905      9.20%     97.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1044323      2.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3734707                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14001592                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14001592                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14001592                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14001592                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6535053                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6535053                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6535053                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6535053                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 348523440399                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 348523440399                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 348523440399                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 348523440399                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20536645                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20536645                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20536645                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20536645                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.318214                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.318214                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.318214                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.318214                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53331.386968                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 53331.386968                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53331.386968                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 53331.386968                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       396258                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         3874                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        23878                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           63                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      16.595108                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    61.492063                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1266392                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1266392                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4091812                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4091812                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4091812                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4091812                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2443241                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2443241                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2443241                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2443241                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 130256128723                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 130256128723                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 130256128723                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 130256128723                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.118970                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.118970                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.118970                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.118970                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 53312.844997                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 53312.844997                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 53312.844997                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 53312.844997                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2443240                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11331029                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11331029                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      4978045                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       4978045                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 247935892500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 247935892500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     16309074                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     16309074                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.305232                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.305232                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49805.876102                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49805.876102                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2969395                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2969395                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2008650                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2008650                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 104509836000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 104509836000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.123161                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.123161                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 52029.888731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 52029.888731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2670563                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2670563                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1557008                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1557008                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 100587547899                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 100587547899                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4227571                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4227571                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.368298                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.368298                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 64603.102809                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 64603.102809                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1122417                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1122417                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       434591                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       434591                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  25746292723                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  25746292723                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.102799                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.102799                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 59242.581469                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 59242.581469                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             16624347                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2445288                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.798523                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          253                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1791                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          166736400                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         166736400                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4358679                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             125136208                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  10928350                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3583463                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1057713                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7260615                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                177586                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               96825105                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1240605                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      2199711                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      2199711                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      2199711                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      2199711                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       379477                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       379477                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       379477                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       379477                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  27628868000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  27628868000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  27628868000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  27628868000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      2579188                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      2579188                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      2579188                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      2579188                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.147130                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.147130                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.147130                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.147130                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 72807.753830                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 72807.753830                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 72807.753830                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 72807.753830                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       379477                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       379477                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       379477                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       379477                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  27249391000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  27249391000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  27249391000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  27249391000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.147130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.147130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.147130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.147130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71807.753830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 71807.753830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71807.753830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 71807.753830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       379477                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      2199711                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      2199711                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       379477                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       379477                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  27628868000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  27628868000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      2579188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      2579188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.147130                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.147130                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 72807.753830                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 72807.753830                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       379477                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       379477                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  27249391000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  27249391000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.147130                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.147130                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71807.753830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 71807.753830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      2580541                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       379493                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     6.799970                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      5537853                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      5537853                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              15536                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      119297958                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8462033                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8462033                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     143550985                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2462116                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                     256647                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  570                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          8821                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          796                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9408969                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   212                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                     4747                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          145064413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.822379                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.202452                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                122466865     84.42%     84.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2940236      2.03%     86.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3139226      2.16%     88.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1375238      0.95%     89.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1719775      1.19%     90.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1518557      1.05%     91.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1429401      0.99%     92.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   895645      0.62%     93.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  9579470      6.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            145064413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.058329                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.822329                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9408590                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9408590                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9408590                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9408590                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          373                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             373                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          373                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            373                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     24207496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     24207496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     24207496                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     24207496                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9408963                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9408963                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9408963                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9408963                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000040                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64899.453083                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64899.453083                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64899.453083                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64899.453083                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6049                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           60                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     100.816667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            75                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           75                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           75                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          298                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          298                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     20555996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     20555996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     20555996                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     20555996                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68979.852349                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68979.852349                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68979.852349                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68979.852349                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9408590                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9408590                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          373                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           373                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     24207496                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     24207496                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9408963                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9408963                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64899.453083                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64899.453083                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           75                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           75                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          298                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          298                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     20555996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     20555996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68979.852349                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68979.852349                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           570.552077                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             17671943                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                794                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           22256.855164                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   570.552077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.278590                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.278590                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          794                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          759                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.387695                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           75272002                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          75272002                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1057713                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   32609231                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 40933122                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               86231363                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               146872                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19535962                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6665006                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    20                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    262647                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 40466874                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6485                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         325140                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       866236                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1191376                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 70921451                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                70532261                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  46181973                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  63768842                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.486184                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.724209                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           29                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           29                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           29                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           29                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker        14296                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total        14296                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker        14296                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total        14296                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker    987480000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total    987480000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker    987480000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total    987480000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker        14325                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total        14325                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker        14325                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total        14325                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.997976                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.997976                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.997976                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.997976                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 69073.866816                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 69073.866816                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 69073.866816                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 69073.866816                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker        14296                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total        14296                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker        14296                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total        14296                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker    973184000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total    973184000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker    973184000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total    973184000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.997976                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.997976                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.997976                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.997976                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 68073.866816                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 68073.866816                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 68073.866816                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 68073.866816                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements        14296                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           29                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           29                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker        14296                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total        14296                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker    987480000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total    987480000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker        14325                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total        14325                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.997976                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.997976                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 69073.866816                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 69073.866816                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker        14296                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total        14296                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker    973184000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total    973184000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.997976                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.997976                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 68073.866816                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 68073.866816                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs        14371                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs        14307                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.004473                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses        42946                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses        42946                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      427850                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 8490656                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1932                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6485                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2437427                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   29                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  23206                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11045280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             49.167165                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           114.395702                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7758643     70.24%     70.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               160349      1.45%     71.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                50622      0.46%     72.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                40205      0.36%     72.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                42140      0.38%     72.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                48268      0.44%     73.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                52200      0.47%     73.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                76288      0.69%     74.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               123453      1.12%     75.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               238191      2.16%     77.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             846804      7.67%     85.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             366209      3.32%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             111538      1.01%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             126343      1.14%     90.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              90137      0.82%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              58680      0.53%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             148451      1.34%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              95826      0.87%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              35575      0.32%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              21979      0.20%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              18613      0.17%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              18945      0.17%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              24145      0.22%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              22296      0.20%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              27271      0.25%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              23842      0.22%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              17979      0.16%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              29532      0.27%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              23825      0.22%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              16891      0.15%     97.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           330040      2.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             7287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11045280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  16796452                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  854727                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              17651179                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5265528                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 165703                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5431231                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      22061980                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                     1020430                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23082410                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9408970                       # read hits (Count)
system.cpu.mmu.itb.readMisses                    4779                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9413749                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9408970                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                        4779                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9413749                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1057713                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6260311                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                90763739                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            585                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12321666                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              34660399                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               92197433                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                996869                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                5987255                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               25024456                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                5239680                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            71123918                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   131525043                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                103191982                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  24816338                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              38130536                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 32993320                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      11                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  19491314                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        222109539                       # The number of ROB reads (Count)
system.cpu.rob.writes                       178396742                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 712887                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    712887                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                712887                       # number of overall hits (Count)
system.l2.overallHits::total                   712887                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       379477                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker        14296                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  298                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1730326                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2124397                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       379477                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker        14296                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 298                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1730326                       # number of overall misses (Count)
system.l2.overallMisses::total                2124397                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  26659665500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker    951318000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        20244499                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    125768514496                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       153399742495                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  26659665500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker    951318000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       20244499                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   125768514496                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      153399742495                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       379477                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker        14296                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                298                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2443213                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2837284                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       379477                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker        14296                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               298                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2443213                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2837284                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.708217                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.748743                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.708217                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.748743                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 70253.705758                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 66544.348069                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 67934.560403                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 72684.866607                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72208.604369                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 70253.705758                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 66544.348069                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 67934.560403                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 72684.866607                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72208.604369                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               553406                       # number of writebacks (Count)
system.l2.writebacks::total                    553406                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker          320                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker          263                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   583                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker          320                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker          263                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  583                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       379157                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker        14033                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              298                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1730326                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2123814                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       379157                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker        14033                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             298                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1730326                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2123814                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  25888219500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker    913083500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     19648499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 122307864496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   149128815995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  25888219500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker    913083500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     19648499                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 122307864496                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  149128815995                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999157                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.981603                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.708217                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.748538                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999157                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.981603                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.708217                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.748538                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 68278.363580                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 65066.878073                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 65934.560403                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70684.867762                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70217.455952                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 68278.363580                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 65066.878073                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 65934.560403                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70684.867762                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70217.455952                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         553406                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1559010                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1559010                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             16                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                16                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           12                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              12                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.428571                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.428571                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           12                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           12                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       120000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       120000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.428571                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.428571                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        10000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        10000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           298                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              298                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     20244499                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     20244499                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          298                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            298                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 67934.560403                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 67934.560403                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          298                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          298                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     19648499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     19648499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 65934.560403                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 65934.560403                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             145525                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                145525                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           289038                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              289038                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  24871036498                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    24871036498                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         434563                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            434563                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.665123                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.665123                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 86047.635598                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 86047.635598                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       289038                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          289038                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  24292962498                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  24292962498                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.665123                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.665123                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 84047.642518                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84047.642518                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         567362                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            567362                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       379477                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker        14296                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1441288                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1835061                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  26659665500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker    951318000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 100897477998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 128508461498                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       379477                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker        14296                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      2008650                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2402423                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.717541                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.763838                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 70253.705758                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 66544.348069                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 70005.077402                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 70029.531170                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker          320                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker          263                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           583                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       379157                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker        14033                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1441288                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1834478                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  25888219500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker    913083500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  98014901998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 124816204998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999157                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.981603                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.717541                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.763595                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 68278.363580                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 65066.878073                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68005.077402                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68039.085232                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      1266392                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1266392                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1266392                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1266392                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15834.140683                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1994683                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1281780                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.556182                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15834.140683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.966439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.966439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15471                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  159                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1499                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10151                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3662                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.944275                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   46568104                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  46568104                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    553406.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    379157.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples     14033.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1728800.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005949660812                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        33507                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        33507                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4400116                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             520713                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2123814                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     553406                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2123814                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   553406                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1526                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2123814                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               553406                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  911637                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  590881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  297419                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  142178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   65476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   37764                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   22760                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   16284                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   14849                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    6677                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   4702                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   3528                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   2783                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   2416                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   2035                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   5364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   6285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  19732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  25908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  28771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  32451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  33323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  34361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  34636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  35981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  37538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  37559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  35597                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  34110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  33848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  33858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  33842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  33939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   2316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   1918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   1638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   1187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        33507                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      63.338735                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    838.841390                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        33488     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-12287            4      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-14335            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-38911            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-40959            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104448-106495            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         33507                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        33507                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.516131                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.476209                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.237412                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26774     79.91%     79.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              556      1.66%     81.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             4138     12.35%     93.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1113      3.32%     97.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              471      1.41%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              168      0.50%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               71      0.21%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               55      0.16%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               27      0.08%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               46      0.14%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               62      0.19%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                6      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                5      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                6      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         33507                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   97664                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               135924096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             35417984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1873867495.98704648                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              488276993.88185948                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   72536709000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27094.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     24266048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker       898112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        19072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    110643200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     35417984                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 334534934.874692738056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 12381490.361767191440                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 262929.104810562450                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1525341732.874162197113                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 488276993.881859481335                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       379157                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker        14033                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          298                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1730326                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       553406                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker  13591569536                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker    455154930                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9931640                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  64949985054                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4106398533500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     35846.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     32434.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33327.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37536.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   7420227.71                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     24266048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker       898112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        19072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    110740800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      135924032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        19072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        19072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     35417984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     35417984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       379157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker        14033                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          298                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1730325                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2123813                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       553406                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         553406                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    334534935                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker     12381490                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         262929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1526687259                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1873866614                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       262929                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        262929                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    488276994                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        488276994                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    488276994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    334534935                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker     12381490                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        262929                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1526687259                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2362143608                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2122288                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              553406                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        60969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        64466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        57596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        67465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        52067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        50884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        52136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        61272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        88920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        91082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        54334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        57531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        62371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        54322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        57521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        57283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        60624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        57420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        66251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        65618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        56625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        58733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        56882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        57206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        83763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       149504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        79319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        77096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        78536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        75200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        57665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        51627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        16175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        16077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        16394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        17252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        18630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        17530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        19462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        20170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        20073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        19313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        20044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        20372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        18768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        17940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        17791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        18544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        17757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        18514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        19399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        17509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        17804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        16465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        16788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        15425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        15819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        15265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        15007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        15333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        15002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        13888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        15014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             41883579464                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7071463616                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        79006641160                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19735.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37227.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1498512                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             292126                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            70.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           52.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       885054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   193.484854                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   123.088684                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   242.246373                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       456081     51.53%     51.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       243632     27.53%     79.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        66674      7.53%     86.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        30607      3.46%     90.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        18178      2.05%     92.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        11358      1.28%     93.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         8178      0.92%     94.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6384      0.72%     95.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        43962      4.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       885054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             135826432                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           35417984                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1872.521087                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              488.276994                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.54                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               66.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1370014734.816002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1821412879.305622                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4165174815.379238                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1089486511.008004                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 12907563352.620331                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 59311708906.767181                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1779095053.209694                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  82444456253.107605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1136.590136                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2433007176                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3260950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  66842706324                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1390255435.295996                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1848322631.097618                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   4761840853.459241                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  990487726.367999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 12907563352.620331                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 59867734395.572174                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1351866429.043339                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  83118070823.457611                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1145.876676                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1777977362                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3260950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  67497736138                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1834776                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        553406                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1559010                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             289038                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            289037                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1834776                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             12                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6360055                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6360055                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6360055                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    171342016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    171342016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                171342016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2123826                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2123826    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2123826                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          7341028000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        11163065810                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4236242                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2123444                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            2402720                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1819798                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1570621                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            434563                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           434563                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            298                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2402423                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            28                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           28                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          596                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7329721                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        42888                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1138431                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                8511636                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    237414656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       914944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     24286528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               262635200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          553406                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  35417984                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3390731                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003424                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.058418                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3379120     99.66%     99.66% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   11611      0.34%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3390731                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3470396464                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            300495                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2443226000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy          14517556                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         379845761                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       5674365                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2837040                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        11611                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  72536663500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
