Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VgaDriver.v" in library work
Compiling verilog file "ColorGenerator.v" in library work
Module <VgaDriver> compiled
Compiling verilog file "TopModule.v" in library work
Module <ColorGenerator> compiled
Module <TopModule> compiled
No errors in compilation
Analysis of file <"TopModule.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TopModule> in library <work>.

Analyzing hierarchy for module <ColorGenerator> in library <work>.

Analyzing hierarchy for module <VgaDriver> in library <work> with parameters.
	H_BACKP_CLOCKS = "00000000000000000000000000110000"
	H_CLOCKS = "00000000000000000000001100100000"
	H_DISP_CLOCKS = "00000000000000000000001010000000"
	H_FRONTP_CLOCKS = "00000000000000000000000000010000"
	H_PULSEW_CLOCKS = "00000000000000000000000001100000"
	V_BACKP_LINES = "00000000000000000000000000011101"
	V_DISP_LINES = "00000000000000000000000111100000"
	V_FRONTP_LINES = "00000000000000000000000000001010"
	V_LINES = "00000000000000000000001000001001"
	V_PULSEW_LINES = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TopModule>.
Module <TopModule> is correct for synthesis.
 
Analyzing module <ColorGenerator> in library <work>.
WARNING:Xst:2725 - "ColorGenerator.v" line 37: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ColorGenerator.v" line 38: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ColorGenerator.v" line 39: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ColorGenerator.v" line 49: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ColorGenerator.v" line 50: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ColorGenerator.v" line 51: Size mismatch between case item and case selector.
Module <ColorGenerator> is correct for synthesis.
 
Analyzing module <VgaDriver> in library <work>.
	H_BACKP_CLOCKS = 32'sb00000000000000000000000000110000
	H_CLOCKS = 32'sb00000000000000000000001100100000
	H_DISP_CLOCKS = 32'sb00000000000000000000001010000000
	H_FRONTP_CLOCKS = 32'sb00000000000000000000000000010000
	H_PULSEW_CLOCKS = 32'sb00000000000000000000000001100000
	V_BACKP_LINES = 32'sb00000000000000000000000000011101
	V_DISP_LINES = 32'sb00000000000000000000000111100000
	V_FRONTP_LINES = 32'sb00000000000000000000000000001010
	V_LINES = 32'sb00000000000000000000001000001001
	V_PULSEW_LINES = 32'sb00000000000000000000000000000010
WARNING:Xst:2337 - "VgaDriver.v" line 60: File argument of function $fdisplay is not constant. Skipping call to system function.
WARNING:Xst:2323 - "VgaDriver.v" line 88: Parameter 2 is not constant in call of system task $display.
"VgaDriver.v" line 88: $display : %d
WARNING:Xst:905 - "VgaDriver.v" line 87: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RGB_in>
Module <VgaDriver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ColorGenerator>.
    Related source file is "ColorGenerator.v".
    Found finite state machine <FSM_0> for signal <channel>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_IN                    (rising_edge)        |
    | Clock enable       | channel$and0000           (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <RGB_out_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RGB_out_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RGB_out_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RGB_out_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RGB_out_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RGB_out_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RGB_out_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RGB_out_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <button_last>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <ColorGenerator> synthesized.


Synthesizing Unit <VgaDriver>.
    Related source file is "VgaDriver.v".
WARNING:Xst:1872 - Variable <mon> is used but never assigned.
    Found 32-bit up accumulator for signal <count>.
    Found 10-bit up counter for signal <H_COUNT>.
    Found 10-bit adder carry out for signal <H_COUNT$addsub0000> created at line 61.
    Found 10-bit comparator less for signal <H_SYNC$cmp_lt0000> created at line 73.
    Found 1-bit register for signal <PXL_CLK>.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 90.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 90.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 90.
    Found 10-bit comparator less for signal <RGB$cmp_lt0001> created at line 90.
    Found 10-bit up counter for signal <V_COUNT>.
    Found 10-bit adder carry out for signal <V_COUNT$addsub0001> created at line 64.
    Found 10-bit comparator less for signal <V_SYNC$cmp_lt0000> created at line 74.
    Found 10-bit subtractor for signal <xCoord$addsub0000> created at line 76.
    Found 10-bit subtractor for signal <xCoord$addsub0001> created at line 76.
    Found 10-bit subtractor for signal <yCoord$addsub0000> created at line 79.
    Found 10-bit subtractor for signal <yCoord$addsub0001> created at line 79.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <VgaDriver> synthesized.


Synthesizing Unit <TopModule>.
    Related source file is "TopModule.v".
Unit <TopModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 4
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 2
 1-bit register                                        : 2
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <generator/channel/FSM> on signal <channel[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 010
 010   | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 6
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 4
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 2
 Flip-Flops                                            : 2
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <ColorGenerator> ...

Optimizing unit <VgaDriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopModule.ngr
Top Level Output File Name         : TopModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 154
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 36
#      LUT2                        : 3
#      LUT3                        : 9
#      LUT4                        : 16
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 38
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 33
#      FD                          : 1
#      FDE                         : 3
#      FDR                         : 11
#      FDRE                        : 10
#      LD                          : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       42  out of   4656     0%  
 Number of Slice Flip Flops:             33  out of   9312     0%  
 Number of 4 input LUTs:                 71  out of   9312     0%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
CLK_IN                             | BUFGP                    | 5     |
generator/channel_FSM_FFd3         | NONE(generator/RGB_out_7)| 3     |
generator/channel_FSM_FFd2         | NONE(generator/RGB_out_4)| 3     |
generator/channel_FSM_FFd1         | NONE(generator/RGB_out_1)| 2     |
driver/PXL_CLK1                    | BUFG                     | 20    |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.346ns (Maximum Frequency: 119.818MHz)
   Minimum input arrival time before clock: 3.534ns
   Maximum output required time after clock: 9.863ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 2.976ns (frequency: 336.021MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               2.976ns (Levels of Logic = 1)
  Source:            generator/button_last (FF)
  Destination:       generator/channel_FSM_FFd1 (FF)
  Source Clock:      CLK_IN rising
  Destination Clock: CLK_IN rising

  Data Path: generator/button_last to generator/channel_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  generator/button_last (generator/button_last)
     LUT2:I0->O            3   0.704   0.531  generator/channel_and00001 (generator/channel_and0000)
     FDE:CE                    0.555          generator/channel_FSM_FFd3
    ----------------------------------------
    Total                      2.976ns (1.850ns logic, 1.126ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'driver/PXL_CLK1'
  Clock period: 8.346ns (frequency: 119.818MHz)
  Total number of paths / destination ports: 2710 / 50
-------------------------------------------------------------------------
Delay:               8.346ns (Levels of Logic = 8)
  Source:            driver/V_COUNT_2 (FF)
  Destination:       driver/V_COUNT_9 (FF)
  Source Clock:      driver/PXL_CLK1 rising
  Destination Clock: driver/PXL_CLK1 rising

  Data Path: driver/V_COUNT_2 to driver/V_COUNT_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.808  driver/V_COUNT_2 (driver/V_COUNT_2)
     LUT1:I0->O            1   0.704   0.000  driver/Madd_V_COUNT_addsub0001_cy<2>_rt (driver/Madd_V_COUNT_addsub0001_cy<2>_rt)
     MUXCY:S->O            1   0.464   0.000  driver/Madd_V_COUNT_addsub0001_cy<2> (driver/Madd_V_COUNT_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  driver/Madd_V_COUNT_addsub0001_cy<3> (driver/Madd_V_COUNT_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  driver/Madd_V_COUNT_addsub0001_cy<4> (driver/Madd_V_COUNT_addsub0001_cy<4>)
     XORCY:CI->O           1   0.804   0.424  driver/Madd_V_COUNT_addsub0001_xor<5> (driver/V_COUNT_addsub0001<5>)
     LUT4:I3->O            1   0.704   0.424  driver/V_COUNT_and0000143_SW0_SW0 (N14)
     LUT4_L:I3->LO         1   0.704   0.104  driver/V_COUNT_and0000143_SW0 (N12)
     LUT4:I3->O           10   0.704   0.882  driver/V_COUNT_and000057 (driver/V_COUNT_and0000)
     FDRE:R                    0.911          driver/V_COUNT_0
    ----------------------------------------
    Total                      8.346ns (5.704ns logic, 2.642ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.534ns (Levels of Logic = 2)
  Source:            BUTTON (PAD)
  Destination:       generator/channel_FSM_FFd1 (FF)
  Destination Clock: CLK_IN rising

  Data Path: BUTTON to generator/channel_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  BUTTON_IBUF (BUTTON_IBUF)
     LUT2:I1->O            3   0.704   0.531  generator/channel_and00001 (generator/channel_and0000)
     FDE:CE                    0.555          generator/channel_FSM_FFd3
    ----------------------------------------
    Total                      3.534ns (2.477ns logic, 1.057ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'generator/channel_FSM_FFd3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            SW<1> (PAD)
  Destination:       generator/RGB_out_6 (LATCH)
  Destination Clock: generator/channel_FSM_FFd3 falling

  Data Path: SW<1> to generator/RGB_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  SW_1_IBUF (SW_1_IBUF)
     LD:D                      0.308          generator/RGB_out_6
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'generator/channel_FSM_FFd2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            SW<1> (PAD)
  Destination:       generator/RGB_out_3 (LATCH)
  Destination Clock: generator/channel_FSM_FFd2 falling

  Data Path: SW<1> to generator/RGB_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  SW_1_IBUF (SW_1_IBUF)
     LD:D                      0.308          generator/RGB_out_3
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'generator/channel_FSM_FFd1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            SW<1> (PAD)
  Destination:       generator/RGB_out_1 (LATCH)
  Destination Clock: generator/channel_FSM_FFd1 falling

  Data Path: SW<1> to generator/RGB_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  SW_1_IBUF (SW_1_IBUF)
     LD:D                      0.308          generator/RGB_out_1
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'driver/PXL_CLK1'
  Total number of paths / destination ports: 366 / 18
-------------------------------------------------------------------------
Offset:              9.863ns (Levels of Logic = 5)
  Source:            driver/V_COUNT_3 (FF)
  Destination:       B<1> (PAD)
  Source Clock:      driver/PXL_CLK1 rising

  Data Path: driver/V_COUNT_3 to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.808  driver/V_COUNT_3 (driver/V_COUNT_3)
     LUT3:I0->O            1   0.704   0.595  driver/RGB_cmp_lt0001121 (driver/RGB_cmp_lt0001121)
     LUT3:I0->O            4   0.704   0.666  driver/RGB_cmp_lt0001135 (driver/RGB_cmp_lt0001)
     LUT3:I1->O            5   0.704   0.668  driver/RGB<0>211 (driver/N10)
     LUT3:I2->O            2   0.704   0.447  driver/RGB<7>1 (LED_7_OBUF)
     OBUF:I->O                 3.272          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      9.863ns (6.679ns logic, 3.184ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'generator/channel_FSM_FFd1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.694ns (Levels of Logic = 2)
  Source:            generator/RGB_out_1 (LATCH)
  Destination:       B<1> (PAD)
  Source Clock:      generator/channel_FSM_FFd1 falling

  Data Path: generator/RGB_out_1 to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  generator/RGB_out_1 (generator/RGB_out_1)
     LUT3:I0->O            2   0.704   0.447  driver/RGB<1>1 (LED_1_OBUF)
     OBUF:I->O                 3.272          B_1_OBUF (B<1>)
    ----------------------------------------
    Total                      5.694ns (4.652ns logic, 1.042ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'generator/channel_FSM_FFd2'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.598ns (Levels of Logic = 2)
  Source:            generator/RGB_out_4 (LATCH)
  Destination:       G<2> (PAD)
  Source Clock:      generator/channel_FSM_FFd2 falling

  Data Path: generator/RGB_out_4 to G<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.499  generator/RGB_out_4 (generator/RGB_out_4)
     LUT4:I1->O            2   0.704   0.447  driver/RGB<4>1 (LED_4_OBUF)
     OBUF:I->O                 3.272          G_2_OBUF (G<2>)
    ----------------------------------------
    Total                      5.598ns (4.652ns logic, 0.946ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'generator/channel_FSM_FFd3'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.694ns (Levels of Logic = 2)
  Source:            generator/RGB_out_7 (LATCH)
  Destination:       R<2> (PAD)
  Source Clock:      generator/channel_FSM_FFd3 falling

  Data Path: generator/RGB_out_7 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  generator/RGB_out_7 (generator/RGB_out_7)
     LUT3:I0->O            2   0.704   0.447  driver/RGB<7>1 (LED_7_OBUF)
     OBUF:I->O                 3.272          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      5.694ns (4.652ns logic, 1.042ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.53 secs
 
--> 

Total memory usage is 258152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    1 (   0 filtered)

