// Seed: 138123398
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge 1) id_2)
  else $clog2(99);
  ;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    output tri0  id_3
);
  id_5 :
  assert property (@(posedge id_2) 1'h0)
  else $clog2(70);
  ;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_2,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout supply1 id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_15 = id_9;
  parameter id_16 = -1;
  wire id_17;
  wire id_18;
  ;
  assign id_10 = 1'h0;
  wire id_19;
  ;
endmodule
