2f878d04218c ("clk: tegra: Fix missing prototype for tegra210_clk_register_emc()")
0ac65fc946d3 ("clk: tegra: Implement Tegra210 EMC clock")
ed1a2459e20c ("clk: tegra: Add Tegra20/30 EMC clock implementation")
d14ce174ca02 ("clk: tegra20: Check whether direct PLLM sourcing is turned off for EMC")
514fddba845e ("clk: tegra20: Turn EMC clock gate into divider")
5d797111afe1 ("clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20")
2dcabf053c6e ("clk: tegra: Mark HCLK, SCLK and EMC as critical")
d80a32fe98b7 ("clk: tegra: Bump SCLK clock rate to 216 MHz")
68d724cedcca ("clk: tegra: Add Tegra210 special resets")
e745f992cf4b ("clk: tegra: Rework pll_u")
3843832fc8ca ("clk: tegra: Handle UTMIPLL IDDQ")
24c3ebef1ab6 ("clk: tegra: Add aclk")
319af7975c9f ("clk: tegra: Define Tegra210 DMIC sync clocks")
bfa34832df1f ("clk: tegra: Add CEC clock")
8dce89a1c2cf ("clk: tegra: Don't warn for PLL defaults unnecessarily")
34ac2c278b30 ("clk: tegra: Fix ISP clock modelling")
9326947f2215 ("clk: tegra: Fix pll_a1 iddq register, add pll_a1")
ca6f2796eef7 ("clk: tegra: Add BPMP clock driver")
