[{"items": 623, "folder": "adders", "datasets": [{"items": 534, "folder": "adders/8_unsigned", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add8u_206.v"}, {"type": "C file", "file": "add8u_206.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8u_206"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1881_pdk45.v"}, {"type": "C file", "file": "add8u_1881.c"}], "references": [1], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8u_1881"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1871_pdk45.v"}, {"type": "C file", "file": "add8u_1871.c"}], "references": [1], "params": {"mae%": "0.16", "area": "57.3", "mre%": "0.40", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8u_1871"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_17F4_pdk45.v"}, {"type": "C file", "file": "add8u_17F4.c"}], "references": [1], "params": {"mae%": "0.33", "area": "56.3", "mre%": "0.91", "delay": "0.39", "wce%": "1.37", "pwr": "0.021", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8u_17F4"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_178E_pdk45.v"}, {"type": "C file", "file": "add8u_178E.c"}], "references": [1], "params": {"mae%": "0.68", "area": "53.0", "mre%": "1.80", "delay": "0.50", "wce%": "2.93", "pwr": "0.017", "ep%": "85.74", "wcre%": "200.00"}, "name": "add8u_178E"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_18BE_pdk45.v"}, {"type": "C file", "file": "add8u_18BE.c"}], "references": [1], "params": {"mae%": "1.05", "area": "28.2", "mre%": "2.93", "delay": "0.27", "wce%": "3.12", "pwr": "0.012", "ep%": "94.14", "wcre%": "800.00"}, "name": "add8u_18BE"}, {"files": [{"type": "Verilog file", "file": "add8u_132.v"}, {"type": "C file", "file": "add8u_132.c"}], "references": [], "params": {"mae%": "2.03", "area": "25.8", "mre%": "6.23", "delay": "0.24", "wce%": "6.64", "pwr": "0.0095", "ep%": "97.07", "wcre%": "3100.00"}, "name": "add8u_132"}, {"files": [{"type": "Verilog file", "file": "add8u_006.v"}, {"type": "C file", "file": "add8u_006.c"}], "references": [], "params": {"mae%": "4.92", "area": "15.0", "mre%": "14.58", "delay": "0.17", "wce%": "17.97", "pwr": "0.0046", "ep%": "98.77", "wcre%": "6300.00"}, "name": "add8u_006"}, {"files": [{"type": "Verilog file", "file": "add8u_125.v"}, {"type": "C file", "file": "add8u_125.c"}], "references": [], "params": {"mae%": "9.88", "area": "8.0", "mre%": "24.87", "delay": "0.11", "wce%": "30.47", "pwr": "0.0015", "ep%": "99.45", "wcre%": "6900.00"}, "name": "add8u_125"}, {"files": [{"type": "Verilog file", "file": "add8u_0C9.v"}, {"type": "C file", "file": "add8u_0C9.c"}], "references": [], "params": {"mae%": "15.29", "area": "0.0", "mre%": "37.63", "delay": "0.00", "wce%": "47.66", "pwr": "0.000", "ep%": "99.61", "wcre%": "800.00"}, "name": "add8u_0C9"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "adders/8_unsigned/pareto_pwr_mae/fig.png", "folder": "adders/8_unsigned/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add8u_206.v"}, {"type": "C file", "file": "add8u_206.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8u_206"}, {"files": [{"type": "Verilog file", "file": "add8u_1487.v"}, {"type": "C file", "file": "add8u_1487.c"}], "references": [0], "params": {"mae%": "0.098", "area": "61.5", "mre%": "0.27", "delay": "0.55", "wce%": "0.20", "pwr": "0.028", "ep%": "50.00", "wcre%": "100.00"}, "name": "add8u_1487"}, {"files": [{"type": "Verilog file", "file": "add8u_03A.v"}, {"type": "C file", "file": "add8u_03A.c"}], "references": [], "params": {"mae%": "0.21", "area": "52.6", "mre%": "0.61", "delay": "0.47", "wce%": "0.59", "pwr": "0.023", "ep%": "75.00", "wcre%": "100.00"}, "name": "add8u_03A"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1733_pdk45.v"}, {"type": "C file", "file": "add8u_1733.c"}], "references": [1], "params": {"mae%": "0.45", "area": "43.6", "mre%": "1.23", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "87.50", "wcre%": "300.00"}, "name": "add8u_1733"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_601_pdk45.v"}, {"type": "C file", "file": "add8u_601.c"}], "references": [0], "params": {"mae%": "0.88", "area": "53.0", "mre%": "2.54", "delay": "0.42", "wce%": "2.34", "pwr": "0.016", "ep%": "93.75", "wcre%": "1100.00"}, "name": "add8u_601"}, {"files": [{"type": "Verilog file", "file": "add8u_C7B.v"}, {"type": "C file", "file": "add8u_C7B.c"}], "references": [0], "params": {"mae%": "1.64", "area": "26.8", "mre%": "4.57", "delay": "0.27", "wce%": "4.30", "pwr": "0.012", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8u_C7B"}, {"files": [{"type": "Verilog file", "file": "add8u_13C.v"}, {"type": "C file", "file": "add8u_13C.c"}], "references": [], "params": {"mae%": "3.38", "area": "17.8", "mre%": "9.06", "delay": "0.19", "wce%": "8.98", "pwr": "0.0075", "ep%": "99.22", "wcre%": "300.00"}, "name": "add8u_13C"}, {"files": [{"type": "Verilog file", "file": "add8u_196.v"}, {"type": "C file", "file": "add8u_196.c"}], "references": [], "params": {"mae%": "6.45", "area": "8.9", "mre%": "16.82", "delay": "0.12", "wce%": "16.60", "pwr": "0.0032", "ep%": "99.22", "wcre%": "125.00"}, "name": "add8u_196"}, {"files": [{"type": "Verilog file", "file": "add8u_125.v"}, {"type": "C file", "file": "add8u_125.c"}], "references": [], "params": {"mae%": "9.88", "area": "8.0", "mre%": "24.87", "delay": "0.11", "wce%": "30.47", "pwr": "0.0015", "ep%": "99.45", "wcre%": "6900.00"}, "name": "add8u_125"}, {"files": [{"type": "Verilog file", "file": "add8u_0C9.v"}, {"type": "C file", "file": "add8u_0C9.c"}], "references": [], "params": {"mae%": "15.29", "area": "0.0", "mre%": "37.63", "delay": "0.00", "wce%": "47.66", "pwr": "0.000", "ep%": "99.61", "wcre%": "800.00"}, "name": "add8u_0C9"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "adders/8_unsigned/pareto_pwr_wce/fig.png", "folder": "adders/8_unsigned/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add8u_206.v"}, {"type": "C file", "file": "add8u_206.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8u_206"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1881_pdk45.v"}, {"type": "C file", "file": "add8u_1881.c"}], "references": [1], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8u_1881"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1871_pdk45.v"}, {"type": "C file", "file": "add8u_1871.c"}], "references": [1], "params": {"mae%": "0.16", "area": "57.3", "mre%": "0.40", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8u_1871"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1808_pdk45.v"}, {"type": "C file", "file": "add8u_1808.c"}], "references": [1], "params": {"mae%": "0.35", "area": "48.3", "mre%": "0.94", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8u_1808"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_175A_pdk45.v"}, {"type": "C file", "file": "add8u_175A.c"}], "references": [1], "params": {"mae%": "0.78", "area": "37.1", "mre%": "2.08", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "90.62", "wcre%": "500.00"}, "name": "add8u_175A"}, {"files": [{"type": "Verilog file", "file": "add8u_C7B.v"}, {"type": "C file", "file": "add8u_C7B.c"}], "references": [0], "params": {"mae%": "1.64", "area": "26.8", "mre%": "4.57", "delay": "0.27", "wce%": "4.30", "pwr": "0.012", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8u_C7B"}, {"files": [{"type": "Verilog file", "file": "add8u_235.v"}, {"type": "C file", "file": "add8u_235.c"}], "references": [0], "params": {"mae%": "3.40", "area": "17.8", "mre%": "9.24", "delay": "0.19", "wce%": "9.96", "pwr": "0.0075", "ep%": "98.44", "wcre%": "1500.00"}, "name": "add8u_235"}, {"files": [{"type": "Verilog file", "file": "add8u_0D0.v"}, {"type": "C file", "file": "add8u_0D0.c"}], "references": [], "params": {"mae%": "10.10", "area": "11.7", "mre%": "22.52", "delay": "0.14", "wce%": "37.50", "pwr": "0.0026", "ep%": "99.41", "wcre%": "1500.00"}, "name": "add8u_0D0"}, {"files": [{"type": "Verilog file", "file": "add8u_0C9.v"}, {"type": "C file", "file": "add8u_0C9.c"}], "references": [], "params": {"mae%": "15.29", "area": "0.0", "mre%": "37.63", "delay": "0.00", "wce%": "47.66", "pwr": "0.000", "ep%": "99.61", "wcre%": "800.00"}, "name": "add8u_0C9"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "adders/8_unsigned/pareto_pwr_mre/fig.png", "folder": "adders/8_unsigned/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add8u_206.v"}, {"type": "C file", "file": "add8u_206.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8u_206"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1881_pdk45.v"}, {"type": "C file", "file": "add8u_1881.c"}], "references": [1], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8u_1881"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1833_pdk45.v"}, {"type": "C file", "file": "add8u_1833.c"}], "references": [1], "params": {"mae%": "0.16", "area": "63.8", "mre%": "0.40", "delay": "0.47", "wce%": "0.98", "pwr": "0.026", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8u_1833"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1871_pdk45.v"}, {"type": "C file", "file": "add8u_1871.c"}], "references": [1], "params": {"mae%": "0.16", "area": "57.3", "mre%": "0.40", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8u_1871"}, {"files": [{"type": "Verilog file", "file": "add8u_01F.v"}, {"type": "C file", "file": "add8u_01F.c"}], "references": [], "params": {"mae%": "0.76", "area": "69.0", "mre%": "1.95", "delay": "0.30", "wce%": "3.91", "pwr": "0.023", "ep%": "49.22", "wcre%": "66.67"}, "name": "add8u_01F"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1808_pdk45.v"}, {"type": "C file", "file": "add8u_1808.c"}], "references": [1], "params": {"mae%": "0.35", "area": "48.3", "mre%": "0.94", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8u_1808"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_175B_pdk45.v"}, {"type": "C file", "file": "add8u_175B.c"}], "references": [1], "params": {"mae%": "0.72", "area": "39.4", "mre%": "1.91", "delay": "0.31", "wce%": "2.93", "pwr": "0.015", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8u_175B"}, {"files": [{"type": "Verilog file", "file": "add8u_0C9.v"}, {"type": "C file", "file": "add8u_0C9.c"}], "references": [], "params": {"mae%": "15.29", "area": "0.0", "mre%": "37.63", "delay": "0.00", "wce%": "47.66", "pwr": "0.000", "ep%": "99.61", "wcre%": "800.00"}, "name": "add8u_0C9"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "adders/8_unsigned/pareto_pwr_ep/fig.png", "folder": "adders/8_unsigned/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add8u_206.v"}, {"type": "C file", "file": "add8u_206.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8u_206"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1881_pdk45.v"}, {"type": "C file", "file": "add8u_1881.c"}], "references": [1], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8u_1881"}, {"files": [{"type": "Verilog file", "file": "add8u_1487.v"}, {"type": "C file", "file": "add8u_1487.c"}], "references": [0], "params": {"mae%": "0.098", "area": "61.5", "mre%": "0.27", "delay": "0.55", "wce%": "0.20", "pwr": "0.028", "ep%": "50.00", "wcre%": "100.00"}, "name": "add8u_1487"}, {"files": [{"type": "Verilog file", "file": "add8u_03A.v"}, {"type": "C file", "file": "add8u_03A.c"}], "references": [], "params": {"mae%": "0.21", "area": "52.6", "mre%": "0.61", "delay": "0.47", "wce%": "0.59", "pwr": "0.023", "ep%": "75.00", "wcre%": "100.00"}, "name": "add8u_03A"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_1733_pdk45.v"}, {"type": "C file", "file": "add8u_1733.c"}], "references": [1], "params": {"mae%": "0.45", "area": "43.6", "mre%": "1.23", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "87.50", "wcre%": "300.00"}, "name": "add8u_1733"}, {"files": [{"type": "Verilog PDK45", "file": "add8u_175A_pdk45.v"}, {"type": "C file", "file": "add8u_175A.c"}], "references": [1], "params": {"mae%": "0.78", "area": "37.1", "mre%": "2.08", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "90.62", "wcre%": "500.00"}, "name": "add8u_175A"}, {"files": [{"type": "Verilog file", "file": "add8u_C7B.v"}, {"type": "C file", "file": "add8u_C7B.c"}], "references": [0], "params": {"mae%": "1.64", "area": "26.8", "mre%": "4.57", "delay": "0.27", "wce%": "4.30", "pwr": "0.012", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8u_C7B"}, {"files": [{"type": "Verilog file", "file": "add8u_0B9.v"}, {"type": "C file", "file": "add8u_0B9.c"}], "references": [], "params": {"mae%": "3.14", "area": "17.8", "mre%": "8.64", "delay": "0.19", "wce%": "7.62", "pwr": "0.0075", "ep%": "99.22", "wcre%": "100.00"}, "name": "add8u_0B9"}, {"files": [{"type": "Verilog file", "file": "add8u_006.v"}, {"type": "C file", "file": "add8u_006.c"}], "references": [], "params": {"mae%": "4.92", "area": "15.0", "mre%": "14.58", "delay": "0.17", "wce%": "17.97", "pwr": "0.0046", "ep%": "98.77", "wcre%": "6300.00"}, "name": "add8u_006"}, {"files": [{"type": "Verilog file", "file": "add8u_125.v"}, {"type": "C file", "file": "add8u_125.c"}], "references": [], "params": {"mae%": "9.88", "area": "8.0", "mre%": "24.87", "delay": "0.11", "wce%": "30.47", "pwr": "0.0015", "ep%": "99.45", "wcre%": "6900.00"}, "name": "add8u_125"}, {"files": [{"type": "Verilog file", "file": "add8u_0C9.v"}, {"type": "C file", "file": "add8u_0C9.c"}], "references": [], "params": {"mae%": "15.29", "area": "0.0", "mre%": "37.63", "delay": "0.00", "wce%": "47.66", "pwr": "0.000", "ep%": "99.61", "wcre%": "800.00"}, "name": "add8u_0C9"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "adders/8_unsigned/pareto_pwr_mse/fig.png", "folder": "adders/8_unsigned/pareto_pwr_mse"}, {"description": "evoapprox8b", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "add8_CarrySelectAdder_pdk45.v"}, {"type": "C file", "file": "add8_CarrySelectAdder.c"}], "references": [0], "params": {"mae%": "0.00", "area": "81.7", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.039", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_CarrySelectAdder"}, {"files": [{"type": "Verilog PDK45", "file": "add8_CarryLookaheadAdder_pdk45.v"}, {"type": "C file", "file": "add8_CarryLookaheadAdder.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_CarryLookaheadAdder"}, {"files": [{"type": "Verilog PDK45", "file": "add8_TreeAdder_With_KnowlesArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_TreeAdder_With_KnowlesArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_TreeAdder_With_KnowlesArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_345_pdk45.v"}, {"type": "C file", "file": "add8_345.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_345"}, {"files": [{"type": "Verilog PDK45", "file": "add8_HigherValencyTreeAdder_With_BrentKungArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_HigherValencyTreeAdder_With_BrentKungArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_HigherValencyTreeAdder_With_BrentKungArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_387_pdk45.v"}, {"type": "C file", "file": "add8_387.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_387"}, {"files": [{"type": "Verilog PDK45", "file": "add8_243_pdk45.v"}, {"type": "C file", "file": "add8_243.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_243"}, {"files": [{"type": "Verilog PDK45", "file": "add8_441_pdk45.v"}, {"type": "C file", "file": "add8_441.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_441"}, {"files": [{"type": "Verilog PDK45", "file": "add8_443_pdk45.v"}, {"type": "C file", "file": "add8_443.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_443"}, {"files": [{"type": "Verilog PDK45", "file": "add8_146_pdk45.v"}, {"type": "C file", "file": "add8_146.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_146"}, {"files": [{"type": "Verilog PDK45", "file": "add8_288_pdk45.v"}, {"type": "C file", "file": "add8_288.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_288"}, {"files": [{"type": "Verilog PDK45", "file": "add8_285_pdk45.v"}, {"type": "C file", "file": "add8_285.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_285"}, {"files": [{"type": "Verilog PDK45", "file": "add8_400_pdk45.v"}, {"type": "C file", "file": "add8_400.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_400"}, {"files": [{"type": "Verilog PDK45", "file": "add8_TreeAdder_With_LadnerFischerArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_TreeAdder_With_LadnerFischerArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_TreeAdder_With_LadnerFischerArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_244_pdk45.v"}, {"type": "C file", "file": "add8_244.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_244"}, {"files": [{"type": "Verilog PDK45", "file": "add8_HigherValencyTreeAdder_With_KoggeStoneArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_HigherValencyTreeAdder_With_KoggeStoneArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_HigherValencyTreeAdder_With_KoggeStoneArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_186_pdk45.v"}, {"type": "C file", "file": "add8_186.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_186"}, {"files": [{"type": "Verilog PDK45", "file": "add8_169_pdk45.v"}, {"type": "C file", "file": "add8_169.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_169"}, {"files": [{"type": "Verilog PDK45", "file": "add8_HigherValencyTreeAdder_With_HanCarlsonArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_HigherValencyTreeAdder_With_HanCarlsonArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_HigherValencyTreeAdder_With_HanCarlsonArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_065_pdk45.v"}, {"type": "C file", "file": "add8_065.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_065"}, {"files": [{"type": "Verilog PDK45", "file": "add8_TreeAdder_With_BrentKungArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_TreeAdder_With_BrentKungArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_TreeAdder_With_BrentKungArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_319_pdk45.v"}, {"type": "C file", "file": "add8_319.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_319"}, {"files": [{"type": "Verilog PDK45", "file": "add8_007_pdk45.v"}, {"type": "C file", "file": "add8_007.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_007"}, {"files": [{"type": "Verilog PDK45", "file": "add8_058_pdk45.v"}, {"type": "C file", "file": "add8_058.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_058"}, {"files": [{"type": "Verilog PDK45", "file": "add8_318_pdk45.v"}, {"type": "C file", "file": "add8_318.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_318"}, {"files": [{"type": "Verilog PDK45", "file": "add8_073_pdk45.v"}, {"type": "C file", "file": "add8_073.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_073"}, {"files": [{"type": "Verilog PDK45", "file": "add8_RippleCarryAdder_pdk45.v"}, {"type": "C file", "file": "add8_RippleCarryAdder.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_RippleCarryAdder"}, {"files": [{"type": "Verilog PDK45", "file": "add8_TreeAdder_With_HanCarlsonArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_TreeAdder_With_HanCarlsonArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_TreeAdder_With_HanCarlsonArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_351_pdk45.v"}, {"type": "C file", "file": "add8_351.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_351"}, {"files": [{"type": "Verilog PDK45", "file": "add8_352_pdk45.v"}, {"type": "C file", "file": "add8_352.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_352"}, {"files": [{"type": "Verilog PDK45", "file": "add8_357_pdk45.v"}, {"type": "C file", "file": "add8_357.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_357"}, {"files": [{"type": "Verilog PDK45", "file": "add8_379_pdk45.v"}, {"type": "C file", "file": "add8_379.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_379"}, {"files": [{"type": "Verilog PDK45", "file": "add8_371_pdk45.v"}, {"type": "C file", "file": "add8_371.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_371"}, {"files": [{"type": "Verilog PDK45", "file": "add8_TreeAdder_With_SklanskyArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_TreeAdder_With_SklanskyArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_TreeAdder_With_SklanskyArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_178_pdk45.v"}, {"type": "C file", "file": "add8_178.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_178"}, {"files": [{"type": "Verilog PDK45", "file": "add8_177_pdk45.v"}, {"type": "C file", "file": "add8_177.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_177"}, {"files": [{"type": "Verilog PDK45", "file": "add8_452_pdk45.v"}, {"type": "C file", "file": "add8_452.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_452"}, {"files": [{"type": "Verilog PDK45", "file": "add8_057_pdk45.v"}, {"type": "C file", "file": "add8_057.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_057"}, {"files": [{"type": "Verilog PDK45", "file": "add8_216_pdk45.v"}, {"type": "C file", "file": "add8_216.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_216"}, {"files": [{"type": "Verilog PDK45", "file": "add8_295_pdk45.v"}, {"type": "C file", "file": "add8_295.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_295"}, {"files": [{"type": "Verilog PDK45", "file": "add8_415_pdk45.v"}, {"type": "C file", "file": "add8_415.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_415"}, {"files": [{"type": "Verilog PDK45", "file": "add8_321_pdk45.v"}, {"type": "C file", "file": "add8_321.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_321"}, {"files": [{"type": "Verilog PDK45", "file": "add8_437_pdk45.v"}, {"type": "C file", "file": "add8_437.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_437"}, {"files": [{"type": "Verilog PDK45", "file": "add8_293_pdk45.v"}, {"type": "C file", "file": "add8_293.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_293"}, {"files": [{"type": "Verilog PDK45", "file": "add8_213_pdk45.v"}, {"type": "C file", "file": "add8_213.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_213"}, {"files": [{"type": "Verilog PDK45", "file": "add8_217_pdk45.v"}, {"type": "C file", "file": "add8_217.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_217"}, {"files": [{"type": "Verilog PDK45", "file": "add8_001_pdk45.v"}, {"type": "C file", "file": "add8_001.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_001"}, {"files": [{"type": "Verilog PDK45", "file": "add8_056_pdk45.v"}, {"type": "C file", "file": "add8_056.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_056"}, {"files": [{"type": "Verilog PDK45", "file": "add8_HigherValencyTreeAdder_With_SklanskyArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_HigherValencyTreeAdder_With_SklanskyArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_HigherValencyTreeAdder_With_SklanskyArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_029_pdk45.v"}, {"type": "C file", "file": "add8_029.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_029"}, {"files": [{"type": "Verilog PDK45", "file": "add8_269_pdk45.v"}, {"type": "C file", "file": "add8_269.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_269"}, {"files": [{"type": "Verilog PDK45", "file": "add8_084_pdk45.v"}, {"type": "C file", "file": "add8_084.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_084"}, {"files": [{"type": "Verilog PDK45", "file": "add8_068_pdk45.v"}, {"type": "C file", "file": "add8_068.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_068"}, {"files": [{"type": "Verilog PDK45", "file": "add8_307_pdk45.v"}, {"type": "C file", "file": "add8_307.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_307"}, {"files": [{"type": "Verilog PDK45", "file": "add8_TreeAdder_With_KoggeStoneArchitecture_pdk45.v"}, {"type": "C file", "file": "add8_TreeAdder_With_KoggeStoneArchitecture.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_TreeAdder_With_KoggeStoneArchitecture"}, {"files": [{"type": "Verilog PDK45", "file": "add8_344_pdk45.v"}, {"type": "C file", "file": "add8_344.c"}], "references": [0], "params": {"mae%": "0.00", "area": "70.4", "mre%": "0.00", "delay": "0.63", "wce%": "0.00", "pwr": "0.033", "ep%": "0.00", "wcre%": "0.00"}, "name": "add8_344"}, {"files": [{"type": "Verilog PDK45", "file": "add8_361_pdk45.v"}, {"type": "C file", "file": "add8_361.c"}], "references": [0], "params": {"mae%": "0.039", "area": "74.1", "mre%": "0.084", "delay": "0.70", "wce%": "0.39", "pwr": "0.033", "ep%": "12.50", "wcre%": "1.54"}, "name": "add8_361"}, {"files": [{"type": "Verilog PDK45", "file": "add8_140_pdk45.v"}, {"type": "C file", "file": "add8_140.c"}], "references": [0], "params": {"mae%": "0.039", "area": "74.1", "mre%": "0.084", "delay": "0.70", "wce%": "0.39", "pwr": "0.033", "ep%": "12.50", "wcre%": "1.54"}, "name": "add8_140"}, {"files": [{"type": "Verilog PDK45", "file": "add8_159_pdk45.v"}, {"type": "C file", "file": "add8_159.c"}], "references": [0], "params": {"mae%": "0.039", "area": "74.1", "mre%": "0.084", "delay": "0.70", "wce%": "0.39", "pwr": "0.033", "ep%": "12.50", "wcre%": "1.54"}, "name": "add8_159"}, {"files": [{"type": "Verilog PDK45", "file": "add8_198_pdk45.v"}, {"type": "C file", "file": "add8_198.c"}], "references": [0], "params": {"mae%": "0.039", "area": "74.1", "mre%": "0.10", "delay": "0.70", "wce%": "0.39", "pwr": "0.033", "ep%": "12.50", "wcre%": "3.03"}, "name": "add8_198"}, {"files": [{"type": "Verilog PDK45", "file": "add8_161_pdk45.v"}, {"type": "C file", "file": "add8_161.c"}], "references": [0], "params": {"mae%": "0.098", "area": "69.5", "mre%": "0.22", "delay": "0.60", "wce%": "0.20", "pwr": "0.032", "ep%": "50.00", "wcre%": "100.00"}, "name": "add8_161"}, {"files": [{"type": "Verilog PDK45", "file": "add8_272_pdk45.v"}, {"type": "C file", "file": "add8_272.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.37", "delay": "0.58", "wce%": "0.78", "pwr": "0.031", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8_272"}, {"files": [{"type": "Verilog PDK45", "file": "add8_028_pdk45.v"}, {"type": "C file", "file": "add8_028.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.37", "delay": "0.58", "wce%": "0.78", "pwr": "0.031", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8_028"}, {"files": [{"type": "Verilog PDK45", "file": "add8_106_pdk45.v"}, {"type": "C file", "file": "add8_106.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_106"}, {"files": [{"type": "Verilog PDK45", "file": "add8_038_pdk45.v"}, {"type": "C file", "file": "add8_038.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_038"}, {"files": [{"type": "Verilog PDK45", "file": "add8_032_pdk45.v"}, {"type": "C file", "file": "add8_032.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_032"}, {"files": [{"type": "Verilog PDK45", "file": "add8_064_pdk45.v"}, {"type": "C file", "file": "add8_064.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_064"}, {"files": [{"type": "Verilog PDK45", "file": "add8_316_pdk45.v"}, {"type": "C file", "file": "add8_316.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_316"}, {"files": [{"type": "Verilog PDK45", "file": "add8_006_pdk45.v"}, {"type": "C file", "file": "add8_006.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_006"}, {"files": [{"type": "Verilog PDK45", "file": "add8_233_pdk45.v"}, {"type": "C file", "file": "add8_233.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_233"}, {"files": [{"type": "Verilog PDK45", "file": "add8_112_pdk45.v"}, {"type": "C file", "file": "add8_112.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_112"}, {"files": [{"type": "Verilog PDK45", "file": "add8_183_pdk45.v"}, {"type": "C file", "file": "add8_183.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_183"}, {"files": [{"type": "Verilog PDK45", "file": "add8_309_pdk45.v"}, {"type": "C file", "file": "add8_309.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_309"}, {"files": [{"type": "Verilog PDK45", "file": "add8_348_pdk45.v"}, {"type": "C file", "file": "add8_348.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.2", "mre%": "0.27", "delay": "0.55", "wce%": "0.39", "pwr": "0.030", "ep%": "25.00", "wcre%": "100.00"}, "name": "add8_348"}, {"files": [{"type": "Verilog PDK45", "file": "add8_346_pdk45.v"}, {"type": "C file", "file": "add8_346.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.0", "mre%": "0.40", "delay": "0.54", "wce%": "1.56", "pwr": "0.030", "ep%": "29.69", "wcre%": "200.00"}, "name": "add8_346"}, {"files": [{"type": "Verilog PDK45", "file": "add8_449_pdk45.v"}, {"type": "C file", "file": "add8_449.c"}], "references": [0], "params": {"mae%": "0.14", "area": "70.4", "mre%": "0.38", "delay": "0.54", "wce%": "0.98", "pwr": "0.029", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8_449"}, {"files": [{"type": "Verilog PDK45", "file": "add8_296_pdk45.v"}, {"type": "C file", "file": "add8_296.c"}], "references": [0], "params": {"mae%": "0.14", "area": "70.4", "mre%": "0.38", "delay": "0.54", "wce%": "0.98", "pwr": "0.029", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8_296"}, {"files": [{"type": "Verilog PDK45", "file": "add8_262_pdk45.v"}, {"type": "C file", "file": "add8_262.c"}], "references": [0], "params": {"mae%": "0.14", "area": "70.4", "mre%": "0.38", "delay": "0.54", "wce%": "0.98", "pwr": "0.029", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8_262"}, {"files": [{"type": "Verilog PDK45", "file": "add8_390_pdk45.v"}, {"type": "C file", "file": "add8_390.c"}], "references": [0], "params": {"mae%": "0.098", "area": "66.6", "mre%": "0.29", "delay": "0.55", "wce%": "0.39", "pwr": "0.029", "ep%": "51.56", "wcre%": "50.00"}, "name": "add8_390"}, {"files": [{"type": "Verilog PDK45", "file": "add8_289_pdk45.v"}, {"type": "C file", "file": "add8_289.c"}], "references": [0], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8_289"}, {"files": [{"type": "Verilog PDK45", "file": "add8_051_pdk45.v"}, {"type": "C file", "file": "add8_051.c"}], "references": [0], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8_051"}, {"files": [{"type": "Verilog PDK45", "file": "add8_353_pdk45.v"}, {"type": "C file", "file": "add8_353.c"}], "references": [0], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8_353"}, {"files": [{"type": "Verilog PDK45", "file": "add8_115_pdk45.v"}, {"type": "C file", "file": "add8_115.c"}], "references": [0], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8_115"}, {"files": [{"type": "Verilog PDK45", "file": "add8_149_pdk45.v"}, {"type": "C file", "file": "add8_149.c"}], "references": [0], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8_149"}, {"files": [{"type": "Verilog PDK45", "file": "add8_278_pdk45.v"}, {"type": "C file", "file": "add8_278.c"}], "references": [0], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8_278"}, {"files": [{"type": "Verilog PDK45", "file": "add8_117_pdk45.v"}, {"type": "C file", "file": "add8_117.c"}], "references": [0], "params": {"mae%": "0.039", "area": "63.8", "mre%": "0.14", "delay": "0.55", "wce%": "0.20", "pwr": "0.029", "ep%": "25.00", "wcre%": "50.00"}, "name": "add8_117"}, {"files": [{"type": "Verilog PDK45", "file": "add8_304_pdk45.v"}, {"type": "C file", "file": "add8_304.c"}], "references": [0], "params": {"mae%": "0.12", "area": "63.8", "mre%": "0.32", "delay": "0.55", "wce%": "0.39", "pwr": "0.029", "ep%": "50.00", "wcre%": "50.00"}, "name": "add8_304"}, {"files": [{"type": "Verilog PDK45", "file": "add8_425_pdk45.v"}, {"type": "C file", "file": "add8_425.c"}], "references": [0], "params": {"mae%": "0.12", "area": "63.8", "mre%": "0.29", "delay": "0.55", "wce%": "0.39", "pwr": "0.029", "ep%": "53.12", "wcre%": "50.00"}, "name": "add8_425"}, {"files": [{"type": "Verilog PDK45", "file": "add8_107_pdk45.v"}, {"type": "C file", "file": "add8_107.c"}], "references": [0], "params": {"mae%": "0.12", "area": "63.8", "mre%": "0.29", "delay": "0.55", "wce%": "0.39", "pwr": "0.028", "ep%": "53.12", "wcre%": "50.00"}, "name": "add8_107"}, {"files": [{"type": "Verilog PDK45", "file": "add8_133_pdk45.v"}, {"type": "C file", "file": "add8_133.c"}], "references": [0], "params": {"mae%": "0.12", "area": "63.8", "mre%": "0.29", "delay": "0.55", "wce%": "0.39", "pwr": "0.028", "ep%": "53.12", "wcre%": "50.00"}, "name": "add8_133"}, {"files": [{"type": "Verilog PDK45", "file": "add8_113_pdk45.v"}, {"type": "C file", "file": "add8_113.c"}], "references": [0], "params": {"mae%": "0.12", "area": "63.8", "mre%": "0.29", "delay": "0.55", "wce%": "0.39", "pwr": "0.028", "ep%": "53.12", "wcre%": "50.00"}, "name": "add8_113"}, {"files": [{"type": "Verilog PDK45", "file": "add8_027_pdk45.v"}, {"type": "C file", "file": "add8_027.c"}], "references": [0], "params": {"mae%": "0.12", "area": "63.8", "mre%": "0.29", "delay": "0.55", "wce%": "0.39", "pwr": "0.028", "ep%": "53.12", "wcre%": "50.00"}, "name": "add8_027"}, {"files": [{"type": "Verilog PDK45", "file": "add8_077_pdk45.v"}, {"type": "C file", "file": "add8_077.c"}], "references": [0], "params": {"mae%": "0.14", "area": "77.4", "mre%": "0.38", "delay": "0.62", "wce%": "0.59", "pwr": "0.028", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_077"}, {"files": [{"type": "Verilog PDK45", "file": "add8_450_pdk45.v"}, {"type": "C file", "file": "add8_450.c"}], "references": [0], "params": {"mae%": "0.14", "area": "77.4", "mre%": "0.38", "delay": "0.62", "wce%": "0.59", "pwr": "0.028", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_450"}, {"files": [{"type": "Verilog PDK45", "file": "add8_199_pdk45.v"}, {"type": "C file", "file": "add8_199.c"}], "references": [0], "params": {"mae%": "0.098", "area": "61.5", "mre%": "0.27", "delay": "0.55", "wce%": "0.20", "pwr": "0.028", "ep%": "50.00", "wcre%": "100.00"}, "name": "add8_199"}, {"files": [{"type": "Verilog PDK45", "file": "add8_123_pdk45.v"}, {"type": "C file", "file": "add8_123.c"}], "references": [0], "params": {"mae%": "0.098", "area": "61.5", "mre%": "0.27", "delay": "0.55", "wce%": "0.20", "pwr": "0.028", "ep%": "50.00", "wcre%": "100.00"}, "name": "add8_123"}, {"files": [{"type": "Verilog PDK45", "file": "add8_397_pdk45.v"}, {"type": "C file", "file": "add8_397.c"}], "references": [0], "params": {"mae%": "0.098", "area": "61.5", "mre%": "0.27", "delay": "0.55", "wce%": "0.20", "pwr": "0.028", "ep%": "50.00", "wcre%": "100.00"}, "name": "add8_397"}, {"files": [{"type": "Verilog PDK45", "file": "add8_086_pdk45.v"}, {"type": "C file", "file": "add8_086.c"}], "references": [0], "params": {"mae%": "0.098", "area": "61.5", "mre%": "0.27", "delay": "0.55", "wce%": "0.20", "pwr": "0.028", "ep%": "50.00", "wcre%": "100.00"}, "name": "add8_086"}, {"files": [{"type": "Verilog PDK45", "file": "add8_137_pdk45.v"}, {"type": "C file", "file": "add8_137.c"}], "references": [0], "params": {"mae%": "0.16", "area": "61.5", "mre%": "0.43", "delay": "0.55", "wce%": "0.39", "pwr": "0.028", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_137"}, {"files": [{"type": "Verilog PDK45", "file": "add8_111_pdk45.v"}, {"type": "C file", "file": "add8_111.c"}], "references": [0], "params": {"mae%": "0.098", "area": "61.5", "mre%": "0.27", "delay": "0.55", "wce%": "0.20", "pwr": "0.028", "ep%": "50.00", "wcre%": "100.00"}, "name": "add8_111"}, {"files": [{"type": "Verilog PDK45", "file": "add8_417_pdk45.v"}, {"type": "C file", "file": "add8_417.c"}], "references": [0], "params": {"mae%": "0.14", "area": "78.4", "mre%": "0.39", "delay": "0.64", "wce%": "0.59", "pwr": "0.028", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_417"}, {"files": [{"type": "Verilog PDK45", "file": "add8_096_pdk45.v"}, {"type": "C file", "file": "add8_096.c"}], "references": [0], "params": {"mae%": "0.14", "area": "77.9", "mre%": "0.38", "delay": "0.68", "wce%": "0.59", "pwr": "0.028", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_096"}, {"files": [{"type": "Verilog PDK45", "file": "add8_180_pdk45.v"}, {"type": "C file", "file": "add8_180.c"}], "references": [0], "params": {"mae%": "0.12", "area": "60.5", "mre%": "0.34", "delay": "0.54", "wce%": "0.39", "pwr": "0.028", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_180"}, {"files": [{"type": "Verilog PDK45", "file": "add8_120_pdk45.v"}, {"type": "C file", "file": "add8_120.c"}], "references": [0], "params": {"mae%": "0.14", "area": "77.9", "mre%": "0.39", "delay": "0.82", "wce%": "0.59", "pwr": "0.028", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_120"}, {"files": [{"type": "Verilog PDK45", "file": "add8_325_pdk45.v"}, {"type": "C file", "file": "add8_325.c"}], "references": [0], "params": {"mae%": "0.14", "area": "77.9", "mre%": "0.38", "delay": "0.82", "wce%": "0.59", "pwr": "0.028", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_325"}, {"files": [{"type": "Verilog PDK45", "file": "add8_148_pdk45.v"}, {"type": "C file", "file": "add8_148.c"}], "references": [0], "params": {"mae%": "0.14", "area": "77.9", "mre%": "0.38", "delay": "0.82", "wce%": "0.59", "pwr": "0.028", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_148"}, {"files": [{"type": "Verilog PDK45", "file": "add8_162_pdk45.v"}, {"type": "C file", "file": "add8_162.c"}], "references": [0], "params": {"mae%": "0.12", "area": "68.0", "mre%": "0.34", "delay": "0.64", "wce%": "0.39", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_162"}, {"files": [{"type": "Verilog PDK45", "file": "add8_460_pdk45.v"}, {"type": "C file", "file": "add8_460.c"}], "references": [0], "params": {"mae%": "0.12", "area": "68.0", "mre%": "0.34", "delay": "0.64", "wce%": "0.39", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_460"}, {"files": [{"type": "Verilog PDK45", "file": "add8_246_pdk45.v"}, {"type": "C file", "file": "add8_246.c"}], "references": [0], "params": {"mae%": "0.12", "area": "68.0", "mre%": "0.34", "delay": "0.64", "wce%": "0.39", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_246"}, {"files": [{"type": "Verilog PDK45", "file": "add8_060_pdk45.v"}, {"type": "C file", "file": "add8_060.c"}], "references": [0], "params": {"mae%": "0.12", "area": "68.0", "mre%": "0.34", "delay": "0.64", "wce%": "0.39", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_060"}, {"files": [{"type": "Verilog PDK45", "file": "add8_275_pdk45.v"}, {"type": "C file", "file": "add8_275.c"}], "references": [0], "params": {"mae%": "0.12", "area": "68.0", "mre%": "0.34", "delay": "0.64", "wce%": "0.39", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_275"}, {"files": [{"type": "Verilog PDK45", "file": "add8_046_pdk45.v"}, {"type": "C file", "file": "add8_046.c"}], "references": [0], "params": {"mae%": "0.14", "area": "66.6", "mre%": "0.36", "delay": "0.64", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_046"}, {"files": [{"type": "Verilog PDK45", "file": "add8_066_pdk45.v"}, {"type": "C file", "file": "add8_066.c"}], "references": [0], "params": {"mae%": "0.14", "area": "78.8", "mre%": "0.40", "delay": "0.74", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_066"}, {"files": [{"type": "Verilog PDK45", "file": "add8_265_pdk45.v"}, {"type": "C file", "file": "add8_265.c"}], "references": [0], "params": {"mae%": "0.14", "area": "78.8", "mre%": "0.40", "delay": "0.73", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_265"}, {"files": [{"type": "Verilog PDK45", "file": "add8_339_pdk45.v"}, {"type": "C file", "file": "add8_339.c"}], "references": [0], "params": {"mae%": "0.14", "area": "77.9", "mre%": "0.39", "delay": "0.66", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_339"}, {"files": [{"type": "Verilog PDK45", "file": "add8_103_pdk45.v"}, {"type": "C file", "file": "add8_103.c"}], "references": [0], "params": {"mae%": "0.14", "area": "67.1", "mre%": "0.36", "delay": "0.60", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_103"}, {"files": [{"type": "Verilog PDK45", "file": "add8_386_pdk45.v"}, {"type": "C file", "file": "add8_386.c"}], "references": [0], "params": {"mae%": "0.14", "area": "67.1", "mre%": "0.36", "delay": "0.60", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_386"}, {"files": [{"type": "Verilog PDK45", "file": "add8_336_pdk45.v"}, {"type": "C file", "file": "add8_336.c"}], "references": [0], "params": {"mae%": "0.14", "area": "67.1", "mre%": "0.36", "delay": "0.60", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_336"}, {"files": [{"type": "Verilog PDK45", "file": "add8_341_pdk45.v"}, {"type": "C file", "file": "add8_341.c"}], "references": [0], "params": {"mae%": "0.14", "area": "67.1", "mre%": "0.36", "delay": "0.60", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_341"}, {"files": [{"type": "Verilog PDK45", "file": "add8_258_pdk45.v"}, {"type": "C file", "file": "add8_258.c"}], "references": [0], "params": {"mae%": "0.14", "area": "67.1", "mre%": "0.37", "delay": "0.60", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_258"}, {"files": [{"type": "Verilog PDK45", "file": "add8_124_pdk45.v"}, {"type": "C file", "file": "add8_124.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.5", "mre%": "0.38", "delay": "0.63", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_124"}, {"files": [{"type": "Verilog PDK45", "file": "add8_337_pdk45.v"}, {"type": "C file", "file": "add8_337.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.5", "mre%": "0.39", "delay": "0.70", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_337"}, {"files": [{"type": "Verilog PDK45", "file": "add8_044_pdk45.v"}, {"type": "C file", "file": "add8_044.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.5", "mre%": "0.39", "delay": "0.70", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_044"}, {"files": [{"type": "Verilog PDK45", "file": "add8_311_pdk45.v"}, {"type": "C file", "file": "add8_311.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.5", "mre%": "0.39", "delay": "0.70", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_311"}, {"files": [{"type": "Verilog PDK45", "file": "add8_225_pdk45.v"}, {"type": "C file", "file": "add8_225.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.5", "mre%": "0.39", "delay": "0.70", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_225"}, {"files": [{"type": "Verilog PDK45", "file": "add8_458_pdk45.v"}, {"type": "C file", "file": "add8_458.c"}], "references": [0], "params": {"mae%": "0.14", "area": "74.6", "mre%": "0.39", "delay": "0.74", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_458"}, {"files": [{"type": "Verilog PDK45", "file": "add8_119_pdk45.v"}, {"type": "C file", "file": "add8_119.c"}], "references": [0], "params": {"mae%": "0.14", "area": "65.7", "mre%": "0.37", "delay": "0.60", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_119"}, {"files": [{"type": "Verilog PDK45", "file": "add8_129_pdk45.v"}, {"type": "C file", "file": "add8_129.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.9", "mre%": "0.40", "delay": "0.68", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_129"}, {"files": [{"type": "Verilog PDK45", "file": "add8_240_pdk45.v"}, {"type": "C file", "file": "add8_240.c"}], "references": [0], "params": {"mae%": "0.14", "area": "74.6", "mre%": "0.39", "delay": "0.74", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_240"}, {"files": [{"type": "Verilog PDK45", "file": "add8_313_pdk45.v"}, {"type": "C file", "file": "add8_313.c"}], "references": [0], "params": {"mae%": "0.14", "area": "74.6", "mre%": "0.39", "delay": "0.74", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_313"}, {"files": [{"type": "Verilog PDK45", "file": "add8_434_pdk45.v"}, {"type": "C file", "file": "add8_434.c"}], "references": [0], "params": {"mae%": "0.14", "area": "74.6", "mre%": "0.39", "delay": "0.74", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_434"}, {"files": [{"type": "Verilog PDK45", "file": "add8_310_pdk45.v"}, {"type": "C file", "file": "add8_310.c"}], "references": [0], "params": {"mae%": "0.14", "area": "74.6", "mre%": "0.39", "delay": "0.73", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_310"}, {"files": [{"type": "Verilog PDK45", "file": "add8_350_pdk45.v"}, {"type": "C file", "file": "add8_350.c"}], "references": [0], "params": {"mae%": "0.14", "area": "74.6", "mre%": "0.39", "delay": "0.73", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_350"}, {"files": [{"type": "Verilog PDK45", "file": "add8_197_pdk45.v"}, {"type": "C file", "file": "add8_197.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.0", "mre%": "0.38", "delay": "0.65", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_197"}, {"files": [{"type": "Verilog PDK45", "file": "add8_396_pdk45.v"}, {"type": "C file", "file": "add8_396.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.0", "mre%": "0.38", "delay": "0.65", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_396"}, {"files": [{"type": "Verilog PDK45", "file": "add8_393_pdk45.v"}, {"type": "C file", "file": "add8_393.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.0", "mre%": "0.38", "delay": "0.65", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_393"}, {"files": [{"type": "Verilog PDK45", "file": "add8_395_pdk45.v"}, {"type": "C file", "file": "add8_395.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.0", "mre%": "0.38", "delay": "0.65", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_395"}, {"files": [{"type": "Verilog PDK45", "file": "add8_118_pdk45.v"}, {"type": "C file", "file": "add8_118.c"}], "references": [0], "params": {"mae%": "0.14", "area": "74.6", "mre%": "0.39", "delay": "0.73", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_118"}, {"files": [{"type": "Verilog PDK45", "file": "add8_092_pdk45.v"}, {"type": "C file", "file": "add8_092.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.0", "mre%": "0.37", "delay": "0.63", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_092"}, {"files": [{"type": "Verilog PDK45", "file": "add8_422_pdk45.v"}, {"type": "C file", "file": "add8_422.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.38", "delay": "0.72", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_422"}, {"files": [{"type": "Verilog PDK45", "file": "add8_075_pdk45.v"}, {"type": "C file", "file": "add8_075.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.38", "delay": "0.72", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_075"}, {"files": [{"type": "Verilog PDK45", "file": "add8_376_pdk45.v"}, {"type": "C file", "file": "add8_376.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.38", "delay": "0.72", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_376"}, {"files": [{"type": "Verilog PDK45", "file": "add8_080_pdk45.v"}, {"type": "C file", "file": "add8_080.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.38", "delay": "0.72", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_080"}, {"files": [{"type": "Verilog PDK45", "file": "add8_308_pdk45.v"}, {"type": "C file", "file": "add8_308.c"}], "references": [0], "params": {"mae%": "0.14", "area": "74.6", "mre%": "0.40", "delay": "0.47", "wce%": "0.59", "pwr": "0.027", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_308"}, {"files": [{"type": "Verilog PDK45", "file": "add8_389_pdk45.v"}, {"type": "C file", "file": "add8_389.c"}], "references": [0], "params": {"mae%": "0.20", "area": "55.8", "mre%": "0.54", "delay": "0.51", "wce%": "0.39", "pwr": "0.026", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_389"}, {"files": [{"type": "Verilog PDK45", "file": "add8_122_pdk45.v"}, {"type": "C file", "file": "add8_122.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.0", "mre%": "0.37", "delay": "0.63", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_122"}, {"files": [{"type": "Verilog PDK45", "file": "add8_126_pdk45.v"}, {"type": "C file", "file": "add8_126.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.0", "mre%": "0.37", "delay": "0.63", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_126"}, {"files": [{"type": "Verilog PDK45", "file": "add8_428_pdk45.v"}, {"type": "C file", "file": "add8_428.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.38", "delay": "0.72", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_428"}, {"files": [{"type": "Verilog PDK45", "file": "add8_085_pdk45.v"}, {"type": "C file", "file": "add8_085.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.38", "delay": "0.72", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_085"}, {"files": [{"type": "Verilog PDK45", "file": "add8_098_pdk45.v"}, {"type": "C file", "file": "add8_098.c"}], "references": [0], "params": {"mae%": "0.14", "area": "73.2", "mre%": "0.38", "delay": "0.72", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_098"}, {"files": [{"type": "Verilog PDK45", "file": "add8_424_pdk45.v"}, {"type": "C file", "file": "add8_424.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.9", "mre%": "0.39", "delay": "0.67", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_424"}, {"files": [{"type": "Verilog PDK45", "file": "add8_220_pdk45.v"}, {"type": "C file", "file": "add8_220.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.9", "mre%": "0.39", "delay": "0.67", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_220"}, {"files": [{"type": "Verilog PDK45", "file": "add8_050_pdk45.v"}, {"type": "C file", "file": "add8_050.c"}], "references": [0], "params": {"mae%": "0.14", "area": "69.9", "mre%": "0.39", "delay": "0.67", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_050"}, {"files": [{"type": "Verilog PDK45", "file": "add8_219_pdk45.v"}, {"type": "C file", "file": "add8_219.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.0", "mre%": "0.39", "delay": "0.65", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_219"}, {"files": [{"type": "Verilog PDK45", "file": "add8_166_pdk45.v"}, {"type": "C file", "file": "add8_166.c"}], "references": [0], "params": {"mae%": "0.14", "area": "72.3", "mre%": "0.39", "delay": "0.67", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_166"}, {"files": [{"type": "Verilog PDK45", "file": "add8_287_pdk45.v"}, {"type": "C file", "file": "add8_287.c"}], "references": [0], "params": {"mae%": "0.14", "area": "72.3", "mre%": "0.39", "delay": "0.68", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_287"}, {"files": [{"type": "Verilog PDK45", "file": "add8_444_pdk45.v"}, {"type": "C file", "file": "add8_444.c"}], "references": [0], "params": {"mae%": "0.14", "area": "72.3", "mre%": "0.39", "delay": "0.68", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_444"}, {"files": [{"type": "Verilog PDK45", "file": "add8_014_pdk45.v"}, {"type": "C file", "file": "add8_014.c"}], "references": [0], "params": {"mae%": "0.14", "area": "72.3", "mre%": "0.39", "delay": "0.68", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_014"}, {"files": [{"type": "Verilog PDK45", "file": "add8_130_pdk45.v"}, {"type": "C file", "file": "add8_130.c"}], "references": [0], "params": {"mae%": "0.14", "area": "72.3", "mre%": "0.40", "delay": "0.47", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_130"}, {"files": [{"type": "Verilog PDK45", "file": "add8_253_pdk45.v"}, {"type": "C file", "file": "add8_253.c"}], "references": [0], "params": {"mae%": "0.14", "area": "72.3", "mre%": "0.40", "delay": "0.47", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_253"}, {"files": [{"type": "Verilog PDK45", "file": "add8_374_pdk45.v"}, {"type": "C file", "file": "add8_374.c"}], "references": [0], "params": {"mae%": "0.14", "area": "76.5", "mre%": "0.39", "delay": "0.69", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_374"}, {"files": [{"type": "Verilog PDK45", "file": "add8_022_pdk45.v"}, {"type": "C file", "file": "add8_022.c"}], "references": [0], "params": {"mae%": "0.14", "area": "76.5", "mre%": "0.40", "delay": "0.69", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_022"}, {"files": [{"type": "Verilog PDK45", "file": "add8_053_pdk45.v"}, {"type": "C file", "file": "add8_053.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.5", "mre%": "0.39", "delay": "0.68", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_053"}, {"files": [{"type": "Verilog PDK45", "file": "add8_035_pdk45.v"}, {"type": "C file", "file": "add8_035.c"}], "references": [0], "params": {"mae%": "0.14", "area": "76.5", "mre%": "0.39", "delay": "0.69", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_035"}, {"files": [{"type": "Verilog PDK45", "file": "add8_156_pdk45.v"}, {"type": "C file", "file": "add8_156.c"}], "references": [0], "params": {"mae%": "0.14", "area": "76.5", "mre%": "0.39", "delay": "0.69", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_156"}, {"files": [{"type": "Verilog PDK45", "file": "add8_412_pdk45.v"}, {"type": "C file", "file": "add8_412.c"}], "references": [0], "params": {"mae%": "0.14", "area": "76.5", "mre%": "0.39", "delay": "0.69", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_412"}, {"files": [{"type": "Verilog PDK45", "file": "add8_432_pdk45.v"}, {"type": "C file", "file": "add8_432.c"}], "references": [0], "params": {"mae%": "0.14", "area": "70.9", "mre%": "0.39", "delay": "0.71", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_432"}, {"files": [{"type": "Verilog PDK45", "file": "add8_254_pdk45.v"}, {"type": "C file", "file": "add8_254.c"}], "references": [0], "params": {"mae%": "0.14", "area": "68.5", "mre%": "0.39", "delay": "0.68", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_254"}, {"files": [{"type": "Verilog PDK45", "file": "add8_037_pdk45.v"}, {"type": "C file", "file": "add8_037.c"}], "references": [0], "params": {"mae%": "0.21", "area": "54.9", "mre%": "0.62", "delay": "0.51", "wce%": "0.59", "pwr": "0.026", "ep%": "75.00", "wcre%": "150.00"}, "name": "add8_037"}, {"files": [{"type": "Verilog PDK45", "file": "add8_356_pdk45.v"}, {"type": "C file", "file": "add8_356.c"}], "references": [0], "params": {"mae%": "0.20", "area": "53.5", "mre%": "0.54", "delay": "0.51", "wce%": "0.39", "pwr": "0.026", "ep%": "75.00", "wcre%": "100.00"}, "name": "add8_356"}, {"files": [{"type": "Verilog PDK45", "file": "add8_228_pdk45.v"}, {"type": "C file", "file": "add8_228.c"}], "references": [0], "params": {"mae%": "0.16", "area": "63.8", "mre%": "0.40", "delay": "0.47", "wce%": "0.98", "pwr": "0.026", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8_228"}, {"files": [{"type": "Verilog PDK45", "file": "add8_314_pdk45.v"}, {"type": "C file", "file": "add8_314.c"}], "references": [0], "params": {"mae%": "0.16", "area": "63.8", "mre%": "0.40", "delay": "0.47", "wce%": "0.98", "pwr": "0.026", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8_314"}, {"files": [{"type": "Verilog PDK45", "file": "add8_067_pdk45.v"}, {"type": "C file", "file": "add8_067.c"}], "references": [0], "params": {"mae%": "0.16", "area": "63.8", "mre%": "0.40", "delay": "0.47", "wce%": "0.98", "pwr": "0.026", "ep%": "34.38", "wcre%": "50.00"}, "name": "add8_067"}, {"files": [{"type": "Verilog PDK45", "file": "add8_116_pdk45.v"}, {"type": "C file", "file": "add8_116.c"}], "references": [0], "params": {"mae%": "0.14", "area": "64.3", "mre%": "0.39", "delay": "0.47", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_116"}, {"files": [{"type": "Verilog PDK45", "file": "add8_433_pdk45.v"}, {"type": "C file", "file": "add8_433.c"}], "references": [0], "params": {"mae%": "0.14", "area": "62.4", "mre%": "0.39", "delay": "0.47", "wce%": "0.59", "pwr": "0.026", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_433"}, {"files": [{"type": "Verilog PDK45", "file": "add8_145_pdk45.v"}, {"type": "C file", "file": "add8_145.c"}], "references": [0], "params": {"mae%": "0.25", "area": "61.9", "mre%": "0.67", "delay": "0.47", "wce%": "0.59", "pwr": "0.025", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_145"}, {"files": [{"type": "Verilog PDK45", "file": "add8_464_pdk45.v"}, {"type": "C file", "file": "add8_464.c"}], "references": [0], "params": {"mae%": "0.23", "area": "59.6", "mre%": "0.67", "delay": "0.47", "wce%": "0.98", "pwr": "0.025", "ep%": "43.75", "wcre%": "100.00"}, "name": "add8_464"}, {"files": [{"type": "Verilog PDK45", "file": "add8_306_pdk45.v"}, {"type": "C file", "file": "add8_306.c"}], "references": [0], "params": {"mae%": "0.23", "area": "59.6", "mre%": "0.67", "delay": "0.47", "wce%": "0.98", "pwr": "0.025", "ep%": "43.75", "wcre%": "100.00"}, "name": "add8_306"}, {"files": [{"type": "Verilog PDK45", "file": "add8_121_pdk45.v"}, {"type": "C file", "file": "add8_121.c"}], "references": [0], "params": {"mae%": "0.35", "area": "59.6", "mre%": "0.94", "delay": "0.47", "wce%": "0.98", "pwr": "0.025", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_121"}, {"files": [{"type": "Verilog PDK45", "file": "add8_391_pdk45.v"}, {"type": "C file", "file": "add8_391.c"}], "references": [0], "params": {"mae%": "0.23", "area": "60.1", "mre%": "0.64", "delay": "0.47", "wce%": "0.78", "pwr": "0.025", "ep%": "71.88", "wcre%": "100.00"}, "name": "add8_391"}, {"files": [{"type": "Verilog PDK45", "file": "add8_286_pdk45.v"}, {"type": "C file", "file": "add8_286.c"}], "references": [0], "params": {"mae%": "0.33", "area": "68.5", "mre%": "0.89", "delay": "0.54", "wce%": "1.37", "pwr": "0.025", "ep%": "71.68", "wcre%": "62.50"}, "name": "add8_286"}, {"files": [{"type": "Verilog PDK45", "file": "add8_005_pdk45.v"}, {"type": "C file", "file": "add8_005.c"}], "references": [0], "params": {"mae%": "0.33", "area": "71.3", "mre%": "0.91", "delay": "0.56", "wce%": "1.37", "pwr": "0.025", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_005"}, {"files": [{"type": "Verilog PDK45", "file": "add8_138_pdk45.v"}, {"type": "C file", "file": "add8_138.c"}], "references": [0], "params": {"mae%": "0.35", "area": "77.4", "mre%": "0.93", "delay": "0.64", "wce%": "1.37", "pwr": "0.024", "ep%": "71.83", "wcre%": "50.00"}, "name": "add8_138"}, {"files": [{"type": "Verilog PDK45", "file": "add8_011_pdk45.v"}, {"type": "C file", "file": "add8_011.c"}], "references": [0], "params": {"mae%": "0.18", "area": "57.3", "mre%": "0.47", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_011"}, {"files": [{"type": "Verilog PDK45", "file": "add8_079_pdk45.v"}, {"type": "C file", "file": "add8_079.c"}], "references": [0], "params": {"mae%": "0.18", "area": "57.3", "mre%": "0.47", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_079"}, {"files": [{"type": "Verilog PDK45", "file": "add8_087_pdk45.v"}, {"type": "C file", "file": "add8_087.c"}], "references": [0], "params": {"mae%": "0.18", "area": "57.3", "mre%": "0.47", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_087"}, {"files": [{"type": "Verilog PDK45", "file": "add8_164_pdk45.v"}, {"type": "C file", "file": "add8_164.c"}], "references": [0], "params": {"mae%": "0.16", "area": "57.3", "mre%": "0.40", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_164"}, {"files": [{"type": "Verilog PDK45", "file": "add8_157_pdk45.v"}, {"type": "C file", "file": "add8_157.c"}], "references": [0], "params": {"mae%": "0.23", "area": "59.1", "mre%": "0.58", "delay": "0.47", "wce%": "0.78", "pwr": "0.024", "ep%": "70.31", "wcre%": "50.00"}, "name": "add8_157"}, {"files": [{"type": "Verilog PDK45", "file": "add8_088_pdk45.v"}, {"type": "C file", "file": "add8_088.c"}], "references": [0], "params": {"mae%": "0.23", "area": "59.1", "mre%": "0.58", "delay": "0.47", "wce%": "0.78", "pwr": "0.024", "ep%": "70.31", "wcre%": "50.00"}, "name": "add8_088"}, {"files": [{"type": "Verilog PDK45", "file": "add8_270_pdk45.v"}, {"type": "C file", "file": "add8_270.c"}], "references": [0], "params": {"mae%": "0.16", "area": "57.3", "mre%": "0.40", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "43.75", "wcre%": "50.00"}, "name": "add8_270"}, {"files": [{"type": "Verilog PDK45", "file": "add8_210_pdk45.v"}, {"type": "C file", "file": "add8_210.c"}], "references": [0], "params": {"mae%": "0.18", "area": "57.3", "mre%": "0.51", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_210"}, {"files": [{"type": "Verilog PDK45", "file": "add8_090_pdk45.v"}, {"type": "C file", "file": "add8_090.c"}], "references": [0], "params": {"mae%": "0.20", "area": "57.3", "mre%": "0.51", "delay": "0.47", "wce%": "0.78", "pwr": "0.024", "ep%": "64.84", "wcre%": "50.00"}, "name": "add8_090"}, {"files": [{"type": "Verilog PDK45", "file": "add8_170_pdk45.v"}, {"type": "C file", "file": "add8_170.c"}], "references": [0], "params": {"mae%": "0.23", "area": "54.9", "mre%": "0.65", "delay": "0.47", "wce%": "0.78", "pwr": "0.024", "ep%": "71.88", "wcre%": "100.00"}, "name": "add8_170"}, {"files": [{"type": "Verilog PDK45", "file": "add8_403_pdk45.v"}, {"type": "C file", "file": "add8_403.c"}], "references": [0], "params": {"mae%": "0.20", "area": "56.8", "mre%": "0.54", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_403"}, {"files": [{"type": "Verilog PDK45", "file": "add8_189_pdk45.v"}, {"type": "C file", "file": "add8_189.c"}], "references": [0], "params": {"mae%": "0.20", "area": "56.8", "mre%": "0.54", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_189"}, {"files": [{"type": "Verilog PDK45", "file": "add8_251_pdk45.v"}, {"type": "C file", "file": "add8_251.c"}], "references": [0], "params": {"mae%": "0.20", "area": "56.8", "mre%": "0.54", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "62.50", "wcre%": "100.00"}, "name": "add8_251"}, {"files": [{"type": "Verilog PDK45", "file": "add8_226_pdk45.v"}, {"type": "C file", "file": "add8_226.c"}], "references": [0], "params": {"mae%": "0.18", "area": "54.9", "mre%": "0.47", "delay": "0.47", "wce%": "0.59", "pwr": "0.024", "ep%": "62.50", "wcre%": "50.00"}, "name": "add8_226"}, {"files": [{"type": "Verilog PDK45", "file": "add8_405_pdk45.v"}, {"type": "C file", "file": "add8_405.c"}], "references": [0], "params": {"mae%": "0.31", "area": "54.9", "mre%": "0.81", "delay": "0.47", "wce%": "1.17", "pwr": "0.024", "ep%": "79.69", "wcre%": "100.00"}, "name": "add8_405"}, {"files": [{"type": "Verilog PDK45", "file": "add8_039_pdk45.v"}, {"type": "C file", "file": "add8_039.c"}], "references": [0], "params": {"mae%": "0.29", "area": "54.9", "mre%": "0.79", "delay": "0.47", "wce%": "1.17", "pwr": "0.024", "ep%": "79.69", "wcre%": "100.00"}, "name": "add8_039"}, {"files": [{"type": "Verilog PDK45", "file": "add8_410_pdk45.v"}, {"type": "C file", "file": "add8_410.c"}], "references": [0], "params": {"mae%": "0.23", "area": "52.6", "mre%": "0.68", "delay": "0.47", "wce%": "0.59", "pwr": "0.023", "ep%": "75.00", "wcre%": "75.00"}, "name": "add8_410"}, {"files": [{"type": "Verilog PDK45", "file": "add8_036_pdk45.v"}, {"type": "C file", "file": "add8_036.c"}], "references": [0], "params": {"mae%": "0.35", "area": "54.9", "mre%": "0.96", "delay": "0.46", "wce%": "1.37", "pwr": "0.023", "ep%": "77.34", "wcre%": "400.00"}, "name": "add8_036"}, {"files": [{"type": "Verilog PDK45", "file": "add8_234_pdk45.v"}, {"type": "C file", "file": "add8_234.c"}], "references": [0], "params": {"mae%": "0.33", "area": "72.7", "mre%": "0.91", "delay": "0.56", "wce%": "1.37", "pwr": "0.023", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_234"}, {"files": [{"type": "Verilog PDK45", "file": "add8_421_pdk45.v"}, {"type": "C file", "file": "add8_421.c"}], "references": [0], "params": {"mae%": "0.31", "area": "51.6", "mre%": "0.84", "delay": "0.46", "wce%": "0.98", "pwr": "0.023", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_421"}, {"files": [{"type": "Verilog PDK45", "file": "add8_034_pdk45.v"}, {"type": "C file", "file": "add8_034.c"}], "references": [0], "params": {"mae%": "0.31", "area": "51.6", "mre%": "0.90", "delay": "0.46", "wce%": "0.98", "pwr": "0.023", "ep%": "78.12", "wcre%": "100.00"}, "name": "add8_034"}, {"files": [{"type": "Verilog PDK45", "file": "add8_420_pdk45.v"}, {"type": "C file", "file": "add8_420.c"}], "references": [0], "params": {"mae%": "0.29", "area": "64.3", "mre%": "0.81", "delay": "0.60", "wce%": "1.37", "pwr": "0.023", "ep%": "70.70", "wcre%": "50.00"}, "name": "add8_420"}, {"files": [{"type": "Verilog PDK45", "file": "add8_223_pdk45.v"}, {"type": "C file", "file": "add8_223.c"}], "references": [0], "params": {"mae%": "0.35", "area": "71.3", "mre%": "0.92", "delay": "0.66", "wce%": "1.56", "pwr": "0.023", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_223"}, {"files": [{"type": "Verilog PDK45", "file": "add8_195_pdk45.v"}, {"type": "C file", "file": "add8_195.c"}], "references": [0], "params": {"mae%": "0.31", "area": "50.7", "mre%": "0.87", "delay": "0.47", "wce%": "1.17", "pwr": "0.023", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_195"}, {"files": [{"type": "Verilog PDK45", "file": "add8_330_pdk45.v"}, {"type": "C file", "file": "add8_330.c"}], "references": [0], "params": {"mae%": "0.31", "area": "50.7", "mre%": "0.87", "delay": "0.47", "wce%": "1.17", "pwr": "0.023", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_330"}, {"files": [{"type": "Verilog PDK45", "file": "add8_362_pdk45.v"}, {"type": "C file", "file": "add8_362.c"}], "references": [0], "params": {"mae%": "0.51", "area": "57.3", "mre%": "1.40", "delay": "0.39", "wce%": "1.76", "pwr": "0.023", "ep%": "85.94", "wcre%": "100.00"}, "name": "add8_362"}, {"files": [{"type": "Verilog PDK45", "file": "add8_185_pdk45.v"}, {"type": "C file", "file": "add8_185.c"}], "references": [0], "params": {"mae%": "0.23", "area": "50.7", "mre%": "0.68", "delay": "0.47", "wce%": "0.78", "pwr": "0.023", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_185"}, {"files": [{"type": "Verilog PDK45", "file": "add8_204_pdk45.v"}, {"type": "C file", "file": "add8_204.c"}], "references": [0], "params": {"mae%": "0.23", "area": "50.7", "mre%": "0.68", "delay": "0.47", "wce%": "0.78", "pwr": "0.023", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_204"}, {"files": [{"type": "Verilog PDK45", "file": "add8_114_pdk45.v"}, {"type": "C file", "file": "add8_114.c"}], "references": [0], "params": {"mae%": "0.23", "area": "50.7", "mre%": "0.68", "delay": "0.47", "wce%": "0.78", "pwr": "0.023", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_114"}, {"files": [{"type": "Verilog PDK45", "file": "add8_370_pdk45.v"}, {"type": "C file", "file": "add8_370.c"}], "references": [0], "params": {"mae%": "0.23", "area": "50.7", "mre%": "0.68", "delay": "0.47", "wce%": "0.78", "pwr": "0.023", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_370"}, {"files": [{"type": "Verilog PDK45", "file": "add8_411_pdk45.v"}, {"type": "C file", "file": "add8_411.c"}], "references": [0], "params": {"mae%": "0.23", "area": "50.7", "mre%": "0.68", "delay": "0.47", "wce%": "0.78", "pwr": "0.023", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_411"}, {"files": [{"type": "Verilog PDK45", "file": "add8_409_pdk45.v"}, {"type": "C file", "file": "add8_409.c"}], "references": [0], "params": {"mae%": "0.31", "area": "63.4", "mre%": "0.85", "delay": "0.55", "wce%": "1.17", "pwr": "0.023", "ep%": "70.31", "wcre%": "50.00"}, "name": "add8_409"}, {"files": [{"type": "Verilog PDK45", "file": "add8_366_pdk45.v"}, {"type": "C file", "file": "add8_366.c"}], "references": [0], "params": {"mae%": "0.31", "area": "54.4", "mre%": "0.82", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_366"}, {"files": [{"type": "Verilog PDK45", "file": "add8_298_pdk45.v"}, {"type": "C file", "file": "add8_298.c"}], "references": [0], "params": {"mae%": "0.29", "area": "59.1", "mre%": "0.81", "delay": "0.56", "wce%": "0.98", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_298"}, {"files": [{"type": "Verilog PDK45", "file": "add8_399_pdk45.v"}, {"type": "C file", "file": "add8_399.c"}], "references": [0], "params": {"mae%": "0.31", "area": "57.7", "mre%": "0.81", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "71.09", "wcre%": "50.00"}, "name": "add8_399"}, {"files": [{"type": "Verilog PDK45", "file": "add8_020_pdk45.v"}, {"type": "C file", "file": "add8_020.c"}], "references": [0], "params": {"mae%": "0.31", "area": "57.7", "mre%": "0.81", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "71.09", "wcre%": "50.00"}, "name": "add8_020"}, {"files": [{"type": "Verilog PDK45", "file": "add8_062_pdk45.v"}, {"type": "C file", "file": "add8_062.c"}], "references": [0], "params": {"mae%": "0.33", "area": "57.7", "mre%": "0.85", "delay": "0.55", "wce%": "1.37", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_062"}, {"files": [{"type": "Verilog PDK45", "file": "add8_031_pdk45.v"}, {"type": "C file", "file": "add8_031.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_031"}, {"files": [{"type": "Verilog PDK45", "file": "add8_384_pdk45.v"}, {"type": "C file", "file": "add8_384.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_384"}, {"files": [{"type": "Verilog PDK45", "file": "add8_462_pdk45.v"}, {"type": "C file", "file": "add8_462.c"}], "references": [0], "params": {"mae%": "0.31", "area": "53.0", "mre%": "0.86", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_462"}, {"files": [{"type": "Verilog PDK45", "file": "add8_245_pdk45.v"}, {"type": "C file", "file": "add8_245.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_245"}, {"files": [{"type": "Verilog PDK45", "file": "add8_430_pdk45.v"}, {"type": "C file", "file": "add8_430.c"}], "references": [0], "params": {"mae%": "0.31", "area": "53.0", "mre%": "0.86", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_430"}, {"files": [{"type": "Verilog PDK45", "file": "add8_206_pdk45.v"}, {"type": "C file", "file": "add8_206.c"}], "references": [0], "params": {"mae%": "0.31", "area": "53.0", "mre%": "0.86", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_206"}, {"files": [{"type": "Verilog PDK45", "file": "add8_009_pdk45.v"}, {"type": "C file", "file": "add8_009.c"}], "references": [0], "params": {"mae%": "0.29", "area": "53.0", "mre%": "0.81", "delay": "0.50", "wce%": "1.17", "pwr": "0.022", "ep%": "78.12", "wcre%": "100.00"}, "name": "add8_009"}, {"files": [{"type": "Verilog PDK45", "file": "add8_312_pdk45.v"}, {"type": "C file", "file": "add8_312.c"}], "references": [0], "params": {"mae%": "0.33", "area": "53.0", "mre%": "0.92", "delay": "0.50", "wce%": "1.17", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_312"}, {"files": [{"type": "Verilog PDK45", "file": "add8_134_pdk45.v"}, {"type": "C file", "file": "add8_134.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_134"}, {"files": [{"type": "Verilog PDK45", "file": "add8_132_pdk45.v"}, {"type": "C file", "file": "add8_132.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_132"}, {"files": [{"type": "Verilog PDK45", "file": "add8_144_pdk45.v"}, {"type": "C file", "file": "add8_144.c"}], "references": [0], "params": {"mae%": "0.31", "area": "53.0", "mre%": "0.86", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_144"}, {"files": [{"type": "Verilog PDK45", "file": "add8_468_pdk45.v"}, {"type": "C file", "file": "add8_468.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_468"}, {"files": [{"type": "Verilog PDK45", "file": "add8_004_pdk45.v"}, {"type": "C file", "file": "add8_004.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_004"}, {"files": [{"type": "Verilog PDK45", "file": "add8_214_pdk45.v"}, {"type": "C file", "file": "add8_214.c"}], "references": [0], "params": {"mae%": "0.31", "area": "53.0", "mre%": "0.85", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "79.69", "wcre%": "200.00"}, "name": "add8_214"}, {"files": [{"type": "Verilog PDK45", "file": "add8_408_pdk45.v"}, {"type": "C file", "file": "add8_408.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_408"}, {"files": [{"type": "Verilog PDK45", "file": "add8_048_pdk45.v"}, {"type": "C file", "file": "add8_048.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_048"}, {"files": [{"type": "Verilog PDK45", "file": "add8_128_pdk45.v"}, {"type": "C file", "file": "add8_128.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_128"}, {"files": [{"type": "Verilog PDK45", "file": "add8_342_pdk45.v"}, {"type": "C file", "file": "add8_342.c"}], "references": [0], "params": {"mae%": "0.27", "area": "53.0", "mre%": "0.74", "delay": "0.50", "wce%": "0.98", "pwr": "0.022", "ep%": "76.56", "wcre%": "100.00"}, "name": "add8_342"}, {"files": [{"type": "Verilog PDK45", "file": "add8_082_pdk45.v"}, {"type": "C file", "file": "add8_082.c"}], "references": [0], "params": {"mae%": "0.33", "area": "61.5", "mre%": "0.89", "delay": "0.57", "wce%": "1.37", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_082"}, {"files": [{"type": "Verilog PDK45", "file": "add8_343_pdk45.v"}, {"type": "C file", "file": "add8_343.c"}], "references": [0], "params": {"mae%": "0.31", "area": "61.5", "mre%": "0.85", "delay": "0.58", "wce%": "1.17", "pwr": "0.022", "ep%": "70.31", "wcre%": "50.00"}, "name": "add8_343"}, {"files": [{"type": "Verilog PDK45", "file": "add8_187_pdk45.v"}, {"type": "C file", "file": "add8_187.c"}], "references": [0], "params": {"mae%": "0.29", "area": "57.7", "mre%": "0.78", "delay": "0.54", "wce%": "0.98", "pwr": "0.022", "ep%": "70.31", "wcre%": "50.00"}, "name": "add8_187"}, {"files": [{"type": "Verilog PDK45", "file": "add8_043_pdk45.v"}, {"type": "C file", "file": "add8_043.c"}], "references": [0], "params": {"mae%": "0.29", "area": "57.7", "mre%": "0.78", "delay": "0.54", "wce%": "0.98", "pwr": "0.022", "ep%": "70.31", "wcre%": "50.00"}, "name": "add8_043"}, {"files": [{"type": "Verilog PDK45", "file": "add8_002_pdk45.v"}, {"type": "C file", "file": "add8_002.c"}], "references": [0], "params": {"mae%": "0.33", "area": "62.4", "mre%": "0.88", "delay": "0.52", "wce%": "1.37", "pwr": "0.022", "ep%": "71.48", "wcre%": "50.00"}, "name": "add8_002"}, {"files": [{"type": "Verilog PDK45", "file": "add8_457_pdk45.v"}, {"type": "C file", "file": "add8_457.c"}], "references": [0], "params": {"mae%": "0.33", "area": "56.8", "mre%": "0.92", "delay": "0.55", "wce%": "1.17", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_457"}, {"files": [{"type": "Verilog PDK45", "file": "add8_368_pdk45.v"}, {"type": "C file", "file": "add8_368.c"}], "references": [0], "params": {"mae%": "0.35", "area": "55.4", "mre%": "0.92", "delay": "0.55", "wce%": "1.37", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_368"}, {"files": [{"type": "Verilog PDK45", "file": "add8_359_pdk45.v"}, {"type": "C file", "file": "add8_359.c"}], "references": [0], "params": {"mae%": "0.35", "area": "55.4", "mre%": "0.92", "delay": "0.55", "wce%": "1.37", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_359"}, {"files": [{"type": "Verilog PDK45", "file": "add8_165_pdk45.v"}, {"type": "C file", "file": "add8_165.c"}], "references": [0], "params": {"mae%": "0.35", "area": "69.5", "mre%": "0.92", "delay": "0.65", "wce%": "1.37", "pwr": "0.022", "ep%": "71.78", "wcre%": "50.00"}, "name": "add8_165"}, {"files": [{"type": "Verilog PDK45", "file": "add8_465_pdk45.v"}, {"type": "C file", "file": "add8_465.c"}], "references": [0], "params": {"mae%": "0.33", "area": "55.4", "mre%": "0.84", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_465"}, {"files": [{"type": "Verilog PDK45", "file": "add8_091_pdk45.v"}, {"type": "C file", "file": "add8_091.c"}], "references": [0], "params": {"mae%": "0.33", "area": "55.4", "mre%": "0.84", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_091"}, {"files": [{"type": "Verilog PDK45", "file": "add8_207_pdk45.v"}, {"type": "C file", "file": "add8_207.c"}], "references": [0], "params": {"mae%": "0.33", "area": "55.4", "mre%": "0.84", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_207"}, {"files": [{"type": "Verilog PDK45", "file": "add8_049_pdk45.v"}, {"type": "C file", "file": "add8_049.c"}], "references": [0], "params": {"mae%": "0.33", "area": "55.4", "mre%": "0.89", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "79.69", "wcre%": "100.00"}, "name": "add8_049"}, {"files": [{"type": "Verilog PDK45", "file": "add8_404_pdk45.v"}, {"type": "C file", "file": "add8_404.c"}], "references": [0], "params": {"mae%": "0.35", "area": "55.4", "mre%": "0.88", "delay": "0.56", "wce%": "1.76", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_404"}, {"files": [{"type": "Verilog PDK45", "file": "add8_290_pdk45.v"}, {"type": "C file", "file": "add8_290.c"}], "references": [0], "params": {"mae%": "0.35", "area": "55.4", "mre%": "0.88", "delay": "0.56", "wce%": "1.76", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_290"}, {"files": [{"type": "Verilog PDK45", "file": "add8_024_pdk45.v"}, {"type": "C file", "file": "add8_024.c"}], "references": [0], "params": {"mae%": "0.35", "area": "55.4", "mre%": "0.88", "delay": "0.56", "wce%": "1.76", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_024"}, {"files": [{"type": "Verilog PDK45", "file": "add8_456_pdk45.v"}, {"type": "C file", "file": "add8_456.c"}], "references": [0], "params": {"mae%": "0.35", "area": "69.5", "mre%": "0.92", "delay": "0.65", "wce%": "1.37", "pwr": "0.022", "ep%": "71.78", "wcre%": "50.00"}, "name": "add8_456"}, {"files": [{"type": "Verilog PDK45", "file": "add8_335_pdk45.v"}, {"type": "C file", "file": "add8_335.c"}], "references": [0], "params": {"mae%": "0.31", "area": "61.5", "mre%": "0.83", "delay": "0.60", "wce%": "1.37", "pwr": "0.022", "ep%": "71.09", "wcre%": "50.00"}, "name": "add8_335"}, {"files": [{"type": "Verilog PDK45", "file": "add8_026_pdk45.v"}, {"type": "C file", "file": "add8_026.c"}], "references": [0], "params": {"mae%": "0.35", "area": "67.1", "mre%": "0.93", "delay": "0.60", "wce%": "1.37", "pwr": "0.022", "ep%": "71.78", "wcre%": "50.00"}, "name": "add8_026"}, {"files": [{"type": "Verilog PDK45", "file": "add8_453_pdk45.v"}, {"type": "C file", "file": "add8_453.c"}], "references": [0], "params": {"mae%": "0.33", "area": "60.5", "mre%": "0.90", "delay": "0.54", "wce%": "1.37", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_453"}, {"files": [{"type": "Verilog PDK45", "file": "add8_218_pdk45.v"}, {"type": "C file", "file": "add8_218.c"}], "references": [0], "params": {"mae%": "0.33", "area": "58.2", "mre%": "0.86", "delay": "0.51", "wce%": "1.37", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_218"}, {"files": [{"type": "Verilog PDK45", "file": "add8_248_pdk45.v"}, {"type": "C file", "file": "add8_248.c"}], "references": [0], "params": {"mae%": "0.33", "area": "55.4", "mre%": "0.88", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_248"}, {"files": [{"type": "Verilog PDK45", "file": "add8_324_pdk45.v"}, {"type": "C file", "file": "add8_324.c"}], "references": [0], "params": {"mae%": "0.33", "area": "55.4", "mre%": "0.88", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_324"}, {"files": [{"type": "Verilog PDK45", "file": "add8_250_pdk45.v"}, {"type": "C file", "file": "add8_250.c"}], "references": [0], "params": {"mae%": "0.33", "area": "55.4", "mre%": "0.88", "delay": "0.56", "wce%": "1.37", "pwr": "0.022", "ep%": "78.91", "wcre%": "100.00"}, "name": "add8_250"}, {"files": [{"type": "Verilog PDK45", "file": "add8_394_pdk45.v"}, {"type": "C file", "file": "add8_394.c"}], "references": [0], "params": {"mae%": "0.33", "area": "64.3", "mre%": "0.89", "delay": "0.60", "wce%": "1.37", "pwr": "0.022", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_394"}, {"files": [{"type": "Verilog PDK45", "file": "add8_000_pdk45.v"}, {"type": "C file", "file": "add8_000.c"}], "references": [0], "params": {"mae%": "0.33", "area": "56.8", "mre%": "0.88", "delay": "0.51", "wce%": "1.37", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_000"}, {"files": [{"type": "Verilog PDK45", "file": "add8_196_pdk45.v"}, {"type": "C file", "file": "add8_196.c"}], "references": [0], "params": {"mae%": "0.35", "area": "57.3", "mre%": "0.96", "delay": "0.51", "wce%": "1.37", "pwr": "0.022", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_196"}, {"files": [{"type": "Verilog PDK45", "file": "add8_255_pdk45.v"}, {"type": "C file", "file": "add8_255.c"}], "references": [0], "params": {"mae%": "0.33", "area": "66.2", "mre%": "0.91", "delay": "0.69", "wce%": "1.56", "pwr": "0.022", "ep%": "71.48", "wcre%": "50.00"}, "name": "add8_255"}, {"files": [{"type": "Verilog PDK45", "file": "add8_184_pdk45.v"}, {"type": "C file", "file": "add8_184.c"}], "references": [0], "params": {"mae%": "0.33", "area": "66.2", "mre%": "0.90", "delay": "0.62", "wce%": "1.37", "pwr": "0.022", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_184"}, {"files": [{"type": "Verilog PDK45", "file": "add8_447_pdk45.v"}, {"type": "C file", "file": "add8_447.c"}], "references": [0], "params": {"mae%": "0.31", "area": "55.4", "mre%": "0.87", "delay": "0.54", "wce%": "1.17", "pwr": "0.022", "ep%": "78.12", "wcre%": "100.00"}, "name": "add8_447"}, {"files": [{"type": "Verilog PDK45", "file": "add8_238_pdk45.v"}, {"type": "C file", "file": "add8_238.c"}], "references": [0], "params": {"mae%": "0.31", "area": "55.4", "mre%": "0.87", "delay": "0.54", "wce%": "1.17", "pwr": "0.022", "ep%": "78.12", "wcre%": "100.00"}, "name": "add8_238"}, {"files": [{"type": "Verilog PDK45", "file": "add8_041_pdk45.v"}, {"type": "C file", "file": "add8_041.c"}], "references": [0], "params": {"mae%": "0.33", "area": "66.2", "mre%": "0.90", "delay": "0.62", "wce%": "1.37", "pwr": "0.022", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_041"}, {"files": [{"type": "Verilog PDK45", "file": "add8_406_pdk45.v"}, {"type": "C file", "file": "add8_406.c"}], "references": [0], "params": {"mae%": "0.35", "area": "59.1", "mre%": "0.90", "delay": "0.57", "wce%": "1.37", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_406"}, {"files": [{"type": "Verilog PDK45", "file": "add8_175_pdk45.v"}, {"type": "C file", "file": "add8_175.c"}], "references": [0], "params": {"mae%": "0.35", "area": "65.2", "mre%": "0.92", "delay": "0.64", "wce%": "1.37", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_175"}, {"files": [{"type": "Verilog PDK45", "file": "add8_317_pdk45.v"}, {"type": "C file", "file": "add8_317.c"}], "references": [0], "params": {"mae%": "0.33", "area": "61.9", "mre%": "0.87", "delay": "0.59", "wce%": "1.37", "pwr": "0.022", "ep%": "71.48", "wcre%": "50.00"}, "name": "add8_317"}, {"files": [{"type": "Verilog PDK45", "file": "add8_236_pdk45.v"}, {"type": "C file", "file": "add8_236.c"}], "references": [0], "params": {"mae%": "0.35", "area": "65.2", "mre%": "0.91", "delay": "0.65", "wce%": "1.37", "pwr": "0.022", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_236"}, {"files": [{"type": "Verilog PDK45", "file": "add8_193_pdk45.v"}, {"type": "C file", "file": "add8_193.c"}], "references": [0], "params": {"mae%": "0.35", "area": "62.9", "mre%": "0.93", "delay": "0.39", "wce%": "1.37", "pwr": "0.022", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_193"}, {"files": [{"type": "Verilog PDK45", "file": "add8_378_pdk45.v"}, {"type": "C file", "file": "add8_378.c"}], "references": [0], "params": {"mae%": "0.33", "area": "60.5", "mre%": "0.88", "delay": "0.63", "wce%": "1.37", "pwr": "0.022", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_378"}, {"files": [{"type": "Verilog PDK45", "file": "add8_301_pdk45.v"}, {"type": "C file", "file": "add8_301.c"}], "references": [0], "params": {"mae%": "0.35", "area": "65.2", "mre%": "0.92", "delay": "0.65", "wce%": "1.37", "pwr": "0.022", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_301"}, {"files": [{"type": "Verilog PDK45", "file": "add8_188_pdk45.v"}, {"type": "C file", "file": "add8_188.c"}], "references": [0], "params": {"mae%": "0.33", "area": "60.5", "mre%": "0.89", "delay": "0.62", "wce%": "1.37", "pwr": "0.021", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_188"}, {"files": [{"type": "Verilog PDK45", "file": "add8_340_pdk45.v"}, {"type": "C file", "file": "add8_340.c"}], "references": [0], "params": {"mae%": "0.37", "area": "54.4", "mre%": "0.98", "delay": "0.51", "wce%": "1.37", "pwr": "0.021", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_340"}, {"files": [{"type": "Verilog PDK45", "file": "add8_401_pdk45.v"}, {"type": "C file", "file": "add8_401.c"}], "references": [0], "params": {"mae%": "0.59", "area": "57.7", "mre%": "1.64", "delay": "0.43", "wce%": "4.49", "pwr": "0.021", "ep%": "85.35", "wcre%": "300.00"}, "name": "add8_401"}, {"files": [{"type": "Verilog PDK45", "file": "add8_252_pdk45.v"}, {"type": "C file", "file": "add8_252.c"}], "references": [0], "params": {"mae%": "0.74", "area": "53.0", "mre%": "1.98", "delay": "0.43", "wce%": "3.91", "pwr": "0.021", "ep%": "89.06", "wcre%": "300.00"}, "name": "add8_252"}, {"files": [{"type": "Verilog PDK45", "file": "add8_423_pdk45.v"}, {"type": "C file", "file": "add8_423.c"}], "references": [0], "params": {"mae%": "0.74", "area": "53.0", "mre%": "1.98", "delay": "0.43", "wce%": "3.91", "pwr": "0.021", "ep%": "89.06", "wcre%": "300.00"}, "name": "add8_423"}, {"files": [{"type": "Verilog PDK45", "file": "add8_329_pdk45.v"}, {"type": "C file", "file": "add8_329.c"}], "references": [0], "params": {"mae%": "0.62", "area": "55.4", "mre%": "1.77", "delay": "0.43", "wce%": "4.49", "pwr": "0.021", "ep%": "88.28", "wcre%": "300.00"}, "name": "add8_329"}, {"files": [{"type": "Verilog PDK45", "file": "add8_418_pdk45.v"}, {"type": "C file", "file": "add8_418.c"}], "references": [0], "params": {"mae%": "0.62", "area": "55.4", "mre%": "1.77", "delay": "0.43", "wce%": "4.49", "pwr": "0.021", "ep%": "88.28", "wcre%": "300.00"}, "name": "add8_418"}, {"files": [{"type": "Verilog PDK45", "file": "add8_332_pdk45.v"}, {"type": "C file", "file": "add8_332.c"}], "references": [0], "params": {"mae%": "0.33", "area": "61.0", "mre%": "0.91", "delay": "0.39", "wce%": "1.37", "pwr": "0.021", "ep%": "71.68", "wcre%": "50.00"}, "name": "add8_332"}, {"files": [{"type": "Verilog PDK45", "file": "add8_382_pdk45.v"}, {"type": "C file", "file": "add8_382.c"}], "references": [0], "params": {"mae%": "0.33", "area": "56.3", "mre%": "0.91", "delay": "0.39", "wce%": "1.37", "pwr": "0.021", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_382"}, {"files": [{"type": "Verilog PDK45", "file": "add8_021_pdk45.v"}, {"type": "C file", "file": "add8_021.c"}], "references": [0], "params": {"mae%": "0.43", "area": "48.3", "mre%": "1.13", "delay": "0.39", "wce%": "1.76", "pwr": "0.019", "ep%": "82.03", "wcre%": "100.00"}, "name": "add8_021"}, {"files": [{"type": "Verilog PDK45", "file": "add8_017_pdk45.v"}, {"type": "C file", "file": "add8_017.c"}], "references": [0], "params": {"mae%": "0.43", "area": "48.3", "mre%": "1.18", "delay": "0.39", "wce%": "1.76", "pwr": "0.019", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_017"}, {"files": [{"type": "Verilog PDK45", "file": "add8_136_pdk45.v"}, {"type": "C file", "file": "add8_136.c"}], "references": [0], "params": {"mae%": "0.35", "area": "48.3", "mre%": "0.94", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "71.88", "wcre%": "50.00"}, "name": "add8_136"}, {"files": [{"type": "Verilog PDK45", "file": "add8_102_pdk45.v"}, {"type": "C file", "file": "add8_102.c"}], "references": [0], "params": {"mae%": "0.78", "area": "50.2", "mre%": "2.07", "delay": "0.39", "wce%": "4.49", "pwr": "0.019", "ep%": "89.06", "wcre%": "300.00"}, "name": "add8_102"}, {"files": [{"type": "Verilog PDK45", "file": "add8_413_pdk45.v"}, {"type": "C file", "file": "add8_413.c"}], "references": [0], "params": {"mae%": "0.78", "area": "50.2", "mre%": "2.07", "delay": "0.39", "wce%": "4.49", "pwr": "0.019", "ep%": "89.06", "wcre%": "300.00"}, "name": "add8_413"}, {"files": [{"type": "Verilog PDK45", "file": "add8_142_pdk45.v"}, {"type": "C file", "file": "add8_142.c"}], "references": [0], "params": {"mae%": "0.51", "area": "47.4", "mre%": "1.41", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "87.50", "wcre%": "200.00"}, "name": "add8_142"}, {"files": [{"type": "Verilog PDK45", "file": "add8_232_pdk45.v"}, {"type": "C file", "file": "add8_232.c"}], "references": [0], "params": {"mae%": "0.43", "area": "48.3", "mre%": "1.10", "delay": "0.39", "wce%": "1.76", "pwr": "0.019", "ep%": "83.01", "wcre%": "100.00"}, "name": "add8_232"}, {"files": [{"type": "Verilog PDK45", "file": "add8_369_pdk45.v"}, {"type": "C file", "file": "add8_369.c"}], "references": [0], "params": {"mae%": "0.39", "area": "46.0", "mre%": "1.05", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "81.25", "wcre%": "100.00"}, "name": "add8_369"}, {"files": [{"type": "Verilog PDK45", "file": "add8_163_pdk45.v"}, {"type": "C file", "file": "add8_163.c"}], "references": [0], "params": {"mae%": "0.37", "area": "46.0", "mre%": "1.04", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "81.25", "wcre%": "200.00"}, "name": "add8_163"}, {"files": [{"type": "Verilog PDK45", "file": "add8_147_pdk45.v"}, {"type": "C file", "file": "add8_147.c"}], "references": [0], "params": {"mae%": "0.37", "area": "46.0", "mre%": "1.04", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "81.25", "wcre%": "200.00"}, "name": "add8_147"}, {"files": [{"type": "Verilog PDK45", "file": "add8_099_pdk45.v"}, {"type": "C file", "file": "add8_099.c"}], "references": [0], "params": {"mae%": "0.37", "area": "46.0", "mre%": "1.04", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "81.25", "wcre%": "200.00"}, "name": "add8_099"}, {"files": [{"type": "Verilog PDK45", "file": "add8_299_pdk45.v"}, {"type": "C file", "file": "add8_299.c"}], "references": [0], "params": {"mae%": "0.37", "area": "46.0", "mre%": "1.04", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "81.25", "wcre%": "200.00"}, "name": "add8_299"}, {"files": [{"type": "Verilog PDK45", "file": "add8_431_pdk45.v"}, {"type": "C file", "file": "add8_431.c"}], "references": [0], "params": {"mae%": "0.53", "area": "46.0", "mre%": "1.43", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "90.62", "wcre%": "100.00"}, "name": "add8_431"}, {"files": [{"type": "Verilog PDK45", "file": "add8_018_pdk45.v"}, {"type": "C file", "file": "add8_018.c"}], "references": [0], "params": {"mae%": "0.37", "area": "46.0", "mre%": "1.04", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "81.25", "wcre%": "200.00"}, "name": "add8_018"}, {"files": [{"type": "Verilog PDK45", "file": "add8_101_pdk45.v"}, {"type": "C file", "file": "add8_101.c"}], "references": [0], "params": {"mae%": "0.57", "area": "46.0", "mre%": "1.49", "delay": "0.39", "wce%": "2.15", "pwr": "0.019", "ep%": "87.50", "wcre%": "400.00"}, "name": "add8_101"}, {"files": [{"type": "Verilog PDK45", "file": "add8_202_pdk45.v"}, {"type": "C file", "file": "add8_202.c"}], "references": [0], "params": {"mae%": "0.70", "area": "46.0", "mre%": "1.89", "delay": "0.39", "wce%": "1.95", "pwr": "0.019", "ep%": "91.41", "wcre%": "500.00"}, "name": "add8_202"}, {"files": [{"type": "Verilog PDK45", "file": "add8_010_pdk45.v"}, {"type": "C file", "file": "add8_010.c"}], "references": [0], "params": {"mae%": "0.76", "area": "52.6", "mre%": "2.10", "delay": "0.38", "wce%": "4.49", "pwr": "0.019", "ep%": "86.33", "wcre%": "300.00"}, "name": "add8_010"}, {"files": [{"type": "Verilog PDK45", "file": "add8_154_pdk45.v"}, {"type": "C file", "file": "add8_154.c"}], "references": [0], "params": {"mae%": "0.45", "area": "43.6", "mre%": "1.23", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "87.50", "wcre%": "300.00"}, "name": "add8_154"}, {"files": [{"type": "Verilog PDK45", "file": "add8_179_pdk45.v"}, {"type": "C file", "file": "add8_179.c"}], "references": [0], "params": {"mae%": "0.45", "area": "43.6", "mre%": "1.23", "delay": "0.39", "wce%": "1.37", "pwr": "0.019", "ep%": "87.50", "wcre%": "300.00"}, "name": "add8_179"}, {"files": [{"type": "Verilog PDK45", "file": "add8_367_pdk45.v"}, {"type": "C file", "file": "add8_367.c"}], "references": [0], "params": {"mae%": "0.61", "area": "42.7", "mre%": "1.65", "delay": "0.38", "wce%": "1.76", "pwr": "0.018", "ep%": "85.94", "wcre%": "75.00"}, "name": "add8_367"}, {"files": [{"type": "Verilog PDK45", "file": "add8_191_pdk45.v"}, {"type": "C file", "file": "add8_191.c"}], "references": [0], "params": {"mae%": "0.62", "area": "42.7", "mre%": "1.68", "delay": "0.38", "wce%": "2.15", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_191"}, {"files": [{"type": "Verilog PDK45", "file": "add8_302_pdk45.v"}, {"type": "C file", "file": "add8_302.c"}], "references": [0], "params": {"mae%": "0.62", "area": "42.7", "mre%": "1.68", "delay": "0.38", "wce%": "2.15", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_302"}, {"files": [{"type": "Verilog PDK45", "file": "add8_461_pdk45.v"}, {"type": "C file", "file": "add8_461.c"}], "references": [0], "params": {"mae%": "0.62", "area": "46.5", "mre%": "1.67", "delay": "0.42", "wce%": "2.54", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_461"}, {"files": [{"type": "Verilog PDK45", "file": "add8_221_pdk45.v"}, {"type": "C file", "file": "add8_221.c"}], "references": [0], "params": {"mae%": "0.57", "area": "46.5", "mre%": "1.50", "delay": "0.42", "wce%": "2.54", "pwr": "0.018", "ep%": "85.16", "wcre%": "200.00"}, "name": "add8_221"}, {"files": [{"type": "Verilog PDK45", "file": "add8_069_pdk45.v"}, {"type": "C file", "file": "add8_069.c"}], "references": [0], "params": {"mae%": "0.62", "area": "46.5", "mre%": "1.67", "delay": "0.42", "wce%": "2.54", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_069"}, {"files": [{"type": "Verilog PDK45", "file": "add8_354_pdk45.v"}, {"type": "C file", "file": "add8_354.c"}], "references": [0], "params": {"mae%": "0.57", "area": "46.5", "mre%": "1.50", "delay": "0.42", "wce%": "2.54", "pwr": "0.018", "ep%": "85.16", "wcre%": "200.00"}, "name": "add8_354"}, {"files": [{"type": "Verilog PDK45", "file": "add8_338_pdk45.v"}, {"type": "C file", "file": "add8_338.c"}], "references": [0], "params": {"mae%": "0.62", "area": "46.5", "mre%": "1.67", "delay": "0.42", "wce%": "2.54", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_338"}, {"files": [{"type": "Verilog PDK45", "file": "add8_463_pdk45.v"}, {"type": "C file", "file": "add8_463.c"}], "references": [0], "params": {"mae%": "0.62", "area": "46.5", "mre%": "1.67", "delay": "0.42", "wce%": "2.54", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_463"}, {"files": [{"type": "Verilog PDK45", "file": "add8_194_pdk45.v"}, {"type": "C file", "file": "add8_194.c"}], "references": [0], "params": {"mae%": "0.61", "area": "52.1", "mre%": "1.64", "delay": "0.48", "wce%": "2.15", "pwr": "0.018", "ep%": "85.35", "wcre%": "200.00"}, "name": "add8_194"}, {"files": [{"type": "Verilog PDK45", "file": "add8_305_pdk45.v"}, {"type": "C file", "file": "add8_305.c"}], "references": [0], "params": {"mae%": "0.61", "area": "52.1", "mre%": "1.64", "delay": "0.48", "wce%": "2.15", "pwr": "0.018", "ep%": "85.35", "wcre%": "200.00"}, "name": "add8_305"}, {"files": [{"type": "Verilog PDK45", "file": "add8_283_pdk45.v"}, {"type": "C file", "file": "add8_283.c"}], "references": [0], "params": {"mae%": "0.57", "area": "46.5", "mre%": "1.51", "delay": "0.42", "wce%": "2.15", "pwr": "0.018", "ep%": "84.77", "wcre%": "200.00"}, "name": "add8_283"}, {"files": [{"type": "Verilog PDK45", "file": "add8_205_pdk45.v"}, {"type": "C file", "file": "add8_205.c"}], "references": [0], "params": {"mae%": "0.62", "area": "50.2", "mre%": "1.67", "delay": "0.47", "wce%": "2.15", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_205"}, {"files": [{"type": "Verilog PDK45", "file": "add8_375_pdk45.v"}, {"type": "C file", "file": "add8_375.c"}], "references": [0], "params": {"mae%": "0.62", "area": "50.2", "mre%": "1.67", "delay": "0.47", "wce%": "2.15", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_375"}, {"files": [{"type": "Verilog PDK45", "file": "add8_095_pdk45.v"}, {"type": "C file", "file": "add8_095.c"}], "references": [0], "params": {"mae%": "0.62", "area": "50.2", "mre%": "1.67", "delay": "0.47", "wce%": "2.15", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_095"}, {"files": [{"type": "Verilog PDK45", "file": "add8_168_pdk45.v"}, {"type": "C file", "file": "add8_168.c"}], "references": [0], "params": {"mae%": "0.70", "area": "55.4", "mre%": "1.87", "delay": "0.45", "wce%": "2.73", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_168"}, {"files": [{"type": "Verilog PDK45", "file": "add8_076_pdk45.v"}, {"type": "C file", "file": "add8_076.c"}], "references": [0], "params": {"mae%": "0.66", "area": "52.6", "mre%": "1.77", "delay": "0.46", "wce%": "2.54", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_076"}, {"files": [{"type": "Verilog PDK45", "file": "add8_448_pdk45.v"}, {"type": "C file", "file": "add8_448.c"}], "references": [0], "params": {"mae%": "0.70", "area": "54.9", "mre%": "1.79", "delay": "0.48", "wce%": "2.93", "pwr": "0.018", "ep%": "85.79", "wcre%": "200.00"}, "name": "add8_448"}, {"files": [{"type": "Verilog PDK45", "file": "add8_023_pdk45.v"}, {"type": "C file", "file": "add8_023.c"}], "references": [0], "params": {"mae%": "0.68", "area": "48.8", "mre%": "1.75", "delay": "0.47", "wce%": "2.93", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_023"}, {"files": [{"type": "Verilog PDK45", "file": "add8_097_pdk45.v"}, {"type": "C file", "file": "add8_097.c"}], "references": [0], "params": {"mae%": "0.68", "area": "48.8", "mre%": "1.75", "delay": "0.47", "wce%": "2.93", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_097"}, {"files": [{"type": "Verilog PDK45", "file": "add8_377_pdk45.v"}, {"type": "C file", "file": "add8_377.c"}], "references": [0], "params": {"mae%": "0.68", "area": "48.8", "mre%": "1.75", "delay": "0.47", "wce%": "2.93", "pwr": "0.018", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_377"}, {"files": [{"type": "Verilog PDK45", "file": "add8_030_pdk45.v"}, {"type": "C file", "file": "add8_030.c"}], "references": [0], "params": {"mae%": "0.68", "area": "44.1", "mre%": "1.85", "delay": "0.42", "wce%": "2.15", "pwr": "0.017", "ep%": "90.62", "wcre%": "400.00"}, "name": "add8_030"}, {"files": [{"type": "Verilog PDK45", "file": "add8_454_pdk45.v"}, {"type": "C file", "file": "add8_454.c"}], "references": [0], "params": {"mae%": "0.68", "area": "44.1", "mre%": "1.87", "delay": "0.42", "wce%": "2.15", "pwr": "0.017", "ep%": "90.62", "wcre%": "600.00"}, "name": "add8_454"}, {"files": [{"type": "Verilog PDK45", "file": "add8_471_pdk45.v"}, {"type": "C file", "file": "add8_471.c"}], "references": [0], "params": {"mae%": "0.68", "area": "51.6", "mre%": "1.82", "delay": "0.44", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_471"}, {"files": [{"type": "Verilog PDK45", "file": "add8_249_pdk45.v"}, {"type": "C file", "file": "add8_249.c"}], "references": [0], "params": {"mae%": "0.68", "area": "51.6", "mre%": "1.82", "delay": "0.44", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_249"}, {"files": [{"type": "Verilog PDK45", "file": "add8_100_pdk45.v"}, {"type": "C file", "file": "add8_100.c"}], "references": [0], "params": {"mae%": "0.66", "area": "51.2", "mre%": "1.73", "delay": "0.44", "wce%": "2.93", "pwr": "0.017", "ep%": "85.64", "wcre%": "200.00"}, "name": "add8_100"}, {"files": [{"type": "Verilog PDK45", "file": "add8_055_pdk45.v"}, {"type": "C file", "file": "add8_055.c"}], "references": [0], "params": {"mae%": "0.59", "area": "48.8", "mre%": "1.60", "delay": "0.46", "wce%": "2.15", "pwr": "0.017", "ep%": "84.77", "wcre%": "200.00"}, "name": "add8_055"}, {"files": [{"type": "Verilog PDK45", "file": "add8_328_pdk45.v"}, {"type": "C file", "file": "add8_328.c"}], "references": [0], "params": {"mae%": "0.61", "area": "48.8", "mre%": "1.64", "delay": "0.46", "wce%": "2.15", "pwr": "0.017", "ep%": "85.55", "wcre%": "200.00"}, "name": "add8_328"}, {"files": [{"type": "Verilog PDK45", "file": "add8_072_pdk45.v"}, {"type": "C file", "file": "add8_072.c"}], "references": [0], "params": {"mae%": "0.59", "area": "48.8", "mre%": "1.60", "delay": "0.46", "wce%": "2.15", "pwr": "0.017", "ep%": "84.77", "wcre%": "200.00"}, "name": "add8_072"}, {"files": [{"type": "Verilog PDK45", "file": "add8_158_pdk45.v"}, {"type": "C file", "file": "add8_158.c"}], "references": [0], "params": {"mae%": "0.59", "area": "48.8", "mre%": "1.60", "delay": "0.46", "wce%": "2.15", "pwr": "0.017", "ep%": "84.77", "wcre%": "200.00"}, "name": "add8_158"}, {"files": [{"type": "Verilog PDK45", "file": "add8_373_pdk45.v"}, {"type": "C file", "file": "add8_373.c"}], "references": [0], "params": {"mae%": "0.70", "area": "58.7", "mre%": "1.87", "delay": "0.55", "wce%": "2.73", "pwr": "0.017", "ep%": "85.55", "wcre%": "200.00"}, "name": "add8_373"}, {"files": [{"type": "Verilog PDK45", "file": "add8_383_pdk45.v"}, {"type": "C file", "file": "add8_383.c"}], "references": [0], "params": {"mae%": "0.64", "area": "48.8", "mre%": "1.67", "delay": "0.47", "wce%": "2.93", "pwr": "0.017", "ep%": "85.35", "wcre%": "200.00"}, "name": "add8_383"}, {"files": [{"type": "Verilog PDK45", "file": "add8_380_pdk45.v"}, {"type": "C file", "file": "add8_380.c"}], "references": [0], "params": {"mae%": "0.70", "area": "54.0", "mre%": "1.86", "delay": "0.48", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_380"}, {"files": [{"type": "Verilog PDK45", "file": "add8_398_pdk45.v"}, {"type": "C file", "file": "add8_398.c"}], "references": [0], "params": {"mae%": "0.70", "area": "54.0", "mre%": "1.86", "delay": "0.48", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_398"}, {"files": [{"type": "Verilog PDK45", "file": "add8_385_pdk45.v"}, {"type": "C file", "file": "add8_385.c"}], "references": [0], "params": {"mae%": "0.66", "area": "52.6", "mre%": "1.74", "delay": "0.52", "wce%": "2.93", "pwr": "0.017", "ep%": "85.35", "wcre%": "200.00"}, "name": "add8_385"}, {"files": [{"type": "Verilog PDK45", "file": "add8_274_pdk45.v"}, {"type": "C file", "file": "add8_274.c"}], "references": [0], "params": {"mae%": "0.68", "area": "53.5", "mre%": "1.83", "delay": "0.47", "wce%": "2.73", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_274"}, {"files": [{"type": "Verilog PDK45", "file": "add8_331_pdk45.v"}, {"type": "C file", "file": "add8_331.c"}], "references": [0], "params": {"mae%": "0.70", "area": "50.2", "mre%": "1.87", "delay": "0.50", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_331"}, {"files": [{"type": "Verilog PDK45", "file": "add8_284_pdk45.v"}, {"type": "C file", "file": "add8_284.c"}], "references": [0], "params": {"mae%": "0.70", "area": "54.0", "mre%": "1.88", "delay": "0.48", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_284"}, {"files": [{"type": "Verilog PDK45", "file": "add8_446_pdk45.v"}, {"type": "C file", "file": "add8_446.c"}], "references": [0], "params": {"mae%": "0.66", "area": "52.6", "mre%": "1.71", "delay": "0.52", "wce%": "2.93", "pwr": "0.017", "ep%": "85.35", "wcre%": "200.00"}, "name": "add8_446"}, {"files": [{"type": "Verilog PDK45", "file": "add8_013_pdk45.v"}, {"type": "C file", "file": "add8_013.c"}], "references": [0], "params": {"mae%": "0.66", "area": "52.6", "mre%": "1.71", "delay": "0.52", "wce%": "2.93", "pwr": "0.017", "ep%": "85.35", "wcre%": "200.00"}, "name": "add8_013"}, {"files": [{"type": "Verilog PDK45", "file": "add8_291_pdk45.v"}, {"type": "C file", "file": "add8_291.c"}], "references": [0], "params": {"mae%": "0.66", "area": "52.6", "mre%": "1.74", "delay": "0.52", "wce%": "2.93", "pwr": "0.017", "ep%": "85.74", "wcre%": "200.00"}, "name": "add8_291"}, {"files": [{"type": "Verilog PDK45", "file": "add8_440_pdk45.v"}, {"type": "C file", "file": "add8_440.c"}], "references": [0], "params": {"mae%": "0.68", "area": "49.3", "mre%": "1.76", "delay": "0.43", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_440"}, {"files": [{"type": "Verilog PDK45", "file": "add8_261_pdk45.v"}, {"type": "C file", "file": "add8_261.c"}], "references": [0], "params": {"mae%": "0.68", "area": "49.3", "mre%": "1.76", "delay": "0.43", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_261"}, {"files": [{"type": "Verilog PDK45", "file": "add8_402_pdk45.v"}, {"type": "C file", "file": "add8_402.c"}], "references": [0], "params": {"mae%": "0.68", "area": "49.3", "mre%": "1.76", "delay": "0.43", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_402"}, {"files": [{"type": "Verilog PDK45", "file": "add8_078_pdk45.v"}, {"type": "C file", "file": "add8_078.c"}], "references": [0], "params": {"mae%": "0.68", "area": "49.3", "mre%": "1.76", "delay": "0.43", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_078"}, {"files": [{"type": "Verilog PDK45", "file": "add8_438_pdk45.v"}, {"type": "C file", "file": "add8_438.c"}], "references": [0], "params": {"mae%": "0.72", "area": "57.7", "mre%": "1.87", "delay": "0.56", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_438"}, {"files": [{"type": "Verilog PDK45", "file": "add8_237_pdk45.v"}, {"type": "C file", "file": "add8_237.c"}], "references": [0], "params": {"mae%": "0.70", "area": "57.3", "mre%": "1.86", "delay": "0.61", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_237"}, {"files": [{"type": "Verilog PDK45", "file": "add8_268_pdk45.v"}, {"type": "C file", "file": "add8_268.c"}], "references": [0], "params": {"mae%": "0.68", "area": "53.0", "mre%": "1.77", "delay": "0.50", "wce%": "2.93", "pwr": "0.017", "ep%": "85.64", "wcre%": "200.00"}, "name": "add8_268"}, {"files": [{"type": "Verilog PDK45", "file": "add8_263_pdk45.v"}, {"type": "C file", "file": "add8_263.c"}], "references": [0], "params": {"mae%": "0.68", "area": "53.0", "mre%": "1.77", "delay": "0.50", "wce%": "2.93", "pwr": "0.017", "ep%": "85.64", "wcre%": "200.00"}, "name": "add8_263"}, {"files": [{"type": "Verilog PDK45", "file": "add8_239_pdk45.v"}, {"type": "C file", "file": "add8_239.c"}], "references": [0], "params": {"mae%": "0.68", "area": "53.0", "mre%": "1.77", "delay": "0.50", "wce%": "2.93", "pwr": "0.017", "ep%": "85.64", "wcre%": "200.00"}, "name": "add8_239"}, {"files": [{"type": "Verilog PDK45", "file": "add8_300_pdk45.v"}, {"type": "C file", "file": "add8_300.c"}], "references": [0], "params": {"mae%": "0.70", "area": "51.6", "mre%": "1.87", "delay": "0.31", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_300"}, {"files": [{"type": "Verilog PDK45", "file": "add8_365_pdk45.v"}, {"type": "C file", "file": "add8_365.c"}], "references": [0], "params": {"mae%": "0.68", "area": "53.0", "mre%": "1.80", "delay": "0.50", "wce%": "2.93", "pwr": "0.017", "ep%": "85.74", "wcre%": "200.00"}, "name": "add8_365"}, {"files": [{"type": "Verilog PDK45", "file": "add8_414_pdk45.v"}, {"type": "C file", "file": "add8_414.c"}], "references": [0], "params": {"mae%": "0.70", "area": "54.0", "mre%": "1.86", "delay": "0.51", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_414"}, {"files": [{"type": "Verilog PDK45", "file": "add8_264_pdk45.v"}, {"type": "C file", "file": "add8_264.c"}], "references": [0], "params": {"mae%": "0.70", "area": "54.0", "mre%": "1.85", "delay": "0.51", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_264"}, {"files": [{"type": "Verilog PDK45", "file": "add8_247_pdk45.v"}, {"type": "C file", "file": "add8_247.c"}], "references": [0], "params": {"mae%": "0.70", "area": "50.2", "mre%": "1.80", "delay": "0.47", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_247"}, {"files": [{"type": "Verilog PDK45", "file": "add8_211_pdk45.v"}, {"type": "C file", "file": "add8_211.c"}], "references": [0], "params": {"mae%": "0.70", "area": "50.2", "mre%": "1.80", "delay": "0.47", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_211"}, {"files": [{"type": "Verilog PDK45", "file": "add8_273_pdk45.v"}, {"type": "C file", "file": "add8_273.c"}], "references": [0], "params": {"mae%": "0.70", "area": "50.2", "mre%": "1.80", "delay": "0.47", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_273"}, {"files": [{"type": "Verilog PDK45", "file": "add8_171_pdk45.v"}, {"type": "C file", "file": "add8_171.c"}], "references": [0], "params": {"mae%": "0.70", "area": "50.2", "mre%": "1.82", "delay": "0.47", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_171"}, {"files": [{"type": "Verilog PDK45", "file": "add8_203_pdk45.v"}, {"type": "C file", "file": "add8_203.c"}], "references": [0], "params": {"mae%": "0.70", "area": "54.0", "mre%": "1.87", "delay": "0.51", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_203"}, {"files": [{"type": "Verilog PDK45", "file": "add8_040_pdk45.v"}, {"type": "C file", "file": "add8_040.c"}], "references": [0], "params": {"mae%": "0.70", "area": "50.2", "mre%": "1.84", "delay": "0.47", "wce%": "2.93", "pwr": "0.017", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_040"}, {"files": [{"type": "Verilog PDK45", "file": "add8_260_pdk45.v"}, {"type": "C file", "file": "add8_260.c"}], "references": [0], "params": {"mae%": "0.94", "area": "42.7", "mre%": "2.53", "delay": "0.32", "wce%": "3.12", "pwr": "0.016", "ep%": "92.77", "wcre%": "500.00"}, "name": "add8_260"}, {"files": [{"type": "Verilog PDK45", "file": "add8_257_pdk45.v"}, {"type": "C file", "file": "add8_257.c"}], "references": [0], "params": {"mae%": "0.94", "area": "42.7", "mre%": "2.53", "delay": "0.32", "wce%": "3.12", "pwr": "0.016", "ep%": "92.77", "wcre%": "500.00"}, "name": "add8_257"}, {"files": [{"type": "Verilog PDK45", "file": "add8_426_pdk45.v"}, {"type": "C file", "file": "add8_426.c"}], "references": [0], "params": {"mae%": "0.98", "area": "42.7", "mre%": "2.61", "delay": "0.32", "wce%": "3.12", "pwr": "0.016", "ep%": "92.97", "wcre%": "300.00"}, "name": "add8_426"}, {"files": [{"type": "Verilog PDK45", "file": "add8_320_pdk45.v"}, {"type": "C file", "file": "add8_320.c"}], "references": [0], "params": {"mae%": "0.94", "area": "42.7", "mre%": "2.53", "delay": "0.32", "wce%": "3.12", "pwr": "0.016", "ep%": "92.77", "wcre%": "500.00"}, "name": "add8_320"}, {"files": [{"type": "Verilog PDK45", "file": "add8_094_pdk45.v"}, {"type": "C file", "file": "add8_094.c"}], "references": [0], "params": {"mae%": "0.94", "area": "42.7", "mre%": "2.53", "delay": "0.32", "wce%": "3.12", "pwr": "0.016", "ep%": "92.77", "wcre%": "500.00"}, "name": "add8_094"}, {"files": [{"type": "Verilog PDK45", "file": "add8_242_pdk45.v"}, {"type": "C file", "file": "add8_242.c"}], "references": [0], "params": {"mae%": "0.88", "area": "43.2", "mre%": "2.35", "delay": "0.32", "wce%": "2.93", "pwr": "0.016", "ep%": "92.38", "wcre%": "500.00"}, "name": "add8_242"}, {"files": [{"type": "Verilog PDK45", "file": "add8_435_pdk45.v"}, {"type": "C file", "file": "add8_435.c"}], "references": [0], "params": {"mae%": "0.94", "area": "43.2", "mre%": "2.48", "delay": "0.32", "wce%": "2.93", "pwr": "0.016", "ep%": "92.38", "wcre%": "300.00"}, "name": "add8_435"}, {"files": [{"type": "Verilog PDK45", "file": "add8_135_pdk45.v"}, {"type": "C file", "file": "add8_135.c"}], "references": [0], "params": {"mae%": "0.88", "area": "43.2", "mre%": "2.35", "delay": "0.32", "wce%": "2.93", "pwr": "0.016", "ep%": "92.38", "wcre%": "500.00"}, "name": "add8_135"}, {"files": [{"type": "Verilog PDK45", "file": "add8_012_pdk45.v"}, {"type": "C file", "file": "add8_012.c"}], "references": [0], "params": {"mae%": "0.94", "area": "43.2", "mre%": "2.48", "delay": "0.32", "wce%": "2.93", "pwr": "0.016", "ep%": "92.38", "wcre%": "300.00"}, "name": "add8_012"}, {"files": [{"type": "Verilog PDK45", "file": "add8_201_pdk45.v"}, {"type": "C file", "file": "add8_201.c"}], "references": [0], "params": {"mae%": "0.90", "area": "44.1", "mre%": "2.41", "delay": "0.32", "wce%": "2.93", "pwr": "0.016", "ep%": "92.38", "wcre%": "500.00"}, "name": "add8_201"}, {"files": [{"type": "Verilog PDK45", "file": "add8_416_pdk45.v"}, {"type": "C file", "file": "add8_416.c"}], "references": [0], "params": {"mae%": "0.90", "area": "44.1", "mre%": "2.41", "delay": "0.32", "wce%": "2.93", "pwr": "0.016", "ep%": "92.38", "wcre%": "500.00"}, "name": "add8_416"}, {"files": [{"type": "Verilog PDK45", "file": "add8_358_pdk45.v"}, {"type": "C file", "file": "add8_358.c"}], "references": [0], "params": {"mae%": "0.90", "area": "44.1", "mre%": "2.41", "delay": "0.32", "wce%": "2.93", "pwr": "0.016", "ep%": "92.38", "wcre%": "500.00"}, "name": "add8_358"}, {"files": [{"type": "Verilog PDK45", "file": "add8_231_pdk45.v"}, {"type": "C file", "file": "add8_231.c"}], "references": [0], "params": {"mae%": "0.78", "area": "40.8", "mre%": "2.11", "delay": "0.31", "wce%": "2.93", "pwr": "0.015", "ep%": "90.62", "wcre%": "500.00"}, "name": "add8_231"}, {"files": [{"type": "Verilog PDK45", "file": "add8_281_pdk45.v"}, {"type": "C file", "file": "add8_281.c"}], "references": [0], "params": {"mae%": "0.78", "area": "40.8", "mre%": "2.11", "delay": "0.31", "wce%": "2.93", "pwr": "0.015", "ep%": "90.62", "wcre%": "500.00"}, "name": "add8_281"}, {"files": [{"type": "Verilog PDK45", "file": "add8_276_pdk45.v"}, {"type": "C file", "file": "add8_276.c"}], "references": [0], "params": {"mae%": "1.09", "area": "39.4", "mre%": "2.95", "delay": "0.31", "wce%": "3.32", "pwr": "0.015", "ep%": "94.04", "wcre%": "112.50"}, "name": "add8_276"}, {"files": [{"type": "Verilog PDK45", "file": "add8_297_pdk45.v"}, {"type": "C file", "file": "add8_297.c"}], "references": [0], "params": {"mae%": "0.80", "area": "40.8", "mre%": "2.20", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "91.46", "wcre%": "600.00"}, "name": "add8_297"}, {"files": [{"type": "Verilog PDK45", "file": "add8_192_pdk45.v"}, {"type": "C file", "file": "add8_192.c"}], "references": [0], "params": {"mae%": "1.13", "area": "39.0", "mre%": "3.05", "delay": "0.31", "wce%": "3.32", "pwr": "0.015", "ep%": "94.24", "wcre%": "112.50"}, "name": "add8_192"}, {"files": [{"type": "Verilog PDK45", "file": "add8_360_pdk45.v"}, {"type": "C file", "file": "add8_360.c"}], "references": [0], "params": {"mae%": "0.96", "area": "41.3", "mre%": "2.55", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.97", "wcre%": "500.00"}, "name": "add8_360"}, {"files": [{"type": "Verilog PDK45", "file": "add8_093_pdk45.v"}, {"type": "C file", "file": "add8_093.c"}], "references": [0], "params": {"mae%": "0.96", "area": "41.3", "mre%": "2.55", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.97", "wcre%": "500.00"}, "name": "add8_093"}, {"files": [{"type": "Verilog PDK45", "file": "add8_160_pdk45.v"}, {"type": "C file", "file": "add8_160.c"}], "references": [0], "params": {"mae%": "0.78", "area": "38.5", "mre%": "2.14", "delay": "0.31", "wce%": "2.93", "pwr": "0.015", "ep%": "91.02", "wcre%": "500.00"}, "name": "add8_160"}, {"files": [{"type": "Verilog PDK45", "file": "add8_209_pdk45.v"}, {"type": "C file", "file": "add8_209.c"}], "references": [0], "params": {"mae%": "0.84", "area": "38.5", "mre%": "2.28", "delay": "0.31", "wce%": "2.93", "pwr": "0.015", "ep%": "91.02", "wcre%": "300.00"}, "name": "add8_209"}, {"files": [{"type": "Verilog PDK45", "file": "add8_472_pdk45.v"}, {"type": "C file", "file": "add8_472.c"}], "references": [0], "params": {"mae%": "0.78", "area": "38.5", "mre%": "2.14", "delay": "0.31", "wce%": "2.93", "pwr": "0.015", "ep%": "91.02", "wcre%": "500.00"}, "name": "add8_472"}, {"files": [{"type": "Verilog PDK45", "file": "add8_303_pdk45.v"}, {"type": "C file", "file": "add8_303.c"}], "references": [0], "params": {"mae%": "0.82", "area": "38.5", "mre%": "2.23", "delay": "0.31", "wce%": "2.93", "pwr": "0.015", "ep%": "91.02", "wcre%": "300.00"}, "name": "add8_303"}, {"files": [{"type": "Verilog PDK45", "file": "add8_108_pdk45.v"}, {"type": "C file", "file": "add8_108.c"}], "references": [0], "params": {"mae%": "1.07", "area": "37.5", "mre%": "2.90", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "93.95", "wcre%": "112.50"}, "name": "add8_108"}, {"files": [{"type": "Verilog PDK45", "file": "add8_388_pdk45.v"}, {"type": "C file", "file": "add8_388.c"}], "references": [0], "params": {"mae%": "1.07", "area": "37.5", "mre%": "2.95", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "93.95", "wcre%": "100.00"}, "name": "add8_388"}, {"files": [{"type": "Verilog PDK45", "file": "add8_224_pdk45.v"}, {"type": "C file", "file": "add8_224.c"}], "references": [0], "params": {"mae%": "1.13", "area": "37.5", "mre%": "3.07", "delay": "0.31", "wce%": "3.32", "pwr": "0.015", "ep%": "94.24", "wcre%": "100.00"}, "name": "add8_224"}, {"files": [{"type": "Verilog PDK45", "file": "add8_442_pdk45.v"}, {"type": "C file", "file": "add8_442.c"}], "references": [0], "params": {"mae%": "1.07", "area": "37.5", "mre%": "2.90", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "93.95", "wcre%": "112.50"}, "name": "add8_442"}, {"files": [{"type": "Verilog PDK45", "file": "add8_469_pdk45.v"}, {"type": "C file", "file": "add8_469.c"}], "references": [0], "params": {"mae%": "1.05", "area": "37.5", "mre%": "2.90", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "93.95", "wcre%": "100.00"}, "name": "add8_469"}, {"files": [{"type": "Verilog PDK45", "file": "add8_042_pdk45.v"}, {"type": "C file", "file": "add8_042.c"}], "references": [0], "params": {"mae%": "1.11", "area": "37.5", "mre%": "3.03", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "93.95", "wcre%": "100.00"}, "name": "add8_042"}, {"files": [{"type": "Verilog PDK45", "file": "add8_151_pdk45.v"}, {"type": "C file", "file": "add8_151.c"}], "references": [0], "params": {"mae%": "1.07", "area": "37.5", "mre%": "2.90", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "93.95", "wcre%": "112.50"}, "name": "add8_151"}, {"files": [{"type": "Verilog PDK45", "file": "add8_071_pdk45.v"}, {"type": "C file", "file": "add8_071.c"}], "references": [0], "params": {"mae%": "1.27", "area": "37.5", "mre%": "3.42", "delay": "0.31", "wce%": "3.71", "pwr": "0.015", "ep%": "95.41", "wcre%": "100.00"}, "name": "add8_071"}, {"files": [{"type": "Verilog PDK45", "file": "add8_259_pdk45.v"}, {"type": "C file", "file": "add8_259.c"}], "references": [0], "params": {"mae%": "1.13", "area": "37.5", "mre%": "3.08", "delay": "0.31", "wce%": "3.32", "pwr": "0.015", "ep%": "94.24", "wcre%": "100.00"}, "name": "add8_259"}, {"files": [{"type": "Verilog PDK45", "file": "add8_215_pdk45.v"}, {"type": "C file", "file": "add8_215.c"}], "references": [0], "params": {"mae%": "1.07", "area": "37.5", "mre%": "2.95", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "93.95", "wcre%": "100.00"}, "name": "add8_215"}, {"files": [{"type": "Verilog PDK45", "file": "add8_131_pdk45.v"}, {"type": "C file", "file": "add8_131.c"}], "references": [0], "params": {"mae%": "1.07", "area": "37.5", "mre%": "2.90", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "93.95", "wcre%": "112.50"}, "name": "add8_131"}, {"files": [{"type": "Verilog PDK45", "file": "add8_363_pdk45.v"}, {"type": "C file", "file": "add8_363.c"}], "references": [0], "params": {"mae%": "1.13", "area": "39.0", "mre%": "3.03", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "94.14", "wcre%": "100.00"}, "name": "add8_363"}, {"files": [{"type": "Verilog PDK45", "file": "add8_322_pdk45.v"}, {"type": "C file", "file": "add8_322.c"}], "references": [0], "params": {"mae%": "0.72", "area": "39.4", "mre%": "1.91", "delay": "0.31", "wce%": "2.93", "pwr": "0.015", "ep%": "85.94", "wcre%": "200.00"}, "name": "add8_322"}, {"files": [{"type": "Verilog PDK45", "file": "add8_381_pdk45.v"}, {"type": "C file", "file": "add8_381.c"}], "references": [0], "params": {"mae%": "0.94", "area": "39.0", "mre%": "2.53", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "600.00"}, "name": "add8_381"}, {"files": [{"type": "Verilog PDK45", "file": "add8_282_pdk45.v"}, {"type": "C file", "file": "add8_282.c"}], "references": [0], "params": {"mae%": "1.04", "area": "39.0", "mre%": "2.72", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "300.00"}, "name": "add8_282"}, {"files": [{"type": "Verilog PDK45", "file": "add8_267_pdk45.v"}, {"type": "C file", "file": "add8_267.c"}], "references": [0], "params": {"mae%": "0.94", "area": "39.0", "mre%": "2.53", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "600.00"}, "name": "add8_267"}, {"files": [{"type": "Verilog PDK45", "file": "add8_407_pdk45.v"}, {"type": "C file", "file": "add8_407.c"}], "references": [0], "params": {"mae%": "0.98", "area": "39.0", "mre%": "2.63", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.97", "wcre%": "600.00"}, "name": "add8_407"}, {"files": [{"type": "Verilog PDK45", "file": "add8_256_pdk45.v"}, {"type": "C file", "file": "add8_256.c"}], "references": [0], "params": {"mae%": "0.98", "area": "39.0", "mre%": "2.64", "delay": "0.31", "wce%": "3.32", "pwr": "0.015", "ep%": "93.16", "wcre%": "500.00"}, "name": "add8_256"}, {"files": [{"type": "Verilog PDK45", "file": "add8_172_pdk45.v"}, {"type": "C file", "file": "add8_172.c"}], "references": [0], "params": {"mae%": "1.04", "area": "39.0", "mre%": "2.72", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "300.00"}, "name": "add8_172"}, {"files": [{"type": "Verilog PDK45", "file": "add8_052_pdk45.v"}, {"type": "C file", "file": "add8_052.c"}], "references": [0], "params": {"mae%": "0.94", "area": "39.0", "mre%": "2.53", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "600.00"}, "name": "add8_052"}, {"files": [{"type": "Verilog PDK45", "file": "add8_451_pdk45.v"}, {"type": "C file", "file": "add8_451.c"}], "references": [0], "params": {"mae%": "0.98", "area": "39.0", "mre%": "2.63", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.97", "wcre%": "600.00"}, "name": "add8_451"}, {"files": [{"type": "Verilog PDK45", "file": "add8_033_pdk45.v"}, {"type": "C file", "file": "add8_033.c"}], "references": [0], "params": {"mae%": "0.96", "area": "39.0", "mre%": "2.56", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "500.00"}, "name": "add8_033"}, {"files": [{"type": "Verilog PDK45", "file": "add8_173_pdk45.v"}, {"type": "C file", "file": "add8_173.c"}], "references": [0], "params": {"mae%": "0.98", "area": "39.0", "mre%": "2.63", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.97", "wcre%": "600.00"}, "name": "add8_173"}, {"files": [{"type": "Verilog PDK45", "file": "add8_455_pdk45.v"}, {"type": "C file", "file": "add8_455.c"}], "references": [0], "params": {"mae%": "1.04", "area": "39.0", "mre%": "2.72", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "300.00"}, "name": "add8_455"}, {"files": [{"type": "Verilog PDK45", "file": "add8_294_pdk45.v"}, {"type": "C file", "file": "add8_294.c"}], "references": [0], "params": {"mae%": "1.00", "area": "39.0", "mre%": "2.64", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "400.00"}, "name": "add8_294"}, {"files": [{"type": "Verilog PDK45", "file": "add8_327_pdk45.v"}, {"type": "C file", "file": "add8_327.c"}], "references": [0], "params": {"mae%": "1.00", "area": "39.0", "mre%": "2.64", "delay": "0.31", "wce%": "3.12", "pwr": "0.015", "ep%": "92.58", "wcre%": "400.00"}, "name": "add8_327"}, {"files": [{"type": "Verilog PDK45", "file": "add8_326_pdk45.v"}, {"type": "C file", "file": "add8_326.c"}], "references": [0], "params": {"mae%": "1.76", "area": "36.1", "mre%": "4.84", "delay": "0.30", "wce%": "4.49", "pwr": "0.015", "ep%": "96.88", "wcre%": "400.00"}, "name": "add8_326"}, {"files": [{"type": "Verilog PDK45", "file": "add8_467_pdk45.v"}, {"type": "C file", "file": "add8_467.c"}], "references": [0], "params": {"mae%": "1.00", "area": "39.0", "mre%": "2.77", "delay": "0.31", "wce%": "3.32", "pwr": "0.014", "ep%": "92.97", "wcre%": "900.00"}, "name": "add8_467"}, {"files": [{"type": "Verilog PDK45", "file": "add8_429_pdk45.v"}, {"type": "C file", "file": "add8_429.c"}], "references": [0], "params": {"mae%": "1.00", "area": "37.1", "mre%": "2.71", "delay": "0.31", "wce%": "3.71", "pwr": "0.014", "ep%": "92.97", "wcre%": "200.00"}, "name": "add8_429"}, {"files": [{"type": "Verilog PDK45", "file": "add8_427_pdk45.v"}, {"type": "C file", "file": "add8_427.c"}], "references": [0], "params": {"mae%": "0.78", "area": "37.1", "mre%": "2.11", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "90.62", "wcre%": "600.00"}, "name": "add8_427"}, {"files": [{"type": "Verilog PDK45", "file": "add8_054_pdk45.v"}, {"type": "C file", "file": "add8_054.c"}], "references": [0], "params": {"mae%": "0.82", "area": "37.1", "mre%": "2.19", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "90.62", "wcre%": "300.00"}, "name": "add8_054"}, {"files": [{"type": "Verilog PDK45", "file": "add8_063_pdk45.v"}, {"type": "C file", "file": "add8_063.c"}], "references": [0], "params": {"mae%": "0.78", "area": "37.1", "mre%": "2.11", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "90.62", "wcre%": "400.00"}, "name": "add8_063"}, {"files": [{"type": "Verilog PDK45", "file": "add8_323_pdk45.v"}, {"type": "C file", "file": "add8_323.c"}], "references": [0], "params": {"mae%": "0.78", "area": "37.1", "mre%": "2.08", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "90.62", "wcre%": "500.00"}, "name": "add8_323"}, {"files": [{"type": "Verilog PDK45", "file": "add8_227_pdk45.v"}, {"type": "C file", "file": "add8_227.c"}], "references": [0], "params": {"mae%": "0.90", "area": "34.7", "mre%": "2.47", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "93.75", "wcre%": "800.00"}, "name": "add8_227"}, {"files": [{"type": "Verilog PDK45", "file": "add8_200_pdk45.v"}, {"type": "C file", "file": "add8_200.c"}], "references": [0], "params": {"mae%": "1.64", "area": "34.7", "mre%": "4.43", "delay": "0.31", "wce%": "4.69", "pwr": "0.014", "ep%": "96.88", "wcre%": "300.00"}, "name": "add8_200"}, {"files": [{"type": "Verilog PDK45", "file": "add8_315_pdk45.v"}, {"type": "C file", "file": "add8_315.c"}], "references": [0], "params": {"mae%": "1.48", "area": "34.7", "mre%": "3.99", "delay": "0.31", "wce%": "3.32", "pwr": "0.014", "ep%": "96.09", "wcre%": "100.00"}, "name": "add8_315"}, {"files": [{"type": "Verilog PDK45", "file": "add8_016_pdk45.v"}, {"type": "C file", "file": "add8_016.c"}], "references": [0], "params": {"mae%": "1.04", "area": "34.7", "mre%": "2.82", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "93.75", "wcre%": "600.00"}, "name": "add8_016"}, {"files": [{"type": "Verilog PDK45", "file": "add8_083_pdk45.v"}, {"type": "C file", "file": "add8_083.c"}], "references": [0], "params": {"mae%": "1.50", "area": "34.7", "mre%": "4.08", "delay": "0.31", "wce%": "3.71", "pwr": "0.014", "ep%": "96.48", "wcre%": "100.00"}, "name": "add8_083"}, {"files": [{"type": "Verilog PDK45", "file": "add8_025_pdk45.v"}, {"type": "C file", "file": "add8_025.c"}], "references": [0], "params": {"mae%": "0.90", "area": "34.7", "mre%": "2.47", "delay": "0.31", "wce%": "2.93", "pwr": "0.014", "ep%": "93.75", "wcre%": "800.00"}, "name": "add8_025"}, {"files": [{"type": "Verilog PDK45", "file": "add8_372_pdk45.v"}, {"type": "C file", "file": "add8_372.c"}], "references": [0], "params": {"mae%": "1.35", "area": "35.7", "mre%": "3.63", "delay": "0.30", "wce%": "3.71", "pwr": "0.014", "ep%": "95.80", "wcre%": "100.00"}, "name": "add8_372"}, {"files": [{"type": "Verilog PDK45", "file": "add8_181_pdk45.v"}, {"type": "C file", "file": "add8_181.c"}], "references": [0], "params": {"mae%": "1.35", "area": "35.7", "mre%": "3.63", "delay": "0.30", "wce%": "3.71", "pwr": "0.014", "ep%": "95.80", "wcre%": "100.00"}, "name": "add8_181"}, {"files": [{"type": "Verilog PDK45", "file": "add8_110_pdk45.v"}, {"type": "C file", "file": "add8_110.c"}], "references": [0], "params": {"mae%": "1.43", "area": "35.7", "mre%": "3.89", "delay": "0.30", "wce%": "4.10", "pwr": "0.014", "ep%": "96.29", "wcre%": "100.00"}, "name": "add8_110"}, {"files": [{"type": "Verilog PDK45", "file": "add8_279_pdk45.v"}, {"type": "C file", "file": "add8_279.c"}], "references": [0], "params": {"mae%": "1.31", "area": "35.7", "mre%": "3.45", "delay": "0.30", "wce%": "3.91", "pwr": "0.014", "ep%": "94.63", "wcre%": "300.00"}, "name": "add8_279"}, {"files": [{"type": "Verilog PDK45", "file": "add8_152_pdk45.v"}, {"type": "C file", "file": "add8_152.c"}], "references": [0], "params": {"mae%": "1.31", "area": "35.7", "mre%": "3.46", "delay": "0.30", "wce%": "3.91", "pwr": "0.014", "ep%": "94.63", "wcre%": "300.00"}, "name": "add8_152"}, {"files": [{"type": "Verilog PDK45", "file": "add8_104_pdk45.v"}, {"type": "C file", "file": "add8_104.c"}], "references": [0], "params": {"mae%": "1.37", "area": "35.7", "mre%": "3.65", "delay": "0.30", "wce%": "3.71", "pwr": "0.014", "ep%": "96.00", "wcre%": "150.00"}, "name": "add8_104"}, {"files": [{"type": "Verilog PDK45", "file": "add8_364_pdk45.v"}, {"type": "C file", "file": "add8_364.c"}], "references": [0], "params": {"mae%": "1.31", "area": "36.1", "mre%": "3.44", "delay": "0.30", "wce%": "3.71", "pwr": "0.014", "ep%": "93.95", "wcre%": "300.00"}, "name": "add8_364"}, {"files": [{"type": "Verilog PDK45", "file": "add8_182_pdk45.v"}, {"type": "C file", "file": "add8_182.c"}], "references": [0], "params": {"mae%": "1.31", "area": "36.1", "mre%": "3.44", "delay": "0.30", "wce%": "3.71", "pwr": "0.014", "ep%": "93.95", "wcre%": "300.00"}, "name": "add8_182"}, {"files": [{"type": "Verilog PDK45", "file": "add8_241_pdk45.v"}, {"type": "C file", "file": "add8_241.c"}], "references": [0], "params": {"mae%": "1.13", "area": "34.7", "mre%": "3.08", "delay": "0.31", "wce%": "3.32", "pwr": "0.014", "ep%": "94.24", "wcre%": "300.00"}, "name": "add8_241"}, {"files": [{"type": "Verilog PDK45", "file": "add8_222_pdk45.v"}, {"type": "C file", "file": "add8_222.c"}], "references": [0], "params": {"mae%": "1.07", "area": "34.7", "mre%": "2.93", "delay": "0.31", "wce%": "3.12", "pwr": "0.014", "ep%": "93.95", "wcre%": "500.00"}, "name": "add8_222"}, {"files": [{"type": "Verilog PDK45", "file": "add8_436_pdk45.v"}, {"type": "C file", "file": "add8_436.c"}], "references": [0], "params": {"mae%": "1.09", "area": "34.7", "mre%": "2.97", "delay": "0.31", "wce%": "3.12", "pwr": "0.014", "ep%": "93.95", "wcre%": "400.00"}, "name": "add8_436"}, {"files": [{"type": "Verilog PDK45", "file": "add8_347_pdk45.v"}, {"type": "C file", "file": "add8_347.c"}], "references": [0], "params": {"mae%": "1.29", "area": "34.7", "mre%": "3.47", "delay": "0.31", "wce%": "3.52", "pwr": "0.014", "ep%": "95.31", "wcre%": "150.00"}, "name": "add8_347"}, {"files": [{"type": "Verilog PDK45", "file": "add8_230_pdk45.v"}, {"type": "C file", "file": "add8_230.c"}], "references": [0], "params": {"mae%": "1.80", "area": "34.7", "mre%": "4.89", "delay": "0.29", "wce%": "4.49", "pwr": "0.014", "ep%": "96.09", "wcre%": "400.00"}, "name": "add8_230"}, {"files": [{"type": "Verilog PDK45", "file": "add8_445_pdk45.v"}, {"type": "C file", "file": "add8_445.c"}], "references": [0], "params": {"mae%": "1.21", "area": "35.2", "mre%": "3.25", "delay": "0.31", "wce%": "4.10", "pwr": "0.014", "ep%": "94.53", "wcre%": "400.00"}, "name": "add8_445"}, {"files": [{"type": "Verilog PDK45", "file": "add8_061_pdk45.v"}, {"type": "C file", "file": "add8_061.c"}], "references": [0], "params": {"mae%": "1.21", "area": "35.2", "mre%": "3.25", "delay": "0.31", "wce%": "4.10", "pwr": "0.014", "ep%": "94.53", "wcre%": "400.00"}, "name": "add8_061"}, {"files": [{"type": "Verilog PDK45", "file": "add8_176_pdk45.v"}, {"type": "C file", "file": "add8_176.c"}], "references": [0], "params": {"mae%": "1.29", "area": "35.2", "mre%": "3.43", "delay": "0.31", "wce%": "3.71", "pwr": "0.014", "ep%": "95.31", "wcre%": "250.00"}, "name": "add8_176"}, {"files": [{"type": "Verilog PDK45", "file": "add8_070_pdk45.v"}, {"type": "C file", "file": "add8_070.c"}], "references": [0], "params": {"mae%": "1.23", "area": "35.2", "mre%": "3.27", "delay": "0.31", "wce%": "3.91", "pwr": "0.014", "ep%": "94.53", "wcre%": "300.00"}, "name": "add8_070"}, {"files": [{"type": "Verilog PDK45", "file": "add8_141_pdk45.v"}, {"type": "C file", "file": "add8_141.c"}], "references": [0], "params": {"mae%": "1.35", "area": "33.3", "mre%": "3.61", "delay": "0.30", "wce%": "3.52", "pwr": "0.014", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_141"}, {"files": [{"type": "Verilog PDK45", "file": "add8_143_pdk45.v"}, {"type": "C file", "file": "add8_143.c"}], "references": [0], "params": {"mae%": "1.33", "area": "33.3", "mre%": "3.51", "delay": "0.30", "wce%": "4.10", "pwr": "0.014", "ep%": "95.31", "wcre%": "400.00"}, "name": "add8_143"}, {"files": [{"type": "Verilog PDK45", "file": "add8_355_pdk45.v"}, {"type": "C file", "file": "add8_355.c"}], "references": [0], "params": {"mae%": "1.35", "area": "33.3", "mre%": "3.62", "delay": "0.30", "wce%": "3.52", "pwr": "0.014", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_355"}, {"files": [{"type": "Verilog PDK45", "file": "add8_174_pdk45.v"}, {"type": "C file", "file": "add8_174.c"}], "references": [0], "params": {"mae%": "1.35", "area": "33.3", "mre%": "3.61", "delay": "0.30", "wce%": "3.52", "pwr": "0.014", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_174"}, {"files": [{"type": "Verilog PDK45", "file": "add8_008_pdk45.v"}, {"type": "C file", "file": "add8_008.c"}], "references": [0], "params": {"mae%": "1.35", "area": "33.3", "mre%": "3.61", "delay": "0.30", "wce%": "3.52", "pwr": "0.014", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_008"}, {"files": [{"type": "Verilog PDK45", "file": "add8_047_pdk45.v"}, {"type": "C file", "file": "add8_047.c"}], "references": [0], "params": {"mae%": "1.35", "area": "33.3", "mre%": "3.59", "delay": "0.30", "wce%": "3.32", "pwr": "0.014", "ep%": "97.85", "wcre%": "100.00"}, "name": "add8_047"}, {"files": [{"type": "Verilog PDK45", "file": "add8_349_pdk45.v"}, {"type": "C file", "file": "add8_349.c"}], "references": [0], "params": {"mae%": "1.45", "area": "33.3", "mre%": "3.92", "delay": "0.30", "wce%": "4.30", "pwr": "0.014", "ep%": "96.48", "wcre%": "175.00"}, "name": "add8_349"}, {"files": [{"type": "Verilog PDK45", "file": "add8_419_pdk45.v"}, {"type": "C file", "file": "add8_419.c"}], "references": [0], "params": {"mae%": "1.88", "area": "31.4", "mre%": "5.16", "delay": "0.29", "wce%": "4.88", "pwr": "0.013", "ep%": "97.66", "wcre%": "100.00"}, "name": "add8_419"}, {"files": [{"type": "Verilog PDK45", "file": "add8_292_pdk45.v"}, {"type": "C file", "file": "add8_292.c"}], "references": [0], "params": {"mae%": "1.88", "area": "31.4", "mre%": "5.19", "delay": "0.29", "wce%": "4.69", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_292"}, {"files": [{"type": "Verilog PDK45", "file": "add8_003_pdk45.v"}, {"type": "C file", "file": "add8_003.c"}], "references": [0], "params": {"mae%": "1.88", "area": "31.4", "mre%": "5.21", "delay": "0.29", "wce%": "4.69", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_003"}, {"files": [{"type": "Verilog PDK45", "file": "add8_153_pdk45.v"}, {"type": "C file", "file": "add8_153.c"}], "references": [0], "params": {"mae%": "1.66", "area": "31.0", "mre%": "4.58", "delay": "0.30", "wce%": "4.49", "pwr": "0.013", "ep%": "96.09", "wcre%": "400.00"}, "name": "add8_153"}, {"files": [{"type": "Verilog PDK45", "file": "add8_235_pdk45.v"}, {"type": "C file", "file": "add8_235.c"}], "references": [0], "params": {"mae%": "1.70", "area": "31.0", "mre%": "4.67", "delay": "0.30", "wce%": "4.49", "pwr": "0.013", "ep%": "96.09", "wcre%": "400.00"}, "name": "add8_235"}, {"files": [{"type": "Verilog PDK45", "file": "add8_125_pdk45.v"}, {"type": "C file", "file": "add8_125.c"}], "references": [0], "params": {"mae%": "1.88", "area": "31.0", "mre%": "5.12", "delay": "0.30", "wce%": "4.88", "pwr": "0.013", "ep%": "96.88", "wcre%": "150.00"}, "name": "add8_125"}, {"files": [{"type": "Verilog PDK45", "file": "add8_229_pdk45.v"}, {"type": "C file", "file": "add8_229.c"}], "references": [0], "params": {"mae%": "1.82", "area": "30.5", "mre%": "4.98", "delay": "0.30", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "200.00"}, "name": "add8_229"}, {"files": [{"type": "Verilog PDK45", "file": "add8_280_pdk45.v"}, {"type": "C file", "file": "add8_280.c"}], "references": [0], "params": {"mae%": "1.62", "area": "30.5", "mre%": "4.47", "delay": "0.30", "wce%": "4.88", "pwr": "0.013", "ep%": "96.58", "wcre%": "700.00"}, "name": "add8_280"}, {"files": [{"type": "Verilog PDK45", "file": "add8_271_pdk45.v"}, {"type": "C file", "file": "add8_271.c"}], "references": [0], "params": {"mae%": "1.62", "area": "30.5", "mre%": "4.47", "delay": "0.30", "wce%": "4.88", "pwr": "0.013", "ep%": "96.58", "wcre%": "700.00"}, "name": "add8_271"}, {"files": [{"type": "Verilog PDK45", "file": "add8_139_pdk45.v"}, {"type": "C file", "file": "add8_139.c"}], "references": [0], "params": {"mae%": "1.82", "area": "30.5", "mre%": "4.98", "delay": "0.30", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "200.00"}, "name": "add8_139"}, {"files": [{"type": "Verilog PDK45", "file": "add8_277_pdk45.v"}, {"type": "C file", "file": "add8_277.c"}], "references": [0], "params": {"mae%": "1.88", "area": "31.4", "mre%": "5.12", "delay": "0.29", "wce%": "4.69", "pwr": "0.013", "ep%": "96.88", "wcre%": "112.50"}, "name": "add8_277"}, {"files": [{"type": "Verilog PDK45", "file": "add8_109_pdk45.v"}, {"type": "C file", "file": "add8_109.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_109"}, {"files": [{"type": "Verilog PDK45", "file": "add8_105_pdk45.v"}, {"type": "C file", "file": "add8_105.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_105"}, {"files": [{"type": "Verilog PDK45", "file": "add8_167_pdk45.v"}, {"type": "C file", "file": "add8_167.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_167"}, {"files": [{"type": "Verilog PDK45", "file": "add8_466_pdk45.v"}, {"type": "C file", "file": "add8_466.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_466"}, {"files": [{"type": "Verilog PDK45", "file": "add8_266_pdk45.v"}, {"type": "C file", "file": "add8_266.c"}], "references": [0], "params": {"mae%": "1.66", "area": "29.1", "mre%": "4.58", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "800.00"}, "name": "add8_266"}, {"files": [{"type": "Verilog PDK45", "file": "add8_439_pdk45.v"}, {"type": "C file", "file": "add8_439.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_439"}, {"files": [{"type": "Verilog PDK45", "file": "add8_208_pdk45.v"}, {"type": "C file", "file": "add8_208.c"}], "references": [0], "params": {"mae%": "1.68", "area": "29.1", "mre%": "4.64", "delay": "0.29", "wce%": "4.69", "pwr": "0.013", "ep%": "96.88", "wcre%": "1000.00"}, "name": "add8_208"}, {"files": [{"type": "Verilog PDK45", "file": "add8_019_pdk45.v"}, {"type": "C file", "file": "add8_019.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_019"}, {"files": [{"type": "Verilog PDK45", "file": "add8_190_pdk45.v"}, {"type": "C file", "file": "add8_190.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_190"}, {"files": [{"type": "Verilog PDK45", "file": "add8_059_pdk45.v"}, {"type": "C file", "file": "add8_059.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_059"}, {"files": [{"type": "Verilog PDK45", "file": "add8_074_pdk45.v"}, {"type": "C file", "file": "add8_074.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_074"}, {"files": [{"type": "Verilog PDK45", "file": "add8_333_pdk45.v"}, {"type": "C file", "file": "add8_333.c"}], "references": [0], "params": {"mae%": "1.76", "area": "29.1", "mre%": "4.82", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "300.00"}, "name": "add8_333"}, {"files": [{"type": "Verilog PDK45", "file": "add8_089_pdk45.v"}, {"type": "C file", "file": "add8_089.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_089"}, {"files": [{"type": "Verilog PDK45", "file": "add8_392_pdk45.v"}, {"type": "C file", "file": "add8_392.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_392"}, {"files": [{"type": "Verilog PDK45", "file": "add8_155_pdk45.v"}, {"type": "C file", "file": "add8_155.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_155"}, {"files": [{"type": "Verilog PDK45", "file": "add8_150_pdk45.v"}, {"type": "C file", "file": "add8_150.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_150"}, {"files": [{"type": "Verilog PDK45", "file": "add8_459_pdk45.v"}, {"type": "C file", "file": "add8_459.c"}], "references": [0], "params": {"mae%": "1.70", "area": "29.1", "mre%": "4.66", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "600.00"}, "name": "add8_459"}, {"files": [{"type": "Verilog PDK45", "file": "add8_081_pdk45.v"}, {"type": "C file", "file": "add8_081.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_081"}, {"files": [{"type": "Verilog PDK45", "file": "add8_470_pdk45.v"}, {"type": "C file", "file": "add8_470.c"}], "references": [0], "params": {"mae%": "1.74", "area": "29.1", "mre%": "4.78", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "400.00"}, "name": "add8_470"}, {"files": [{"type": "Verilog PDK45", "file": "add8_015_pdk45.v"}, {"type": "C file", "file": "add8_015.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_015"}, {"files": [{"type": "Verilog PDK45", "file": "add8_045_pdk45.v"}, {"type": "C file", "file": "add8_045.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_045"}, {"files": [{"type": "Verilog PDK45", "file": "add8_127_pdk45.v"}, {"type": "C file", "file": "add8_127.c"}], "references": [0], "params": {"mae%": "1.91", "area": "29.1", "mre%": "5.22", "delay": "0.29", "wce%": "4.49", "pwr": "0.013", "ep%": "96.88", "wcre%": "100.00"}, "name": "add8_127"}, {"files": [{"type": "Verilog PDK45", "file": "add8_334_pdk45.v"}, {"type": "C file", "file": "add8_334.c"}], "references": [0], "params": {"mae%": "1.05", "area": "28.2", "mre%": "2.93", "delay": "0.27", "wce%": "3.12", "pwr": "0.012", "ep%": "94.14", "wcre%": "800.00"}, "name": "add8_334"}, {"files": [{"type": "Verilog PDK45", "file": "add8_212_pdk45.v"}, {"type": "C file", "file": "add8_212.c"}], "references": [0], "params": {"mae%": "1.56", "area": "26.8", "mre%": "4.28", "delay": "0.27", "wce%": "3.12", "pwr": "0.012", "ep%": "98.44", "wcre%": "100.00"}, "name": "add8_212"}], "references": ["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "adders/8_unsigned/legacy_evoapprox8b/fig.png", "folder": "adders/8_unsigned/legacy_evoapprox8b"}], "description": "8-bit unsigned adders", "bitwidth": 8}, {"items": 46, "folder": "adders/12_unsigned", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "add12u_574_pdk45.v"}, {"type": "C file", "file": "add12u_574.c"}], "references": [0], "params": {"mae%": "0.00", "area": "106.1", "mre%": "0.00", "delay": "0.96", "wce%": "0.00", "pwr": "0.052", "ep%": "0.00", "wcre%": "0.00"}, "name": "add12u_574"}, {"files": [{"type": "Verilog file", "file": "add12u_88C.v"}, {"type": "C file", "file": "add12u_88C.c"}], "references": [0], "params": {"mae%": "0.0061", "area": "97.1", "mre%": "0.017", "delay": "0.88", "wce%": "0.012", "pwr": "0.047", "ep%": "50.00", "wcre%": "50.00"}, "name": "add12u_88C"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_4B7_pdk45.v"}, {"type": "C file", "file": "add12u_4B7.c"}], "references": [0], "params": {"mae%": "0.018", "area": "88.2", "mre%": "0.051", "delay": "0.80", "wce%": "0.049", "pwr": "0.042", "ep%": "81.25", "wcre%": "300.00"}, "name": "add12u_4B7"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_767_pdk45.v"}, {"type": "C file", "file": "add12u_767.c"}], "references": [0], "params": {"mae%": "0.049", "area": "71.3", "mre%": "0.14", "delay": "0.68", "wce%": "0.098", "pwr": "0.036", "ep%": "96.88", "wcre%": "100.00"}, "name": "add12u_767"}, {"files": [{"type": "Verilog file", "file": "add12u_3EC.v"}, {"type": "C file", "file": "add12u_3EC.c"}], "references": [0], "params": {"mae%": "0.13", "area": "61.5", "mre%": "0.37", "delay": "0.55", "wce%": "0.44", "pwr": "0.028", "ep%": "97.22", "wcre%": "1500.00"}, "name": "add12u_3EC"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_7A5_pdk45.v"}, {"type": "C file", "file": "add12u_7A5.c"}], "references": [0], "params": {"mae%": "0.39", "area": "44.6", "mre%": "1.08", "delay": "0.43", "wce%": "0.78", "pwr": "0.021", "ep%": "99.95", "wcre%": "100.00"}, "name": "add12u_7A5"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_FB8_pdk45.v"}, {"type": "C file", "file": "add12u_FB8.c"}], "references": [0], "params": {"mae%": "0.78", "area": "35.7", "mre%": "2.15", "delay": "0.35", "wce%": "1.56", "pwr": "0.017", "ep%": "99.90", "wcre%": "100.00"}, "name": "add12u_FB8"}, {"files": [{"type": "Verilog file", "file": "add12u_0A0.v"}, {"type": "C file", "file": "add12u_0A0.c"}], "references": [], "params": {"mae%": "3.20", "area": "17.8", "mre%": "8.54", "delay": "0.19", "wce%": "7.71", "pwr": "0.0075", "ep%": "99.91", "wcre%": "3100.00"}, "name": "add12u_0A0"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_6C0_pdk45.v"}, {"type": "C file", "file": "add12u_6C0.c"}], "references": [0], "params": {"mae%": "6.25", "area": "8.9", "mre%": "16.24", "delay": "0.12", "wce%": "12.50", "pwr": "0.0032", "ep%": "100.00", "wcre%": "100.00"}, "name": "add12u_6C0"}, {"files": [{"type": "Verilog file", "file": "add12u_B42.v"}, {"type": "C file", "file": "add12u_B42.c"}], "references": [0], "params": {"mae%": "12.50", "area": "0.0", "mre%": "30.62", "delay": "0.00", "wce%": "25.00", "pwr": "0.000", "ep%": "100.00", "wcre%": "100.00"}, "name": "add12u_B42"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"], "figure": "adders/12_unsigned/pareto_pwr_mae/fig.png", "folder": "adders/12_unsigned/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "add12u_574_pdk45.v"}, {"type": "C file", "file": "add12u_574.c"}], "references": [0], "params": {"mae%": "0.00", "area": "106.1", "mre%": "0.00", "delay": "0.96", "wce%": "0.00", "pwr": "0.052", "ep%": "0.00", "wcre%": "0.00"}, "name": "add12u_574"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_C66_pdk45.v"}, {"type": "C file", "file": "add12u_C66.c"}], "references": [0], "params": {"mae%": "0.012", "area": "91.5", "mre%": "0.034", "delay": "0.84", "wce%": "0.024", "pwr": "0.045", "ep%": "75.00", "wcre%": "100.00"}, "name": "add12u_C66"}, {"files": [{"type": "Verilog file", "file": "add12u_112.v"}, {"type": "C file", "file": "add12u_112.c"}], "references": [], "params": {"mae%": "0.026", "area": "80.3", "mre%": "0.07", "delay": "0.76", "wce%": "0.061", "pwr": "0.041", "ep%": "87.50", "wcre%": "100.00"}, "name": "add12u_112"}, {"files": [{"type": "Verilog file", "file": "add12u_261.v"}, {"type": "C file", "file": "add12u_261.c"}], "references": [], "params": {"mae%": "0.098", "area": "62.4", "mre%": "0.27", "delay": "0.60", "wce%": "0.21", "pwr": "0.031", "ep%": "96.88", "wcre%": "100.00"}, "name": "add12u_261"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_D13_pdk45.v"}, {"type": "C file", "file": "add12u_D13.c"}], "references": [0], "params": {"mae%": "0.20", "area": "53.5", "mre%": "0.54", "delay": "0.51", "wce%": "0.39", "pwr": "0.026", "ep%": "99.90", "wcre%": "100.00"}, "name": "add12u_D13"}, {"files": [{"type": "Verilog file", "file": "add12u_20E.v"}, {"type": "C file", "file": "add12u_20E.c"}], "references": [], "params": {"mae%": "0.46", "area": "44.6", "mre%": "1.26", "delay": "0.43", "wce%": "1.34", "pwr": "0.021", "ep%": "99.22", "wcre%": "101.56"}, "name": "add12u_20E"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_B1D_pdk45.v"}, {"type": "C file", "file": "add12u_B1D.c"}], "references": [0], "params": {"mae%": "1.56", "area": "26.8", "mre%": "4.26", "delay": "0.27", "wce%": "3.12", "pwr": "0.012", "ep%": "99.98", "wcre%": "100.00"}, "name": "add12u_B1D"}, {"files": [{"type": "Verilog file", "file": "add12u_0A0.v"}, {"type": "C file", "file": "add12u_0A0.c"}], "references": [], "params": {"mae%": "3.20", "area": "17.8", "mre%": "8.54", "delay": "0.19", "wce%": "7.71", "pwr": "0.0075", "ep%": "99.91", "wcre%": "3100.00"}, "name": "add12u_0A0"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_6C0_pdk45.v"}, {"type": "C file", "file": "add12u_6C0.c"}], "references": [0], "params": {"mae%": "6.25", "area": "8.9", "mre%": "16.24", "delay": "0.12", "wce%": "12.50", "pwr": "0.0032", "ep%": "100.00", "wcre%": "100.00"}, "name": "add12u_6C0"}, {"files": [{"type": "Verilog file", "file": "add12u_B42.v"}, {"type": "C file", "file": "add12u_B42.c"}], "references": [0], "params": {"mae%": "12.50", "area": "0.0", "mre%": "30.62", "delay": "0.00", "wce%": "25.00", "pwr": "0.000", "ep%": "100.00", "wcre%": "100.00"}, "name": "add12u_B42"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"], "figure": "adders/12_unsigned/pareto_pwr_wce/fig.png", "folder": "adders/12_unsigned/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "add12u_574_pdk45.v"}, {"type": "C file", "file": "add12u_574.c"}], "references": [0], "params": {"mae%": "0.00", "area": "106.1", "mre%": "0.00", "delay": "0.96", "wce%": "0.00", "pwr": "0.052", "ep%": "0.00", "wcre%": "0.00"}, "name": "add12u_574"}, {"files": [{"type": "Verilog file", "file": "add12u_88C.v"}, {"type": "C file", "file": "add12u_88C.c"}], "references": [0], "params": {"mae%": "0.0061", "area": "97.1", "mre%": "0.017", "delay": "0.88", "wce%": "0.012", "pwr": "0.047", "ep%": "50.00", "wcre%": "50.00"}, "name": "add12u_88C"}, {"files": [{"type": "Verilog file", "file": "add12u_112.v"}, {"type": "C file", "file": "add12u_112.c"}], "references": [], "params": {"mae%": "0.026", "area": "80.3", "mre%": "0.07", "delay": "0.76", "wce%": "0.061", "pwr": "0.041", "ep%": "87.50", "wcre%": "100.00"}, "name": "add12u_112"}, {"files": [{"type": "Verilog file", "file": "add12u_533.v"}, {"type": "C file", "file": "add12u_533.c"}], "references": [0], "params": {"mae%": "0.073", "area": "68.5", "mre%": "0.20", "delay": "0.63", "wce%": "0.22", "pwr": "0.032", "ep%": "94.92", "wcre%": "1600.00"}, "name": "add12u_533"}, {"files": [{"type": "Verilog file", "file": "add12u_024.v"}, {"type": "C file", "file": "add12u_024.c"}], "references": [], "params": {"mae%": "0.21", "area": "54.9", "mre%": "0.58", "delay": "0.47", "wce%": "0.82", "pwr": "0.024", "ep%": "97.84", "wcre%": "6300.00"}, "name": "add12u_024"}, {"files": [{"type": "Verilog file", "file": "add12u_24A.v"}, {"type": "C file", "file": "add12u_24A.c"}], "references": [], "params": {"mae%": "0.50", "area": "43.6", "mre%": "1.39", "delay": "0.39", "wce%": "1.67", "pwr": "0.019", "ep%": "99.28", "wcre%": "9600.00"}, "name": "add12u_24A"}, {"files": [{"type": "Verilog file", "file": "add12u_B97.v"}, {"type": "C file", "file": "add12u_B97.c"}], "references": [0], "params": {"mae%": "1.62", "area": "26.8", "mre%": "4.44", "delay": "0.27", "wce%": "4.49", "pwr": "0.012", "ep%": "99.81", "wcre%": "1500.00"}, "name": "add12u_B97"}, {"files": [{"type": "Verilog file", "file": "add12u_0A0.v"}, {"type": "C file", "file": "add12u_0A0.c"}], "references": [], "params": {"mae%": "3.20", "area": "17.8", "mre%": "8.54", "delay": "0.19", "wce%": "7.71", "pwr": "0.0075", "ep%": "99.91", "wcre%": "3100.00"}, "name": "add12u_0A0"}, {"files": [{"type": "Verilog file", "file": "add12u_B42.v"}, {"type": "C file", "file": "add12u_B42.c"}], "references": [0], "params": {"mae%": "12.50", "area": "0.0", "mre%": "30.62", "delay": "0.00", "wce%": "25.00", "pwr": "0.000", "ep%": "100.00", "wcre%": "100.00"}, "name": "add12u_B42"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"], "figure": "adders/12_unsigned/pareto_pwr_mre/fig.png", "folder": "adders/12_unsigned/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "add12u_574_pdk45.v"}, {"type": "C file", "file": "add12u_574.c"}], "references": [0], "params": {"mae%": "0.00", "area": "106.1", "mre%": "0.00", "delay": "0.96", "wce%": "0.00", "pwr": "0.052", "ep%": "0.00", "wcre%": "0.00"}, "name": "add12u_574"}, {"files": [{"type": "Verilog file", "file": "add12u_13E.v"}, {"type": "C file", "file": "add12u_13E.c"}], "references": [], "params": {"mae%": "0.0098", "area": "108.9", "mre%": "0.025", "delay": "0.79", "wce%": "0.049", "pwr": "0.049", "ep%": "18.75", "wcre%": "50.00"}, "name": "add12u_13E"}, {"files": [{"type": "Verilog file", "file": "add12u_011.v"}, {"type": "C file", "file": "add12u_011.c"}], "references": [], "params": {"mae%": "0.026", "area": "105.6", "mre%": "0.072", "delay": "0.76", "wce%": "0.098", "pwr": "0.048", "ep%": "34.38", "wcre%": "200.00"}, "name": "add12u_011"}, {"files": [{"type": "Verilog file", "file": "add12u_25A.v"}, {"type": "C file", "file": "add12u_25A.c"}], "references": [], "params": {"mae%": "0.20", "area": "99.5", "mre%": "0.54", "delay": "0.54", "wce%": "0.39", "pwr": "0.047", "ep%": "50.00", "wcre%": "3200.00"}, "name": "add12u_25A"}, {"files": [{"type": "Verilog file", "file": "add12u_05C.v"}, {"type": "C file", "file": "add12u_05C.c"}], "references": [], "params": {"mae%": "0.23", "area": "101.8", "mre%": "0.64", "delay": "0.47", "wce%": "0.83", "pwr": "0.040", "ep%": "58.98", "wcre%": "200.00"}, "name": "add12u_05C"}, {"files": [{"type": "Verilog file", "file": "add12u_0A9.v"}, {"type": "C file", "file": "add12u_0A9.c"}], "references": [], "params": {"mae%": "6.35", "area": "92.5", "mre%": "16.19", "delay": "0.45", "wce%": "14.55", "pwr": "0.033", "ep%": "89.56", "wcre%": "4000.00"}, "name": "add12u_0A9"}, {"files": [{"type": "Verilog file", "file": "add12u_B42.v"}, {"type": "C file", "file": "add12u_B42.c"}], "references": [0], "params": {"mae%": "12.50", "area": "0.0", "mre%": "30.62", "delay": "0.00", "wce%": "25.00", "pwr": "0.000", "ep%": "100.00", "wcre%": "100.00"}, "name": "add12u_B42"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"], "figure": "adders/12_unsigned/pareto_pwr_ep/fig.png", "folder": "adders/12_unsigned/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "add12u_574_pdk45.v"}, {"type": "C file", "file": "add12u_574.c"}], "references": [0], "params": {"mae%": "0.00", "area": "106.1", "mre%": "0.00", "delay": "0.96", "wce%": "0.00", "pwr": "0.052", "ep%": "0.00", "wcre%": "0.00"}, "name": "add12u_574"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_C66_pdk45.v"}, {"type": "C file", "file": "add12u_C66.c"}], "references": [0], "params": {"mae%": "0.012", "area": "91.5", "mre%": "0.034", "delay": "0.84", "wce%": "0.024", "pwr": "0.045", "ep%": "75.00", "wcre%": "100.00"}, "name": "add12u_C66"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_384_pdk45.v"}, {"type": "C file", "file": "add12u_384.c"}], "references": [0], "params": {"mae%": "0.037", "area": "72.7", "mre%": "0.10", "delay": "0.68", "wce%": "0.098", "pwr": "0.036", "ep%": "90.62", "wcre%": "800.00"}, "name": "add12u_384"}, {"files": [{"type": "Verilog file", "file": "add12u_3FD.v"}, {"type": "C file", "file": "add12u_3FD.c"}], "references": [0], "params": {"mae%": "0.10", "area": "62.4", "mre%": "0.28", "delay": "0.60", "wce%": "0.24", "pwr": "0.031", "ep%": "96.88", "wcre%": "100.00"}, "name": "add12u_3FD"}, {"files": [{"type": "Verilog file", "file": "add12u_024.v"}, {"type": "C file", "file": "add12u_024.c"}], "references": [], "params": {"mae%": "0.21", "area": "54.9", "mre%": "0.58", "delay": "0.47", "wce%": "0.82", "pwr": "0.024", "ep%": "97.84", "wcre%": "6300.00"}, "name": "add12u_024"}, {"files": [{"type": "Verilog file", "file": "add12u_24A.v"}, {"type": "C file", "file": "add12u_24A.c"}], "references": [], "params": {"mae%": "0.50", "area": "43.6", "mre%": "1.39", "delay": "0.39", "wce%": "1.67", "pwr": "0.019", "ep%": "99.28", "wcre%": "9600.00"}, "name": "add12u_24A"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_AB3_pdk45.v"}, {"type": "C file", "file": "add12u_AB3.c"}], "references": [0], "params": {"mae%": "1.56", "area": "26.8", "mre%": "4.27", "delay": "0.27", "wce%": "3.12", "pwr": "0.012", "ep%": "99.99", "wcre%": "100.00"}, "name": "add12u_AB3"}, {"files": [{"type": "Verilog file", "file": "add12u_0A0.v"}, {"type": "C file", "file": "add12u_0A0.c"}], "references": [], "params": {"mae%": "3.20", "area": "17.8", "mre%": "8.54", "delay": "0.19", "wce%": "7.71", "pwr": "0.0075", "ep%": "99.91", "wcre%": "3100.00"}, "name": "add12u_0A0"}, {"files": [{"type": "Verilog PDK45", "file": "add12u_6C0_pdk45.v"}, {"type": "C file", "file": "add12u_6C0.c"}], "references": [0], "params": {"mae%": "6.25", "area": "8.9", "mre%": "16.24", "delay": "0.12", "wce%": "12.50", "pwr": "0.0032", "ep%": "100.00", "wcre%": "100.00"}, "name": "add12u_6C0"}, {"files": [{"type": "Verilog file", "file": "add12u_B42.v"}, {"type": "C file", "file": "add12u_B42.c"}], "references": [0], "params": {"mae%": "12.50", "area": "0.0", "mre%": "30.62", "delay": "0.00", "wce%": "25.00", "pwr": "0.000", "ep%": "100.00", "wcre%": "100.00"}, "name": "add12u_B42"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"], "figure": "adders/12_unsigned/pareto_pwr_mse/fig.png", "folder": "adders/12_unsigned/pareto_pwr_mse"}], "description": "12-bit unsigned adders", "bitwidth": 12}, {"items": 43, "folder": "adders/16_unsigned", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add16u_167.v"}, {"type": "C file", "file": "add16u_167.c"}], "references": [], "params": {"mae%": "0.00015", "area": "146.9", "mre%": "0.00053", "delay": "1.27", "wce%": "0.0031", "pwr": "0.073", "ep%": "6.25", "wcre%": "200.00"}, "name": "add16u_167"}, {"files": [{"type": "Verilog file", "file": "add16u_1E3.v"}, {"type": "C file", "file": "add16u_1E3.c"}], "references": [], "params": {"mae%": "0.0018", "area": "115.0", "mre%": "0.005", "delay": "1.04", "wce%": "0.0053", "pwr": "0.057", "ep%": "87.50", "wcre%": "400.00"}, "name": "add16u_1E3"}, {"files": [{"type": "Verilog file", "file": "add16u_31F.v"}, {"type": "C file", "file": "add16u_31F.c"}], "references": [], "params": {"mae%": "0.0063", "area": "100.4", "mre%": "0.018", "delay": "0.95", "wce%": "0.018", "pwr": "0.051", "ep%": "96.88", "wcre%": "100.00"}, "name": "add16u_31F"}, {"files": [{"type": "Verilog file", "file": "add16u_0EA.v"}, {"type": "C file", "file": "add16u_0EA.c"}], "references": [], "params": {"mae%": "0.021", "area": "90.6", "mre%": "0.056", "delay": "0.80", "wce%": "0.079", "pwr": "0.043", "ep%": "98.74", "wcre%": "6300.00"}, "name": "add16u_0EA"}, {"files": [{"type": "Verilog file", "file": "add16u_2B5.v"}, {"type": "C file", "file": "add16u_2B5.c"}], "references": [], "params": {"mae%": "0.057", "area": "71.3", "mre%": "0.16", "delay": "0.68", "wce%": "0.19", "pwr": "0.036", "ep%": "99.61", "wcre%": "6300.00"}, "name": "add16u_2B5"}, {"files": [{"type": "Verilog file", "file": "add16u_1C1.v"}, {"type": "C file", "file": "add16u_1C1.c"}], "references": [], "params": {"mae%": "0.20", "area": "55.8", "mre%": "0.55", "delay": "0.51", "wce%": "0.52", "pwr": "0.026", "ep%": "99.91", "wcre%": "6300.00"}, "name": "add16u_1C1"}, {"files": [{"type": "Verilog file", "file": "add16u_223.v"}, {"type": "C file", "file": "add16u_223.c"}], "references": [], "params": {"mae%": "0.91", "area": "45.5", "mre%": "2.49", "delay": "0.35", "wce%": "2.90", "pwr": "0.018", "ep%": "99.98", "wcre%": "1503.12"}, "name": "add16u_223"}, {"files": [{"type": "Verilog file", "file": "add16u_050.v"}, {"type": "C file", "file": "add16u_050.c"}], "references": [], "params": {"mae%": "3.52", "area": "31.9", "mre%": "9.54", "delay": "0.27", "wce%": "9.74", "pwr": "0.011", "ep%": "99.99", "wcre%": "700.20"}, "name": "add16u_050"}, {"files": [{"type": "Verilog file", "file": "add16u_2C6.v"}, {"type": "C file", "file": "add16u_2C6.c"}], "references": [], "params": {"mae%": "9.90", "area": "18.3", "mre%": "22.35", "delay": "0.20", "wce%": "34.18", "pwr": "0.0041", "ep%": "100.00", "wcre%": "6300.00"}, "name": "add16u_2C6"}], "references": [], "figure": "adders/16_unsigned/pareto_pwr_mae/fig.png", "folder": "adders/16_unsigned/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add16u_34F.v"}, {"type": "C file", "file": "add16u_34F.c"}], "references": [], "params": {"mae%": "0.0015", "area": "115.9", "mre%": "0.0042", "delay": "1.08", "wce%": "0.0031", "pwr": "0.060", "ep%": "93.75", "wcre%": "100.00"}, "name": "add16u_34F"}, {"files": [{"type": "Verilog file", "file": "add16u_117.v"}, {"type": "C file", "file": "add16u_117.c"}], "references": [], "params": {"mae%": "0.0048", "area": "106.1", "mre%": "0.013", "delay": "0.96", "wce%": "0.014", "pwr": "0.052", "ep%": "95.70", "wcre%": "1500.00"}, "name": "add16u_117"}, {"files": [{"type": "Verilog file", "file": "add16u_05D.v"}, {"type": "C file", "file": "add16u_05D.c"}], "references": [], "params": {"mae%": "0.024", "area": "82.6", "mre%": "0.068", "delay": "0.78", "wce%": "0.049", "pwr": "0.041", "ep%": "99.95", "wcre%": "6300.00"}, "name": "add16u_05D"}, {"files": [{"type": "Verilog file", "file": "add16u_140.v"}, {"type": "C file", "file": "add16u_140.c"}], "references": [], "params": {"mae%": "0.05", "area": "73.7", "mre%": "0.14", "delay": "0.68", "wce%": "0.13", "pwr": "0.036", "ep%": "99.71", "wcre%": "100.00"}, "name": "add16u_140"}, {"files": [{"type": "Verilog file", "file": "add16u_292.v"}, {"type": "C file", "file": "add16u_292.c"}], "references": [], "params": {"mae%": "0.20", "area": "55.8", "mre%": "0.55", "delay": "0.54", "wce%": "0.46", "pwr": "0.027", "ep%": "99.90", "wcre%": "700.00"}, "name": "add16u_292"}, {"files": [{"type": "Verilog file", "file": "add16u_16F.v"}, {"type": "C file", "file": "add16u_16F.c"}], "references": [], "params": {"mae%": "0.46", "area": "46.9", "mre%": "1.28", "delay": "0.43", "wce%": "1.54", "pwr": "0.022", "ep%": "99.95", "wcre%": "3100.00"}, "name": "add16u_16F"}, {"files": [{"type": "Verilog file", "file": "add16u_328.v"}, {"type": "C file", "file": "add16u_328.c"}], "references": [], "params": {"mae%": "1.63", "area": "29.1", "mre%": "4.52", "delay": "0.30", "wce%": "4.63", "pwr": "0.013", "ep%": "99.99", "wcre%": "1500.00"}, "name": "add16u_328"}, {"files": [{"type": "Verilog file", "file": "add16u_27F.v"}, {"type": "C file", "file": "add16u_27F.c"}], "references": [], "params": {"mae%": "4.69", "area": "20.2", "mre%": "12.64", "delay": "0.19", "wce%": "9.49", "pwr": "0.0079", "ep%": "100.00", "wcre%": "9500.00"}, "name": "add16u_27F"}, {"files": [{"type": "Verilog file", "file": "add16u_2C6.v"}, {"type": "C file", "file": "add16u_2C6.c"}], "references": [], "params": {"mae%": "9.90", "area": "18.3", "mre%": "22.35", "delay": "0.20", "wce%": "34.18", "pwr": "0.0041", "ep%": "100.00", "wcre%": "6300.00"}, "name": "add16u_2C6"}], "references": [], "figure": "adders/16_unsigned/pareto_pwr_wce/fig.png", "folder": "adders/16_unsigned/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add16u_1BC.v"}, {"type": "C file", "file": "add16u_1BC.c"}], "references": [], "params": {"mae%": "0.00061", "area": "144.5", "mre%": "0.0016", "delay": "1.11", "wce%": "0.0031", "pwr": "0.069", "ep%": "18.75", "wcre%": "50.00"}, "name": "add16u_1BC"}, {"files": [{"type": "Verilog file", "file": "add16u_2E9.v"}, {"type": "C file", "file": "add16u_2E9.c"}], "references": [], "params": {"mae%": "0.002", "area": "115.0", "mre%": "0.0054", "delay": "1.04", "wce%": "0.0061", "pwr": "0.057", "ep%": "88.28", "wcre%": "300.00"}, "name": "add16u_2E9"}, {"files": [{"type": "Verilog file", "file": "add16u_201.v"}, {"type": "C file", "file": "add16u_201.c"}], "references": [], "params": {"mae%": "0.0071", "area": "98.1", "mre%": "0.02", "delay": "0.92", "wce%": "0.021", "pwr": "0.050", "ep%": "96.89", "wcre%": "100.00"}, "name": "add16u_201"}, {"files": [{"type": "Verilog file", "file": "add16u_0EA.v"}, {"type": "C file", "file": "add16u_0EA.c"}], "references": [], "params": {"mae%": "0.021", "area": "90.6", "mre%": "0.056", "delay": "0.80", "wce%": "0.079", "pwr": "0.043", "ep%": "98.74", "wcre%": "6300.00"}, "name": "add16u_0EA"}, {"files": [{"type": "Verilog file", "file": "add16u_2B5.v"}, {"type": "C file", "file": "add16u_2B5.c"}], "references": [], "params": {"mae%": "0.057", "area": "71.3", "mre%": "0.16", "delay": "0.68", "wce%": "0.19", "pwr": "0.036", "ep%": "99.61", "wcre%": "6300.00"}, "name": "add16u_2B5"}, {"files": [{"type": "Verilog file", "file": "add16u_1C1.v"}, {"type": "C file", "file": "add16u_1C1.c"}], "references": [], "params": {"mae%": "0.20", "area": "55.8", "mre%": "0.55", "delay": "0.51", "wce%": "0.52", "pwr": "0.026", "ep%": "99.91", "wcre%": "6300.00"}, "name": "add16u_1C1"}, {"files": [{"type": "Verilog file", "file": "add16u_223.v"}, {"type": "C file", "file": "add16u_223.c"}], "references": [], "params": {"mae%": "0.91", "area": "45.5", "mre%": "2.49", "delay": "0.35", "wce%": "2.90", "pwr": "0.018", "ep%": "99.98", "wcre%": "1503.12"}, "name": "add16u_223"}, {"files": [{"type": "Verilog file", "file": "add16u_328.v"}, {"type": "C file", "file": "add16u_328.c"}], "references": [], "params": {"mae%": "1.63", "area": "29.1", "mre%": "4.52", "delay": "0.30", "wce%": "4.63", "pwr": "0.013", "ep%": "99.99", "wcre%": "1500.00"}, "name": "add16u_328"}, {"files": [{"type": "Verilog file", "file": "add16u_2C6.v"}, {"type": "C file", "file": "add16u_2C6.c"}], "references": [], "params": {"mae%": "9.90", "area": "18.3", "mre%": "22.35", "delay": "0.20", "wce%": "34.18", "pwr": "0.0041", "ep%": "100.00", "wcre%": "6300.00"}, "name": "add16u_2C6"}], "references": [], "figure": "adders/16_unsigned/pareto_pwr_mre/fig.png", "folder": "adders/16_unsigned/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add16u_167.v"}, {"type": "C file", "file": "add16u_167.c"}], "references": [], "params": {"mae%": "0.00015", "area": "146.9", "mre%": "0.00053", "delay": "1.27", "wce%": "0.0031", "pwr": "0.073", "ep%": "6.25", "wcre%": "200.00"}, "name": "add16u_167"}, {"files": [{"type": "Verilog file", "file": "add16u_1BC.v"}, {"type": "C file", "file": "add16u_1BC.c"}], "references": [], "params": {"mae%": "0.00061", "area": "144.5", "mre%": "0.0016", "delay": "1.11", "wce%": "0.0031", "pwr": "0.069", "ep%": "18.75", "wcre%": "50.00"}, "name": "add16u_1BC"}, {"files": [{"type": "Verilog file", "file": "add16u_1EE.v"}, {"type": "C file", "file": "add16u_1EE.c"}], "references": [], "params": {"mae%": "0.39", "area": "132.8", "mre%": "1.07", "delay": "0.81", "wce%": "0.78", "pwr": "0.065", "ep%": "50.00", "wcre%": "100.00"}, "name": "add16u_1EE"}, {"files": [{"type": "Verilog file", "file": "add16u_09F.v"}, {"type": "C file", "file": "add16u_09F.c"}], "references": [], "params": {"mae%": "4.01", "area": "148.3", "mre%": "10.53", "delay": "0.55", "wce%": "14.16", "pwr": "0.064", "ep%": "67.71", "wcre%": "200.00"}, "name": "add16u_09F"}, {"files": [{"type": "Verilog file", "file": "add16u_09E.v"}, {"type": "C file", "file": "add16u_09E.c"}], "references": [], "params": {"mae%": "0.10", "area": "138.4", "mre%": "0.28", "delay": "0.60", "wce%": "0.24", "pwr": "0.061", "ep%": "69.82", "wcre%": "200.00"}, "name": "add16u_09E"}, {"files": [{"type": "Verilog file", "file": "add16u_2E9.v"}, {"type": "C file", "file": "add16u_2E9.c"}], "references": [], "params": {"mae%": "0.002", "area": "115.0", "mre%": "0.0054", "delay": "1.04", "wce%": "0.0061", "pwr": "0.057", "ep%": "88.28", "wcre%": "300.00"}, "name": "add16u_2E9"}, {"files": [{"type": "Verilog file", "file": "add16u_2C6.v"}, {"type": "C file", "file": "add16u_2C6.c"}], "references": [], "params": {"mae%": "9.90", "area": "18.3", "mre%": "22.35", "delay": "0.20", "wce%": "34.18", "pwr": "0.0041", "ep%": "100.00", "wcre%": "6300.00"}, "name": "add16u_2C6"}], "references": [], "figure": "adders/16_unsigned/pareto_pwr_ep/fig.png", "folder": "adders/16_unsigned/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "add16u_2E9.v"}, {"type": "C file", "file": "add16u_2E9.c"}], "references": [], "params": {"mae%": "0.002", "area": "115.0", "mre%": "0.0054", "delay": "1.04", "wce%": "0.0061", "pwr": "0.057", "ep%": "88.28", "wcre%": "300.00"}, "name": "add16u_2E9"}, {"files": [{"type": "Verilog file", "file": "add16u_31F.v"}, {"type": "C file", "file": "add16u_31F.c"}], "references": [], "params": {"mae%": "0.0063", "area": "100.4", "mre%": "0.018", "delay": "0.95", "wce%": "0.018", "pwr": "0.051", "ep%": "96.88", "wcre%": "100.00"}, "name": "add16u_31F"}, {"files": [{"type": "Verilog file", "file": "add16u_324.v"}, {"type": "C file", "file": "add16u_324.c"}], "references": [], "params": {"mae%": "0.019", "area": "90.6", "mre%": "0.054", "delay": "0.80", "wce%": "0.068", "pwr": "0.043", "ep%": "98.83", "wcre%": "6300.00"}, "name": "add16u_324"}, {"files": [{"type": "Verilog file", "file": "add16u_2B5.v"}, {"type": "C file", "file": "add16u_2B5.c"}], "references": [], "params": {"mae%": "0.057", "area": "71.3", "mre%": "0.16", "delay": "0.68", "wce%": "0.19", "pwr": "0.036", "ep%": "99.61", "wcre%": "6300.00"}, "name": "add16u_2B5"}, {"files": [{"type": "Verilog file", "file": "add16u_1C1.v"}, {"type": "C file", "file": "add16u_1C1.c"}], "references": [], "params": {"mae%": "0.20", "area": "55.8", "mre%": "0.55", "delay": "0.51", "wce%": "0.52", "pwr": "0.026", "ep%": "99.91", "wcre%": "6300.00"}, "name": "add16u_1C1"}, {"files": [{"type": "Verilog file", "file": "add16u_2BB.v"}, {"type": "C file", "file": "add16u_2BB.c"}], "references": [], "params": {"mae%": "0.54", "area": "46.9", "mre%": "1.50", "delay": "0.43", "wce%": "1.80", "pwr": "0.022", "ep%": "99.96", "wcre%": "700.00"}, "name": "add16u_2BB"}, {"files": [{"type": "Verilog file", "file": "add16u_328.v"}, {"type": "C file", "file": "add16u_328.c"}], "references": [], "params": {"mae%": "1.63", "area": "29.1", "mre%": "4.52", "delay": "0.30", "wce%": "4.63", "pwr": "0.013", "ep%": "99.99", "wcre%": "1500.00"}, "name": "add16u_328"}, {"files": [{"type": "Verilog file", "file": "add16u_27F.v"}, {"type": "C file", "file": "add16u_27F.c"}], "references": [], "params": {"mae%": "4.69", "area": "20.2", "mre%": "12.64", "delay": "0.19", "wce%": "9.49", "pwr": "0.0079", "ep%": "100.00", "wcre%": "9500.00"}, "name": "add16u_27F"}, {"files": [{"type": "Verilog file", "file": "add16u_2C6.v"}, {"type": "C file", "file": "add16u_2C6.c"}], "references": [], "params": {"mae%": "9.90", "area": "18.3", "mre%": "22.35", "delay": "0.20", "wce%": "34.18", "pwr": "0.0041", "ep%": "100.00", "wcre%": "6300.00"}, "name": "add16u_2C6"}], "references": [], "figure": "adders/16_unsigned/pareto_pwr_mse/fig.png", "folder": "adders/16_unsigned/pareto_pwr_mse"}], "description": "16-bit unsigned adders", "bitwidth": 16}], "id": 0, "description": "Adders (unsigned)"}, {"items": 726, "folder": "multiplers", "datasets": [{"items": 47, "folder": "multiplers/7x7_unsigned", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul7u_035.v"}, {"type": "C file", "file": "mul7u_035.c"}], "references": [0], "params": {"mae%": "0.00", "area": "536.4", "mre%": "0.00", "delay": "1.20", "wce%": "0.00", "pwr": "0.277", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul7u_035"}, {"files": [{"type": "Verilog file", "file": "mul7u_078.v"}, {"type": "C file", "file": "mul7u_078.c"}], "references": [0], "params": {"mae%": "0.03", "area": "454.3", "mre%": "0.98", "delay": "1.23", "wce%": "0.092", "pwr": "0.252", "ep%": "82.61", "wcre%": "1100.00"}, "name": "mul7u_078"}, {"files": [{"type": "Verilog file", "file": "mul7u_1BB.v"}, {"type": "C file", "file": "mul7u_1BB.c"}], "references": [0], "params": {"mae%": "0.051", "area": "440.2", "mre%": "1.44", "delay": "1.25", "wce%": "0.19", "pwr": "0.235", "ep%": "87.35", "wcre%": "100.00"}, "name": "mul7u_1BB"}, {"files": [{"type": "Verilog file", "file": "mul7u_0CF.v"}, {"type": "C file", "file": "mul7u_0CF.c"}], "references": [0], "params": {"mae%": "0.14", "area": "347.8", "mre%": "4.12", "delay": "1.20", "wce%": "0.48", "pwr": "0.193", "ep%": "94.74", "wcre%": "4700.00"}, "name": "mul7u_0CF"}, {"files": [{"type": "Verilog file", "file": "mul7u_12C.v"}, {"type": "C file", "file": "mul7u_12C.c"}], "references": [0], "params": {"mae%": "0.24", "area": "351.5", "mre%": "5.32", "delay": "1.30", "wce%": "0.99", "pwr": "0.161", "ep%": "95.40", "wcre%": "3100.00"}, "name": "mul7u_12C"}, {"files": [{"type": "Verilog file", "file": "mul7u_13B.v"}, {"type": "C file", "file": "mul7u_13B.c"}], "references": [0], "params": {"mae%": "0.46", "area": "280.2", "mre%": "10.12", "delay": "0.95", "wce%": "1.93", "pwr": "0.123", "ep%": "97.53", "wcre%": "3100.00"}, "name": "mul7u_13B"}, {"files": [{"type": "Verilog file", "file": "mul7u_171.v"}, {"type": "C file", "file": "mul7u_171.c"}], "references": [0], "params": {"mae%": "1.13", "area": "157.2", "mre%": "17.68", "delay": "0.75", "wce%": "4.96", "pwr": "0.065", "ep%": "98.23", "wcre%": "150.39"}, "name": "mul7u_171"}, {"files": [{"type": "Verilog file", "file": "mul7u_024.v"}, {"type": "C file", "file": "mul7u_024.c"}], "references": [0], "params": {"mae%": "2.27", "area": "114.0", "mre%": "28.23", "delay": "0.53", "wce%": "9.87", "pwr": "0.034", "ep%": "98.31", "wcre%": "100.00"}, "name": "mul7u_024"}, {"files": [{"type": "Verilog file", "file": "mul7u_196.v"}, {"type": "C file", "file": "mul7u_196.c"}], "references": [0], "params": {"mae%": "5.09", "area": "35.2", "mre%": "46.83", "delay": "0.21", "wce%": "19.05", "pwr": "0.0068", "ep%": "98.41", "wcre%": "114.31"}, "name": "mul7u_196"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/7x7_unsigned/pareto_pwr_mae/fig.png", "folder": "multiplers/7x7_unsigned/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul7u_035.v"}, {"type": "C file", "file": "mul7u_035.c"}], "references": [0], "params": {"mae%": "0.00", "area": "536.4", "mre%": "0.00", "delay": "1.20", "wce%": "0.00", "pwr": "0.277", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul7u_035"}, {"files": [{"type": "Verilog file", "file": "mul7u_078.v"}, {"type": "C file", "file": "mul7u_078.c"}], "references": [0], "params": {"mae%": "0.03", "area": "454.3", "mre%": "0.98", "delay": "1.23", "wce%": "0.092", "pwr": "0.252", "ep%": "82.61", "wcre%": "1100.00"}, "name": "mul7u_078"}, {"files": [{"type": "Verilog file", "file": "mul7u_1BB.v"}, {"type": "C file", "file": "mul7u_1BB.c"}], "references": [0], "params": {"mae%": "0.051", "area": "440.2", "mre%": "1.44", "delay": "1.25", "wce%": "0.19", "pwr": "0.235", "ep%": "87.35", "wcre%": "100.00"}, "name": "mul7u_1BB"}, {"files": [{"type": "Verilog file", "file": "mul7u_0CF.v"}, {"type": "C file", "file": "mul7u_0CF.c"}], "references": [0], "params": {"mae%": "0.14", "area": "347.8", "mre%": "4.12", "delay": "1.20", "wce%": "0.48", "pwr": "0.193", "ep%": "94.74", "wcre%": "4700.00"}, "name": "mul7u_0CF"}, {"files": [{"type": "Verilog file", "file": "mul7u_0D8.v"}, {"type": "C file", "file": "mul7u_0D8.c"}], "references": [0], "params": {"mae%": "0.27", "area": "375.0", "mre%": "5.62", "delay": "1.28", "wce%": "0.94", "pwr": "0.173", "ep%": "95.21", "wcre%": "300.00"}, "name": "mul7u_0D8"}, {"files": [{"type": "Verilog file", "file": "mul7u_12C.v"}, {"type": "C file", "file": "mul7u_12C.c"}], "references": [0], "params": {"mae%": "0.24", "area": "351.5", "mre%": "5.32", "delay": "1.30", "wce%": "0.99", "pwr": "0.161", "ep%": "95.40", "wcre%": "3100.00"}, "name": "mul7u_12C"}, {"files": [{"type": "Verilog file", "file": "mul7u_13B.v"}, {"type": "C file", "file": "mul7u_13B.c"}], "references": [0], "params": {"mae%": "0.46", "area": "280.2", "mre%": "10.12", "delay": "0.95", "wce%": "1.93", "pwr": "0.123", "ep%": "97.53", "wcre%": "3100.00"}, "name": "mul7u_13B"}, {"files": [{"type": "Verilog file", "file": "mul7u_171.v"}, {"type": "C file", "file": "mul7u_171.c"}], "references": [0], "params": {"mae%": "1.13", "area": "157.2", "mre%": "17.68", "delay": "0.75", "wce%": "4.96", "pwr": "0.065", "ep%": "98.23", "wcre%": "150.39"}, "name": "mul7u_171"}, {"files": [{"type": "Verilog file", "file": "mul7u_024.v"}, {"type": "C file", "file": "mul7u_024.c"}], "references": [0], "params": {"mae%": "2.27", "area": "114.0", "mre%": "28.23", "delay": "0.53", "wce%": "9.87", "pwr": "0.034", "ep%": "98.31", "wcre%": "100.00"}, "name": "mul7u_024"}, {"files": [{"type": "Verilog file", "file": "mul7u_196.v"}, {"type": "C file", "file": "mul7u_196.c"}], "references": [0], "params": {"mae%": "5.09", "area": "35.2", "mre%": "46.83", "delay": "0.21", "wce%": "19.05", "pwr": "0.0068", "ep%": "98.41", "wcre%": "114.31"}, "name": "mul7u_196"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/7x7_unsigned/pareto_pwr_wce/fig.png", "folder": "multiplers/7x7_unsigned/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul7u_035.v"}, {"type": "C file", "file": "mul7u_035.c"}], "references": [0], "params": {"mae%": "0.00", "area": "536.4", "mre%": "0.00", "delay": "1.20", "wce%": "0.00", "pwr": "0.277", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul7u_035"}, {"files": [{"type": "Verilog file", "file": "mul7u_078.v"}, {"type": "C file", "file": "mul7u_078.c"}], "references": [0], "params": {"mae%": "0.03", "area": "454.3", "mre%": "0.98", "delay": "1.23", "wce%": "0.092", "pwr": "0.252", "ep%": "82.61", "wcre%": "1100.00"}, "name": "mul7u_078"}, {"files": [{"type": "Verilog file", "file": "mul7u_1BB.v"}, {"type": "C file", "file": "mul7u_1BB.c"}], "references": [0], "params": {"mae%": "0.051", "area": "440.2", "mre%": "1.44", "delay": "1.25", "wce%": "0.19", "pwr": "0.235", "ep%": "87.35", "wcre%": "100.00"}, "name": "mul7u_1BB"}, {"files": [{"type": "Verilog file", "file": "mul7u_0B8.v"}, {"type": "C file", "file": "mul7u_0B8.c"}], "references": [0], "params": {"mae%": "0.12", "area": "403.6", "mre%": "2.84", "delay": "1.37", "wce%": "0.49", "pwr": "0.207", "ep%": "92.60", "wcre%": "106.25"}, "name": "mul7u_0B8"}, {"files": [{"type": "Verilog file", "file": "mul7u_076.v"}, {"type": "C file", "file": "mul7u_076.c"}], "references": [0], "params": {"mae%": "0.23", "area": "364.2", "mre%": "4.91", "delay": "1.40", "wce%": "0.96", "pwr": "0.180", "ep%": "96.04", "wcre%": "100.00"}, "name": "mul7u_076"}, {"files": [{"type": "Verilog file", "file": "mul7u_220.v"}, {"type": "C file", "file": "mul7u_220.c"}], "references": [0], "params": {"mae%": "0.45", "area": "295.7", "mre%": "8.23", "delay": "1.05", "wce%": "1.92", "pwr": "0.152", "ep%": "97.31", "wcre%": "700.00"}, "name": "mul7u_220"}, {"files": [{"type": "Verilog file", "file": "mul7u_13B.v"}, {"type": "C file", "file": "mul7u_13B.c"}], "references": [0], "params": {"mae%": "0.46", "area": "280.2", "mre%": "10.12", "delay": "0.95", "wce%": "1.93", "pwr": "0.123", "ep%": "97.53", "wcre%": "3100.00"}, "name": "mul7u_13B"}, {"files": [{"type": "Verilog file", "file": "mul7u_171.v"}, {"type": "C file", "file": "mul7u_171.c"}], "references": [0], "params": {"mae%": "1.13", "area": "157.2", "mre%": "17.68", "delay": "0.75", "wce%": "4.96", "pwr": "0.065", "ep%": "98.23", "wcre%": "150.39"}, "name": "mul7u_171"}, {"files": [{"type": "Verilog file", "file": "mul7u_015.v"}, {"type": "C file", "file": "mul7u_015.c"}], "references": [0], "params": {"mae%": "3.63", "area": "76.0", "mre%": "36.98", "delay": "0.47", "wce%": "14.44", "pwr": "0.019", "ep%": "98.41", "wcre%": "300.00"}, "name": "mul7u_015"}, {"files": [{"type": "Verilog file", "file": "mul7u_196.v"}, {"type": "C file", "file": "mul7u_196.c"}], "references": [0], "params": {"mae%": "5.09", "area": "35.2", "mre%": "46.83", "delay": "0.21", "wce%": "19.05", "pwr": "0.0068", "ep%": "98.41", "wcre%": "114.31"}, "name": "mul7u_196"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/7x7_unsigned/pareto_pwr_mre/fig.png", "folder": "multiplers/7x7_unsigned/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul7u_035.v"}, {"type": "C file", "file": "mul7u_035.c"}], "references": [0], "params": {"mae%": "0.00", "area": "536.4", "mre%": "0.00", "delay": "1.20", "wce%": "0.00", "pwr": "0.277", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul7u_035"}, {"files": [{"type": "Verilog file", "file": "mul7u_1AC.v"}, {"type": "C file", "file": "mul7u_1AC.c"}], "references": [0], "params": {"mae%": "0.025", "area": "492.3", "mre%": "0.72", "delay": "1.28", "wce%": "0.092", "pwr": "0.263", "ep%": "77.61", "wcre%": "100.00"}, "name": "mul7u_1AC"}, {"files": [{"type": "Verilog file", "file": "mul7u_113.v"}, {"type": "C file", "file": "mul7u_113.c"}], "references": [0], "params": {"mae%": "0.027", "area": "473.5", "mre%": "0.76", "delay": "1.28", "wce%": "0.092", "pwr": "0.254", "ep%": "79.54", "wcre%": "100.00"}, "name": "mul7u_113"}, {"files": [{"type": "Verilog file", "file": "mul7u_078.v"}, {"type": "C file", "file": "mul7u_078.c"}], "references": [0], "params": {"mae%": "0.03", "area": "454.3", "mre%": "0.98", "delay": "1.23", "wce%": "0.092", "pwr": "0.252", "ep%": "82.61", "wcre%": "1100.00"}, "name": "mul7u_078"}, {"files": [{"type": "Verilog file", "file": "mul7u_16D.v"}, {"type": "C file", "file": "mul7u_16D.c"}], "references": [0], "params": {"mae%": "0.058", "area": "446.8", "mre%": "1.68", "delay": "1.22", "wce%": "0.19", "pwr": "0.238", "ep%": "85.08", "wcre%": "700.00"}, "name": "mul7u_16D"}, {"files": [{"type": "Verilog file", "file": "mul7u_1BB.v"}, {"type": "C file", "file": "mul7u_1BB.c"}], "references": [0], "params": {"mae%": "0.051", "area": "440.2", "mre%": "1.44", "delay": "1.25", "wce%": "0.19", "pwr": "0.235", "ep%": "87.35", "wcre%": "100.00"}, "name": "mul7u_1BB"}, {"files": [{"type": "Verilog file", "file": "mul7u_1DB.v"}, {"type": "C file", "file": "mul7u_1DB.c"}], "references": [0], "params": {"mae%": "0.13", "area": "399.4", "mre%": "3.06", "delay": "1.19", "wce%": "0.49", "pwr": "0.204", "ep%": "92.88", "wcre%": "300.00"}, "name": "mul7u_1DB"}, {"files": [{"type": "Verilog file", "file": "mul7u_12C.v"}, {"type": "C file", "file": "mul7u_12C.c"}], "references": [0], "params": {"mae%": "0.24", "area": "351.5", "mre%": "5.32", "delay": "1.30", "wce%": "0.99", "pwr": "0.161", "ep%": "95.40", "wcre%": "3100.00"}, "name": "mul7u_12C"}, {"files": [{"type": "Verilog file", "file": "mul7u_196.v"}, {"type": "C file", "file": "mul7u_196.c"}], "references": [0], "params": {"mae%": "5.09", "area": "35.2", "mre%": "46.83", "delay": "0.21", "wce%": "19.05", "pwr": "0.0068", "ep%": "98.41", "wcre%": "114.31"}, "name": "mul7u_196"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/7x7_unsigned/pareto_pwr_ep/fig.png", "folder": "multiplers/7x7_unsigned/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul7u_035.v"}, {"type": "C file", "file": "mul7u_035.c"}], "references": [0], "params": {"mae%": "0.00", "area": "536.4", "mre%": "0.00", "delay": "1.20", "wce%": "0.00", "pwr": "0.277", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul7u_035"}, {"files": [{"type": "Verilog file", "file": "mul7u_078.v"}, {"type": "C file", "file": "mul7u_078.c"}], "references": [0], "params": {"mae%": "0.03", "area": "454.3", "mre%": "0.98", "delay": "1.23", "wce%": "0.092", "pwr": "0.252", "ep%": "82.61", "wcre%": "1100.00"}, "name": "mul7u_078"}, {"files": [{"type": "Verilog file", "file": "mul7u_1BB.v"}, {"type": "C file", "file": "mul7u_1BB.c"}], "references": [0], "params": {"mae%": "0.051", "area": "440.2", "mre%": "1.44", "delay": "1.25", "wce%": "0.19", "pwr": "0.235", "ep%": "87.35", "wcre%": "100.00"}, "name": "mul7u_1BB"}, {"files": [{"type": "Verilog file", "file": "mul7u_0CF.v"}, {"type": "C file", "file": "mul7u_0CF.c"}], "references": [0], "params": {"mae%": "0.14", "area": "347.8", "mre%": "4.12", "delay": "1.20", "wce%": "0.48", "pwr": "0.193", "ep%": "94.74", "wcre%": "4700.00"}, "name": "mul7u_0CF"}, {"files": [{"type": "Verilog file", "file": "mul7u_12C.v"}, {"type": "C file", "file": "mul7u_12C.c"}], "references": [0], "params": {"mae%": "0.24", "area": "351.5", "mre%": "5.32", "delay": "1.30", "wce%": "0.99", "pwr": "0.161", "ep%": "95.40", "wcre%": "3100.00"}, "name": "mul7u_12C"}, {"files": [{"type": "Verilog file", "file": "mul7u_13B.v"}, {"type": "C file", "file": "mul7u_13B.c"}], "references": [0], "params": {"mae%": "0.46", "area": "280.2", "mre%": "10.12", "delay": "0.95", "wce%": "1.93", "pwr": "0.123", "ep%": "97.53", "wcre%": "3100.00"}, "name": "mul7u_13B"}, {"files": [{"type": "Verilog file", "file": "mul7u_171.v"}, {"type": "C file", "file": "mul7u_171.c"}], "references": [0], "params": {"mae%": "1.13", "area": "157.2", "mre%": "17.68", "delay": "0.75", "wce%": "4.96", "pwr": "0.065", "ep%": "98.23", "wcre%": "150.39"}, "name": "mul7u_171"}, {"files": [{"type": "Verilog file", "file": "mul7u_024.v"}, {"type": "C file", "file": "mul7u_024.c"}], "references": [0], "params": {"mae%": "2.27", "area": "114.0", "mre%": "28.23", "delay": "0.53", "wce%": "9.87", "pwr": "0.034", "ep%": "98.31", "wcre%": "100.00"}, "name": "mul7u_024"}, {"files": [{"type": "Verilog file", "file": "mul7u_196.v"}, {"type": "C file", "file": "mul7u_196.c"}], "references": [0], "params": {"mae%": "5.09", "area": "35.2", "mre%": "46.83", "delay": "0.21", "wce%": "19.05", "pwr": "0.0068", "ep%": "98.41", "wcre%": "114.31"}, "name": "mul7u_196"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/7x7_unsigned/pareto_pwr_mse/fig.png", "folder": "multiplers/7x7_unsigned/pareto_pwr_mse"}], "description": "7-bit unsigned multiplier", "bitwidth": 7}, {"items": 551, "folder": "multiplers/8x8_unsigned", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8u_DAF1_pdk45.v"}, {"type": "C file", "file": "mul8u_DAF1.c"}], "references": [0], "params": {"mae%": "0.00", "area": "709.6", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.391", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8u_DAF1"}, {"files": [{"type": "Verilog file", "file": "mul8u_846B.v"}, {"type": "C file", "file": "mul8u_846B.c"}], "references": [0], "params": {"mae%": "0.00019", "area": "682.8", "mre%": "0.0053", "delay": "1.41", "wce%": "0.0031", "pwr": "0.390", "ep%": "6.25", "wcre%": "22.22"}, "name": "mul8u_846B"}, {"files": [{"type": "Verilog file", "file": "mul8u_3F8C.v"}, {"type": "C file", "file": "mul8u_3F8C.c"}], "references": [0], "params": {"mae%": "0.0014", "area": "663.6", "mre%": "0.033", "delay": "1.40", "wce%": "0.015", "pwr": "0.380", "ep%": "19.53", "wcre%": "28.57"}, "name": "mul8u_3F8C"}, {"files": [{"type": "Verilog file", "file": "mul8u_A1BE.v"}, {"type": "C file", "file": "mul8u_A1BE.c"}], "references": [0], "params": {"mae%": "0.0076", "area": "660.3", "mre%": "0.15", "delay": "1.39", "wce%": "0.064", "pwr": "0.360", "ep%": "37.30", "wcre%": "40.00"}, "name": "mul8u_A1BE"}, {"files": [{"type": "Verilog file", "file": "mul8u_9D8.v"}, {"type": "C file", "file": "mul8u_9D8.c"}], "references": [0], "params": {"mae%": "0.037", "area": "508.3", "mre%": "1.25", "delay": "1.39", "wce%": "0.12", "pwr": "0.311", "ep%": "98.12", "wcre%": "3100.00"}, "name": "mul8u_9D8"}, {"files": [{"type": "Verilog file", "file": "mul8u_AF26.v"}, {"type": "C file", "file": "mul8u_AF26.c"}], "references": [0], "params": {"mae%": "0.18", "area": "427.5", "mre%": "4.16", "delay": "1.41", "wce%": "0.79", "pwr": "0.206", "ep%": "98.05", "wcre%": "125.00"}, "name": "mul8u_AF26"}, {"files": [{"type": "Verilog file", "file": "mul8u_4354.v"}, {"type": "C file", "file": "mul8u_4354.c"}], "references": [0], "params": {"mae%": "0.89", "area": "214.5", "mre%": "13.96", "delay": "0.95", "wce%": "4.29", "pwr": "0.084", "ep%": "98.74", "wcre%": "125.00"}, "name": "mul8u_4354"}, {"files": [{"type": "Verilog file", "file": "mul8u_9C55.v"}, {"type": "C file", "file": "mul8u_9C55.c"}], "references": [0], "params": {"mae%": "4.83", "area": "41.3", "mre%": "44.00", "delay": "0.20", "wce%": "19.46", "pwr": "0.0085", "ep%": "99.20", "wcre%": "100.00"}, "name": "mul8u_9C55"}, {"files": [{"type": "Verilog file", "file": "mul8u_B3F3.v"}, {"type": "C file", "file": "mul8u_B3F3.c"}], "references": [0], "params": {"mae%": "24.81", "area": "0.0", "mre%": "100.00", "delay": "0.00", "wce%": "99.22", "pwr": "0.000", "ep%": "99.22", "wcre%": "100.00"}, "name": "mul8u_B3F3"}], "references": ["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "multiplers/8x8_unsigned/pareto_pwr_mae/fig.png", "folder": "multiplers/8x8_unsigned/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8u_DAF1_pdk45.v"}, {"type": "C file", "file": "mul8u_DAF1.c"}], "references": [0], "params": {"mae%": "0.00", "area": "709.6", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.391", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8u_DAF1"}, {"files": [{"type": "Verilog file", "file": "mul8u_B80.v"}, {"type": "C file", "file": "mul8u_B80.c"}], "references": [0], "params": {"mae%": "0.0015", "area": "676.3", "mre%": "0.052", "delay": "1.42", "wce%": "0.0046", "pwr": "0.386", "ep%": "64.06", "wcre%": "100.00"}, "name": "mul8u_B80"}, {"files": [{"type": "Verilog file", "file": "mul8u_52B6.v"}, {"type": "C file", "file": "mul8u_52B6.c"}], "references": [0], "params": {"mae%": "0.0046", "area": "637.8", "mre%": "0.18", "delay": "1.40", "wce%": "0.017", "pwr": "0.370", "ep%": "75.00", "wcre%": "100.00"}, "name": "mul8u_52B6"}, {"files": [{"type": "Verilog file", "file": "mul8u_3584.v"}, {"type": "C file", "file": "mul8u_3584.c"}], "references": [0], "params": {"mae%": "0.017", "area": "604.5", "mre%": "0.59", "delay": "1.41", "wce%": "0.061", "pwr": "0.345", "ep%": "87.54", "wcre%": "300.00"}, "name": "mul8u_3584"}, {"files": [{"type": "Verilog file", "file": "mul8u_AC4.v"}, {"type": "C file", "file": "mul8u_AC4.c"}], "references": [0], "params": {"mae%": "0.057", "area": "542.5", "mre%": "2.56", "delay": "1.44", "wce%": "0.18", "pwr": "0.302", "ep%": "97.72", "wcre%": "8300.00"}, "name": "mul8u_AC4"}, {"files": [{"type": "Verilog file", "file": "mul8u_B462.v"}, {"type": "C file", "file": "mul8u_B462.c"}], "references": [0], "params": {"mae%": "0.18", "area": "395.6", "mre%": "4.42", "delay": "1.34", "wce%": "0.66", "pwr": "0.206", "ep%": "98.37", "wcre%": "101.56"}, "name": "mul8u_B462"}, {"files": [{"type": "Verilog file", "file": "mul8u_ACB5.v"}, {"type": "C file", "file": "mul8u_ACB5.c"}], "references": [0], "params": {"mae%": "0.56", "area": "239.3", "mre%": "10.85", "delay": "1.00", "wce%": "2.41", "pwr": "0.104", "ep%": "98.99", "wcre%": "103.12"}, "name": "mul8u_ACB5"}, {"files": [{"type": "Verilog file", "file": "mul8u_5052.v"}, {"type": "C file", "file": "mul8u_5052.c"}], "references": [0], "params": {"mae%": "2.15", "area": "110.8", "mre%": "39.78", "delay": "0.58", "wce%": "8.21", "pwr": "0.034", "ep%": "99.16", "wcre%": "7100.00"}, "name": "mul8u_5052"}, {"files": [{"type": "Verilog file", "file": "mul8u_AD5C.v"}, {"type": "C file", "file": "mul8u_AD5C.c"}], "references": [0], "params": {"mae%": "8.01", "area": "13.1", "mre%": "59.69", "delay": "0.10", "wce%": "27.24", "pwr": "0.0017", "ep%": "99.22", "wcre%": "300.00"}, "name": "mul8u_AD5C"}, {"files": [{"type": "Verilog file", "file": "mul8u_B3F3.v"}, {"type": "C file", "file": "mul8u_B3F3.c"}], "references": [0], "params": {"mae%": "24.81", "area": "0.0", "mre%": "100.00", "delay": "0.00", "wce%": "99.22", "pwr": "0.000", "ep%": "99.22", "wcre%": "100.00"}, "name": "mul8u_B3F3"}], "references": ["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "multiplers/8x8_unsigned/pareto_pwr_wce/fig.png", "folder": "multiplers/8x8_unsigned/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8u_DAF1_pdk45.v"}, {"type": "C file", "file": "mul8u_DAF1.c"}], "references": [0], "params": {"mae%": "0.00", "area": "709.6", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.391", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8u_DAF1"}, {"files": [{"type": "Verilog file", "file": "mul8u_959B.v"}, {"type": "C file", "file": "mul8u_959B.c"}], "references": [0], "params": {"mae%": "0.00095", "area": "674.9", "mre%": "0.023", "delay": "1.42", "wce%": "0.0092", "pwr": "0.384", "ep%": "17.19", "wcre%": "28.57"}, "name": "mul8u_959B"}, {"files": [{"type": "Verilog file", "file": "mul8u_A139.v"}, {"type": "C file", "file": "mul8u_A139.c"}], "references": [0], "params": {"mae%": "0.0076", "area": "654.2", "mre%": "0.14", "delay": "1.38", "wce%": "0.064", "pwr": "0.364", "ep%": "39.26", "wcre%": "40.00"}, "name": "mul8u_A139"}, {"files": [{"type": "Verilog file", "file": "mul8u_8A1A.v"}, {"type": "C file", "file": "mul8u_8A1A.c"}], "references": [0], "params": {"mae%": "0.059", "area": "590.4", "mre%": "0.80", "delay": "1.13", "wce%": "0.45", "pwr": "0.304", "ep%": "69.26", "wcre%": "43.56"}, "name": "mul8u_8A1A"}, {"files": [{"type": "Verilog file", "file": "mul8u_97BD.v"}, {"type": "C file", "file": "mul8u_97BD.c"}], "references": [0], "params": {"mae%": "0.43", "area": "390.5", "mre%": "4.20", "delay": "1.09", "wce%": "2.15", "pwr": "0.142", "ep%": "87.31", "wcre%": "80.00"}, "name": "mul8u_97BD"}, {"files": [{"type": "Verilog file", "file": "mul8u_68A9.v"}, {"type": "C file", "file": "mul8u_68A9.c"}], "references": [0], "params": {"mae%": "5.09", "area": "112.2", "mre%": "21.95", "delay": "0.18", "wce%": "49.23", "pwr": "0.029", "ep%": "97.47", "wcre%": "100.00"}, "name": "mul8u_68A9"}, {"files": [{"type": "Verilog file", "file": "mul8u_B3F3.v"}, {"type": "C file", "file": "mul8u_B3F3.c"}], "references": [0], "params": {"mae%": "24.81", "area": "0.0", "mre%": "100.00", "delay": "0.00", "wce%": "99.22", "pwr": "0.000", "ep%": "99.22", "wcre%": "100.00"}, "name": "mul8u_B3F3"}], "references": ["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "multiplers/8x8_unsigned/pareto_pwr_mre/fig.png", "folder": "multiplers/8x8_unsigned/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8u_DAF1_pdk45.v"}, {"type": "C file", "file": "mul8u_DAF1.c"}], "references": [0], "params": {"mae%": "0.00", "area": "709.6", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.391", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8u_DAF1"}, {"files": [{"type": "Verilog file", "file": "mul8u_9DEF.v"}, {"type": "C file", "file": "mul8u_9DEF.c"}], "references": [0], "params": {"mae%": "0.018", "area": "683.3", "mre%": "0.13", "delay": "1.35", "wce%": "0.29", "pwr": "0.388", "ep%": "9.38", "wcre%": "28.57"}, "name": "mul8u_9DEF"}, {"files": [{"type": "Verilog file", "file": "mul8u_4FC2.v"}, {"type": "C file", "file": "mul8u_4FC2.c"}], "references": [0], "params": {"mae%": "1.12", "area": "661.2", "mre%": "2.64", "delay": "1.36", "wce%": "15.53", "pwr": "0.371", "ep%": "19.82", "wcre%": "44.44"}, "name": "mul8u_4FC2"}, {"files": [{"type": "Verilog file", "file": "mul8u_476C.v"}, {"type": "C file", "file": "mul8u_476C.c"}], "references": [0], "params": {"mae%": "0.057", "area": "632.6", "mre%": "0.51", "delay": "1.38", "wce%": "1.14", "pwr": "0.356", "ep%": "29.93", "wcre%": "64.00"}, "name": "mul8u_476C"}, {"files": [{"type": "Verilog file", "file": "mul8u_1F54.v"}, {"type": "C file", "file": "mul8u_1F54.c"}], "references": [0], "params": {"mae%": "0.13", "area": "606.8", "mre%": "1.04", "delay": "1.36", "wce%": "2.38", "pwr": "0.329", "ep%": "39.93", "wcre%": "64.00"}, "name": "mul8u_1F54"}, {"files": [{"type": "Verilog file", "file": "mul8u_271C.v"}, {"type": "C file", "file": "mul8u_271C.c"}], "references": [0], "params": {"mae%": "0.36", "area": "604.9", "mre%": "2.06", "delay": "1.26", "wce%": "5.24", "pwr": "0.309", "ep%": "49.93", "wcre%": "64.00"}, "name": "mul8u_271C"}, {"files": [{"type": "Verilog file", "file": "mul8u_6469.v"}, {"type": "C file", "file": "mul8u_6469.c"}], "references": [0], "params": {"mae%": "0.25", "area": "506.8", "mre%": "1.99", "delay": "1.42", "wce%": "2.79", "pwr": "0.254", "ep%": "64.73", "wcre%": "64.00"}, "name": "mul8u_6469"}, {"files": [{"type": "Verilog file", "file": "mul8u_5598.v"}, {"type": "C file", "file": "mul8u_5598.c"}], "references": [0], "params": {"mae%": "1.54", "area": "437.4", "mre%": "7.46", "delay": "1.48", "wce%": "13.92", "pwr": "0.189", "ep%": "74.91", "wcre%": "152.38"}, "name": "mul8u_5598"}, {"files": [{"type": "Verilog file", "file": "mul8u_87C4.v"}, {"type": "C file", "file": "mul8u_87C4.c"}], "references": [0], "params": {"mae%": "4.84", "area": "220.6", "mre%": "15.66", "delay": "0.26", "wce%": "49.22", "pwr": "0.061", "ep%": "88.71", "wcre%": "66.67"}, "name": "mul8u_87C4"}, {"files": [{"type": "Verilog file", "file": "mul8u_B3F3.v"}, {"type": "C file", "file": "mul8u_B3F3.c"}], "references": [0], "params": {"mae%": "24.81", "area": "0.0", "mre%": "100.00", "delay": "0.00", "wce%": "99.22", "pwr": "0.000", "ep%": "99.22", "wcre%": "100.00"}, "name": "mul8u_B3F3"}], "references": ["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "multiplers/8x8_unsigned/pareto_pwr_ep/fig.png", "folder": "multiplers/8x8_unsigned/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8u_DAF1_pdk45.v"}, {"type": "C file", "file": "mul8u_DAF1.c"}], "references": [0], "params": {"mae%": "0.00", "area": "709.6", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.391", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8u_DAF1"}, {"files": [{"type": "Verilog file", "file": "mul8u_B80.v"}, {"type": "C file", "file": "mul8u_B80.c"}], "references": [0], "params": {"mae%": "0.0015", "area": "676.3", "mre%": "0.052", "delay": "1.42", "wce%": "0.0046", "pwr": "0.386", "ep%": "64.06", "wcre%": "100.00"}, "name": "mul8u_B80"}, {"files": [{"type": "Verilog file", "file": "mul8u_52B6.v"}, {"type": "C file", "file": "mul8u_52B6.c"}], "references": [0], "params": {"mae%": "0.0046", "area": "637.8", "mre%": "0.18", "delay": "1.40", "wce%": "0.017", "pwr": "0.370", "ep%": "75.00", "wcre%": "100.00"}, "name": "mul8u_52B6"}, {"files": [{"type": "Verilog file", "file": "mul8u_6877.v"}, {"type": "C file", "file": "mul8u_6877.c"}], "references": [0], "params": {"mae%": "0.017", "area": "624.2", "mre%": "0.51", "delay": "1.40", "wce%": "0.082", "pwr": "0.344", "ep%": "74.80", "wcre%": "200.00"}, "name": "mul8u_6877"}, {"files": [{"type": "Verilog file", "file": "mul8u_5FBF.v"}, {"type": "C file", "file": "mul8u_5FBF.c"}], "references": [0], "params": {"mae%": "0.065", "area": "511.5", "mre%": "1.90", "delay": "1.37", "wce%": "0.25", "pwr": "0.276", "ep%": "96.37", "wcre%": "150.00"}, "name": "mul8u_5FBF"}, {"files": [{"type": "Verilog file", "file": "mul8u_3A03.v"}, {"type": "C file", "file": "mul8u_3A03.c"}], "references": [0], "params": {"mae%": "0.20", "area": "401.7", "mre%": "4.73", "delay": "1.52", "wce%": "0.89", "pwr": "0.195", "ep%": "98.16", "wcre%": "700.00"}, "name": "mul8u_3A03"}, {"files": [{"type": "Verilog file", "file": "mul8u_B918.v"}, {"type": "C file", "file": "mul8u_B918.c"}], "references": [0], "params": {"mae%": "0.67", "area": "228.5", "mre%": "12.14", "delay": "1.08", "wce%": "2.94", "pwr": "0.095", "ep%": "99.05", "wcre%": "300.00"}, "name": "mul8u_B918"}, {"files": [{"type": "Verilog file", "file": "mul8u_B032.v"}, {"type": "C file", "file": "mul8u_B032.c"}], "references": [0], "params": {"mae%": "2.28", "area": "96.7", "mre%": "28.42", "delay": "0.53", "wce%": "9.08", "pwr": "0.031", "ep%": "99.16", "wcre%": "100.00"}, "name": "mul8u_B032"}, {"files": [{"type": "Verilog file", "file": "mul8u_ABBC.v"}, {"type": "C file", "file": "mul8u_ABBC.c"}], "references": [0], "params": {"mae%": "7.41", "area": "15.5", "mre%": "57.81", "delay": "0.10", "wce%": "25.78", "pwr": "0.0019", "ep%": "99.21", "wcre%": "300.00"}, "name": "mul8u_ABBC"}, {"files": [{"type": "Verilog file", "file": "mul8u_B3F3.v"}, {"type": "C file", "file": "mul8u_B3F3.c"}], "references": [0], "params": {"mae%": "24.81", "area": "0.0", "mre%": "100.00", "delay": "0.00", "wce%": "99.22", "pwr": "0.000", "ep%": "99.22", "wcre%": "100.00"}, "name": "mul8u_B3F3"}], "references": ["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "multiplers/8x8_unsigned/pareto_pwr_mse/fig.png", "folder": "multiplers/8x8_unsigned/pareto_pwr_mse"}, {"description": "evoapprox8b", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8_006_pdk45.v"}, {"type": "C file", "file": "mul8_006.c"}], "references": [0], "params": {"mae%": "0.00046", "area": "910.4", "mre%": "0.014", "delay": "1.21", "wce%": "1.56", "pwr": "0.508", "ep%": "0.026", "wcre%": "199.61"}, "name": "mul8_006"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_455_pdk45.v"}, {"type": "C file", "file": "mul8_455.c"}], "references": [0], "params": {"mae%": "0.00031", "area": "865.9", "mre%": "0.018", "delay": "1.32", "wce%": "0.0015", "pwr": "0.503", "ep%": "24.80", "wcre%": "100.00"}, "name": "mul8_455"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_109_pdk45.v"}, {"type": "C file", "file": "mul8_109.c"}], "references": [0], "params": {"mae%": "0.0056", "area": "886.0", "mre%": "0.068", "delay": "1.27", "wce%": "4.69", "pwr": "0.498", "ep%": "0.30", "wcre%": "99.90"}, "name": "mul8_109"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_103_pdk45.v"}, {"type": "C file", "file": "mul8_103.c"}], "references": [0], "params": {"mae%": "0.17", "area": "893.5", "mre%": "1.65", "delay": "1.13", "wce%": "3.16", "pwr": "0.497", "ep%": "73.86", "wcre%": "223.14"}, "name": "mul8_103"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_142_pdk45.v"}, {"type": "C file", "file": "mul8_142.c"}], "references": [0], "params": {"mae%": "0.00", "area": "883.2", "mre%": "0.00", "delay": "1.15", "wce%": "0.00", "pwr": "0.494", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_142"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_400_pdk45.v"}, {"type": "C file", "file": "mul8_400.c"}], "references": [0], "params": {"mae%": "0.00031", "area": "862.1", "mre%": "0.0063", "delay": "1.14", "wce%": "0.39", "pwr": "0.493", "ep%": "0.098", "wcre%": "49.90"}, "name": "mul8_400"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_351_pdk45.v"}, {"type": "C file", "file": "mul8_351.c"}], "references": [0], "params": {"mae%": "0.00", "area": "863.5", "mre%": "0.00", "delay": "1.14", "wce%": "0.00", "pwr": "0.493", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_351"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_141_pdk45.v"}, {"type": "C file", "file": "mul8_141.c"}], "references": [0], "params": {"mae%": "0.00", "area": "850.4", "mre%": "0.00", "delay": "1.17", "wce%": "0.00", "pwr": "0.490", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_141"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_314_pdk45.v"}, {"type": "C file", "file": "mul8_314.c"}], "references": [0], "params": {"mae%": "0.00", "area": "880.4", "mre%": "0.00", "delay": "1.22", "wce%": "0.00", "pwr": "0.490", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_314"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_240_pdk45.v"}, {"type": "C file", "file": "mul8_240.c"}], "references": [0], "params": {"mae%": "0.00", "area": "880.4", "mre%": "0.00", "delay": "1.22", "wce%": "0.00", "pwr": "0.490", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_240"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_086_pdk45.v"}, {"type": "C file", "file": "mul8_086.c"}], "references": [0], "params": {"mae%": "0.00", "area": "880.4", "mre%": "0.00", "delay": "1.22", "wce%": "0.00", "pwr": "0.490", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_086"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_087_pdk45.v"}, {"type": "C file", "file": "mul8_087.c"}], "references": [0], "params": {"mae%": "0.00", "area": "880.4", "mre%": "0.00", "delay": "1.22", "wce%": "0.00", "pwr": "0.490", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_087"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_177_pdk45.v"}, {"type": "C file", "file": "mul8_177.c"}], "references": [0], "params": {"mae%": "0.00", "area": "880.4", "mre%": "0.00", "delay": "1.22", "wce%": "0.00", "pwr": "0.490", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_177"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_041_pdk45.v"}, {"type": "C file", "file": "mul8_041.c"}], "references": [0], "params": {"mae%": "0.00", "area": "859.3", "mre%": "0.00", "delay": "1.16", "wce%": "0.00", "pwr": "0.490", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_041"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_263_pdk45.v"}, {"type": "C file", "file": "mul8_263.c"}], "references": [0], "params": {"mae%": "0.0031", "area": "850.4", "mre%": "0.089", "delay": "1.17", "wce%": "0.012", "pwr": "0.489", "ep%": "25.00", "wcre%": "100.00"}, "name": "mul8_263"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_453_pdk45.v"}, {"type": "C file", "file": "mul8_453.c"}], "references": [0], "params": {"mae%": "0.20", "area": "884.2", "mre%": "1.15", "delay": "1.22", "wce%": "1.56", "pwr": "0.489", "ep%": "12.50", "wcre%": "100.00"}, "name": "mul8_453"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_398_pdk45.v"}, {"type": "C file", "file": "mul8_398.c"}], "references": [0], "params": {"mae%": "0.01", "area": "848.5", "mre%": "0.18", "delay": "1.16", "wce%": "1.61", "pwr": "0.486", "ep%": "12.76", "wcre%": "132.99"}, "name": "mul8_398"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_344_pdk45.v"}, {"type": "C file", "file": "mul8_344.c"}], "references": [0], "params": {"mae%": "0.00", "area": "843.3", "mre%": "0.00", "delay": "1.35", "wce%": "0.00", "pwr": "0.485", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_344"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_248_pdk45.v"}, {"type": "C file", "file": "mul8_248.c"}], "references": [0], "params": {"mae%": "0.00", "area": "843.3", "mre%": "0.00", "delay": "1.35", "wce%": "0.00", "pwr": "0.485", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_248"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_357_pdk45.v"}, {"type": "C file", "file": "mul8_357.c"}], "references": [0], "params": {"mae%": "0.00", "area": "843.3", "mre%": "0.00", "delay": "1.35", "wce%": "0.00", "pwr": "0.485", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_357"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_206_pdk45.v"}, {"type": "C file", "file": "mul8_206.c"}], "references": [0], "params": {"mae%": "0.00", "area": "843.3", "mre%": "0.00", "delay": "1.35", "wce%": "0.00", "pwr": "0.485", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_206"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_318_pdk45.v"}, {"type": "C file", "file": "mul8_318.c"}], "references": [0], "params": {"mae%": "0.00031", "area": "828.8", "mre%": "0.0063", "delay": "1.04", "wce%": "0.39", "pwr": "0.484", "ep%": "0.098", "wcre%": "49.90"}, "name": "mul8_318"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_016_pdk45.v"}, {"type": "C file", "file": "mul8_016.c"}], "references": [0], "params": {"mae%": "0.02", "area": "848.0", "mre%": "0.33", "delay": "1.24", "wce%": "0.39", "pwr": "0.483", "ep%": "5.08", "wcre%": "99.22"}, "name": "mul8_016"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_153_pdk45.v"}, {"type": "C file", "file": "mul8_153.c"}], "references": [0], "params": {"mae%": "0.00", "area": "845.2", "mre%": "0.00", "delay": "1.33", "wce%": "0.00", "pwr": "0.482", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_153"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_012_pdk45.v"}, {"type": "C file", "file": "mul8_012.c"}], "references": [0], "params": {"mae%": "0.00", "area": "845.2", "mre%": "0.00", "delay": "1.33", "wce%": "0.00", "pwr": "0.482", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_012"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_235_pdk45.v"}, {"type": "C file", "file": "mul8_235.c"}], "references": [0], "params": {"mae%": "0.00", "area": "845.2", "mre%": "0.00", "delay": "1.33", "wce%": "0.00", "pwr": "0.482", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_235"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_407_pdk45.v"}, {"type": "C file", "file": "mul8_407.c"}], "references": [0], "params": {"mae%": "0.00", "area": "832.1", "mre%": "0.00", "delay": "1.37", "wce%": "0.00", "pwr": "0.479", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_407"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_070_pdk45.v"}, {"type": "C file", "file": "mul8_070.c"}], "references": [0], "params": {"mae%": "0.00", "area": "825.0", "mre%": "0.00", "delay": "1.16", "wce%": "0.00", "pwr": "0.479", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_070"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_239_pdk45.v"}, {"type": "C file", "file": "mul8_239.c"}], "references": [0], "params": {"mae%": "0.47", "area": "846.6", "mre%": "3.38", "delay": "1.16", "wce%": "3.92", "pwr": "0.472", "ep%": "77.72", "wcre%": "127.85"}, "name": "mul8_239"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_052_pdk45.v"}, {"type": "C file", "file": "mul8_052.c"}], "references": [0], "params": {"mae%": "0.47", "area": "844.3", "mre%": "3.39", "delay": "1.16", "wce%": "3.92", "pwr": "0.472", "ep%": "77.74", "wcre%": "130.03"}, "name": "mul8_052"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_394_pdk45.v"}, {"type": "C file", "file": "mul8_394.c"}], "references": [0], "params": {"mae%": "0.12", "area": "876.7", "mre%": "2.15", "delay": "1.18", "wce%": "0.83", "pwr": "0.471", "ep%": "76.42", "wcre%": "355.56"}, "name": "mul8_394"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_136_pdk45.v"}, {"type": "C file", "file": "mul8_136.c"}], "references": [0], "params": {"mae%": "0.12", "area": "830.7", "mre%": "1.50", "delay": "1.32", "wce%": "0.98", "pwr": "0.471", "ep%": "30.88", "wcre%": "393.85"}, "name": "mul8_136"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_007_pdk45.v"}, {"type": "C file", "file": "mul8_007.c"}], "references": [0], "params": {"mae%": "0.11", "area": "840.0", "mre%": "1.22", "delay": "1.22", "wce%": "0.99", "pwr": "0.468", "ep%": "62.54", "wcre%": "100.00"}, "name": "mul8_007"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_277_pdk45.v"}, {"type": "C file", "file": "mul8_277.c"}], "references": [0], "params": {"mae%": "0.12", "area": "876.2", "mre%": "2.25", "delay": "1.28", "wce%": "0.83", "pwr": "0.461", "ep%": "85.44", "wcre%": "355.56"}, "name": "mul8_277"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_132_pdk45.v"}, {"type": "C file", "file": "mul8_132.c"}], "references": [0], "params": {"mae%": "0.0012", "area": "768.2", "mre%": "0.032", "delay": "1.30", "wce%": "0.0031", "pwr": "0.458", "ep%": "37.50", "wcre%": "100.00"}, "name": "mul8_132"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_491_pdk45.v"}, {"type": "C file", "file": "mul8_491.c"}], "references": [0], "params": {"mae%": "0.23", "area": "780.4", "mre%": "2.07", "delay": "1.21", "wce%": "3.92", "pwr": "0.455", "ep%": "69.82", "wcre%": "100.00"}, "name": "mul8_491"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_WallaceTreeMultiplier_Using_CarrySelectAdder_pdk45.v"}, {"type": "C file", "file": "mul8_WallaceTreeMultiplier_Using_CarrySelectAdder.c"}], "references": [0], "params": {"mae%": "0.00", "area": "738.2", "mre%": "0.00", "delay": "1.36", "wce%": "0.00", "pwr": "0.454", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_WallaceTreeMultiplier_Using_CarrySelectAdder"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_282_pdk45.v"}, {"type": "C file", "file": "mul8_282.c"}], "references": [0], "params": {"mae%": "0.00", "area": "763.6", "mre%": "0.00", "delay": "1.30", "wce%": "0.00", "pwr": "0.453", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_282"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_289_pdk45.v"}, {"type": "C file", "file": "mul8_289.c"}], "references": [0], "params": {"mae%": "0.00", "area": "763.6", "mre%": "0.00", "delay": "1.30", "wce%": "0.00", "pwr": "0.453", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_289"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_484_pdk45.v"}, {"type": "C file", "file": "mul8_484.c"}], "references": [0], "params": {"mae%": "0.00", "area": "756.5", "mre%": "0.00", "delay": "1.23", "wce%": "0.00", "pwr": "0.452", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_484"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_WallaceTreeMultiplier_Using_CarryLookaheadAdder_pdk45.v"}, {"type": "C file", "file": "mul8_WallaceTreeMultiplier_Using_CarryLookaheadAdder.c"}], "references": [0], "params": {"mae%": "0.00", "area": "726.0", "mre%": "0.00", "delay": "1.50", "wce%": "0.00", "pwr": "0.446", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_WallaceTreeMultiplier_Using_CarryLookaheadAdder"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_026_pdk45.v"}, {"type": "C file", "file": "mul8_026.c"}], "references": [0], "params": {"mae%": "0.28", "area": "794.1", "mre%": "3.77", "delay": "1.12", "wce%": "2.75", "pwr": "0.442", "ep%": "93.25", "wcre%": "781.82"}, "name": "mul8_026"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_463_pdk45.v"}, {"type": "C file", "file": "mul8_463.c"}], "references": [0], "params": {"mae%": "0.018", "area": "738.7", "mre%": "0.24", "delay": "1.33", "wce%": "0.22", "pwr": "0.440", "ep%": "28.91", "wcre%": "100.00"}, "name": "mul8_463"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_000_pdk45.v"}, {"type": "C file", "file": "mul8_000.c"}], "references": [0], "params": {"mae%": "0.15", "area": "763.1", "mre%": "2.00", "delay": "1.24", "wce%": "1.25", "pwr": "0.438", "ep%": "86.49", "wcre%": "560.00"}, "name": "mul8_000"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_442_pdk45.v"}, {"type": "C file", "file": "mul8_442.c"}], "references": [0], "params": {"mae%": "0.036", "area": "755.6", "mre%": "0.83", "delay": "1.14", "wce%": "0.48", "pwr": "0.432", "ep%": "86.66", "wcre%": "300.00"}, "name": "mul8_442"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_035_pdk45.v"}, {"type": "C file", "file": "mul8_035.c"}], "references": [0], "params": {"mae%": "0.044", "area": "727.9", "mre%": "1.10", "delay": "1.13", "wce%": "0.43", "pwr": "0.432", "ep%": "73.16", "wcre%": "200.00"}, "name": "mul8_035"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_076_pdk45.v"}, {"type": "C file", "file": "mul8_076.c"}], "references": [0], "params": {"mae%": "0.046", "area": "749.0", "mre%": "1.10", "delay": "1.43", "wce%": "0.20", "pwr": "0.429", "ep%": "84.96", "wcre%": "800.00"}, "name": "mul8_076"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_021_pdk45.v"}, {"type": "C file", "file": "mul8_021.c"}], "references": [0], "params": {"mae%": "0.00", "area": "711.5", "mre%": "0.00", "delay": "1.54", "wce%": "0.00", "pwr": "0.428", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_021"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_031_pdk45.v"}, {"type": "C file", "file": "mul8_031.c"}], "references": [0], "params": {"mae%": "0.30", "area": "746.2", "mre%": "3.21", "delay": "1.18", "wce%": "1.67", "pwr": "0.427", "ep%": "78.04", "wcre%": "588.11"}, "name": "mul8_031"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_037_pdk45.v"}, {"type": "C file", "file": "mul8_037.c"}], "references": [0], "params": {"mae%": "0.60", "area": "842.9", "mre%": "5.21", "delay": "1.02", "wce%": "4.89", "pwr": "0.427", "ep%": "88.92", "wcre%": "400.00"}, "name": "mul8_037"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_080_pdk45.v"}, {"type": "C file", "file": "mul8_080.c"}], "references": [0], "params": {"mae%": "0.12", "area": "726.9", "mre%": "2.15", "delay": "1.08", "wce%": "0.88", "pwr": "0.424", "ep%": "66.04", "wcre%": "100.00"}, "name": "mul8_080"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_299_pdk45.v"}, {"type": "C file", "file": "mul8_299.c"}], "references": [0], "params": {"mae%": "0.00", "area": "702.1", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.424", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_299"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_244_pdk45.v"}, {"type": "C file", "file": "mul8_244.c"}], "references": [0], "params": {"mae%": "0.59", "area": "756.5", "mre%": "4.84", "delay": "0.99", "wce%": "3.50", "pwr": "0.423", "ep%": "78.49", "wcre%": "133.33"}, "name": "mul8_244"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_348_pdk45.v"}, {"type": "C file", "file": "mul8_348.c"}], "references": [0], "params": {"mae%": "0.00031", "area": "703.5", "mre%": "0.0082", "delay": "1.35", "wce%": "0.098", "pwr": "0.423", "ep%": "0.39", "wcre%": "49.61"}, "name": "mul8_348"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_027_pdk45.v"}, {"type": "C file", "file": "mul8_027.c"}], "references": [0], "params": {"mae%": "0.00", "area": "707.2", "mre%": "0.00", "delay": "1.47", "wce%": "0.00", "pwr": "0.423", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_027"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_218_pdk45.v"}, {"type": "C file", "file": "mul8_218.c"}], "references": [0], "params": {"mae%": "0.041", "area": "724.1", "mre%": "1.02", "delay": "1.14", "wce%": "0.45", "pwr": "0.420", "ep%": "63.65", "wcre%": "100.00"}, "name": "mul8_218"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_392_pdk45.v"}, {"type": "C file", "file": "mul8_392.c"}], "references": [0], "params": {"mae%": "0.59", "area": "779.0", "mre%": "4.83", "delay": "1.07", "wce%": "3.49", "pwr": "0.419", "ep%": "78.47", "wcre%": "133.33"}, "name": "mul8_392"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_498_pdk45.v"}, {"type": "C file", "file": "mul8_498.c"}], "references": [0], "params": {"mae%": "0.053", "area": "702.5", "mre%": "1.23", "delay": "1.49", "wce%": "0.16", "pwr": "0.415", "ep%": "84.47", "wcre%": "200.00"}, "name": "mul8_498"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_375_pdk45.v"}, {"type": "C file", "file": "mul8_375.c"}], "references": [0], "params": {"mae%": "0.021", "area": "708.2", "mre%": "0.49", "delay": "1.53", "wce%": "0.049", "pwr": "0.413", "ep%": "43.75", "wcre%": "100.00"}, "name": "mul8_375"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_034_pdk45.v"}, {"type": "C file", "file": "mul8_034.c"}], "references": [0], "params": {"mae%": "0.61", "area": "786.5", "mre%": "5.37", "delay": "1.05", "wce%": "4.31", "pwr": "0.412", "ep%": "93.57", "wcre%": "400.00"}, "name": "mul8_034"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_268_pdk45.v"}, {"type": "C file", "file": "mul8_268.c"}], "references": [0], "params": {"mae%": "0.59", "area": "754.6", "mre%": "4.92", "delay": "1.00", "wce%": "3.50", "pwr": "0.411", "ep%": "82.43", "wcre%": "133.33"}, "name": "mul8_268"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_157_pdk45.v"}, {"type": "C file", "file": "mul8_157.c"}], "references": [0], "params": {"mae%": "0.0064", "area": "734.9", "mre%": "0.16", "delay": "2.50", "wce%": "0.061", "pwr": "0.411", "ep%": "45.75", "wcre%": "100.00"}, "name": "mul8_157"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_127_pdk45.v"}, {"type": "C file", "file": "mul8_127.c"}], "references": [0], "params": {"mae%": "0.0063", "area": "736.3", "mre%": "0.16", "delay": "2.47", "wce%": "0.061", "pwr": "0.410", "ep%": "45.41", "wcre%": "100.00"}, "name": "mul8_127"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_060_pdk45.v"}, {"type": "C file", "file": "mul8_060.c"}], "references": [0], "params": {"mae%": "0.0063", "area": "734.0", "mre%": "0.16", "delay": "2.48", "wce%": "0.061", "pwr": "0.410", "ep%": "43.46", "wcre%": "100.00"}, "name": "mul8_060"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_473_pdk45.v"}, {"type": "C file", "file": "mul8_473.c"}], "references": [0], "params": {"mae%": "0.0064", "area": "740.6", "mre%": "0.16", "delay": "2.34", "wce%": "0.055", "pwr": "0.407", "ep%": "44.68", "wcre%": "100.00"}, "name": "mul8_473"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_452_pdk45.v"}, {"type": "C file", "file": "mul8_452.c"}], "references": [0], "params": {"mae%": "0.57", "area": "803.0", "mre%": "5.15", "delay": "1.13", "wce%": "3.72", "pwr": "0.406", "ep%": "88.33", "wcre%": "100.00"}, "name": "mul8_452"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_436_pdk45.v"}, {"type": "C file", "file": "mul8_436.c"}], "references": [0], "params": {"mae%": "0.57", "area": "812.4", "mre%": "5.15", "delay": "1.16", "wce%": "3.74", "pwr": "0.406", "ep%": "88.38", "wcre%": "100.00"}, "name": "mul8_436"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_322_pdk45.v"}, {"type": "C file", "file": "mul8_322.c"}], "references": [0], "params": {"mae%": "0.00", "area": "735.4", "mre%": "0.00", "delay": "2.11", "wce%": "0.00", "pwr": "0.405", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_322"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_213_pdk45.v"}, {"type": "C file", "file": "mul8_213.c"}], "references": [0], "params": {"mae%": "0.00", "area": "735.4", "mre%": "0.00", "delay": "2.11", "wce%": "0.00", "pwr": "0.405", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_213"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_RippleCarryArrayMultiplier_pdk45.v"}, {"type": "C file", "file": "mul8_RippleCarryArrayMultiplier.c"}], "references": [0], "params": {"mae%": "0.00", "area": "735.4", "mre%": "0.00", "delay": "2.11", "wce%": "0.00", "pwr": "0.405", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_RippleCarryArrayMultiplier"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_168_pdk45.v"}, {"type": "C file", "file": "mul8_168.c"}], "references": [0], "params": {"mae%": "0.00", "area": "735.4", "mre%": "0.00", "delay": "2.11", "wce%": "0.00", "pwr": "0.405", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_168"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_171_pdk45.v"}, {"type": "C file", "file": "mul8_171.c"}], "references": [0], "params": {"mae%": "0.0066", "area": "733.0", "mre%": "0.16", "delay": "2.31", "wce%": "0.061", "pwr": "0.404", "ep%": "43.60", "wcre%": "100.00"}, "name": "mul8_171"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_363_pdk45.v"}, {"type": "C file", "file": "mul8_363.c"}], "references": [0], "params": {"mae%": "0.57", "area": "803.0", "mre%": "5.15", "delay": "1.15", "wce%": "3.74", "pwr": "0.403", "ep%": "88.24", "wcre%": "100.00"}, "name": "mul8_363"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_125_pdk45.v"}, {"type": "C file", "file": "mul8_125.c"}], "references": [0], "params": {"mae%": "0.0063", "area": "727.4", "mre%": "0.16", "delay": "2.34", "wce%": "0.055", "pwr": "0.403", "ep%": "43.46", "wcre%": "100.00"}, "name": "mul8_125"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_320_pdk45.v"}, {"type": "C file", "file": "mul8_320.c"}], "references": [0], "params": {"mae%": "0.00031", "area": "724.6", "mre%": "0.011", "delay": "1.98", "wce%": "0.0061", "pwr": "0.402", "ep%": "6.25", "wcre%": "44.44"}, "name": "mul8_320"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_316_pdk45.v"}, {"type": "C file", "file": "mul8_316.c"}], "references": [0], "params": {"mae%": "0.0069", "area": "754.2", "mre%": "0.17", "delay": "2.45", "wce%": "0.061", "pwr": "0.400", "ep%": "45.81", "wcre%": "100.00"}, "name": "mul8_316"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_091_pdk45.v"}, {"type": "C file", "file": "mul8_091.c"}], "references": [0], "params": {"mae%": "0.0072", "area": "721.3", "mre%": "0.17", "delay": "2.21", "wce%": "0.061", "pwr": "0.400", "ep%": "44.48", "wcre%": "100.00"}, "name": "mul8_091"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_CarrySaveArrayMultiplier_Using_CarrySelectAdder_pdk45.v"}, {"type": "C file", "file": "mul8_CarrySaveArrayMultiplier_Using_CarrySelectAdder.c"}], "references": [0], "params": {"mae%": "0.00", "area": "724.1", "mre%": "0.00", "delay": "1.42", "wce%": "0.00", "pwr": "0.399", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_CarrySaveArrayMultiplier_Using_CarrySelectAdder"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_165_pdk45.v"}, {"type": "C file", "file": "mul8_165.c"}], "references": [0], "params": {"mae%": "0.0069", "area": "724.6", "mre%": "0.16", "delay": "2.28", "wce%": "0.061", "pwr": "0.399", "ep%": "39.75", "wcre%": "100.00"}, "name": "mul8_165"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_470_pdk45.v"}, {"type": "C file", "file": "mul8_470.c"}], "references": [0], "params": {"mae%": "0.0027", "area": "735.9", "mre%": "0.093", "delay": "1.97", "wce%": "0.012", "pwr": "0.399", "ep%": "40.62", "wcre%": "100.00"}, "name": "mul8_470"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_055_pdk45.v"}, {"type": "C file", "file": "mul8_055.c"}], "references": [0], "params": {"mae%": "0.007", "area": "722.3", "mre%": "0.17", "delay": "2.27", "wce%": "0.061", "pwr": "0.399", "ep%": "42.29", "wcre%": "100.00"}, "name": "mul8_055"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_312_pdk45.v"}, {"type": "C file", "file": "mul8_312.c"}], "references": [0], "params": {"mae%": "0.58", "area": "744.3", "mre%": "5.04", "delay": "0.92", "wce%": "3.56", "pwr": "0.399", "ep%": "85.11", "wcre%": "100.00"}, "name": "mul8_312"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_039_pdk45.v"}, {"type": "C file", "file": "mul8_039.c"}], "references": [0], "params": {"mae%": "0.099", "area": "688.0", "mre%": "2.43", "delay": "1.29", "wce%": "0.31", "pwr": "0.399", "ep%": "92.94", "wcre%": "250.00"}, "name": "mul8_039"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_065_pdk45.v"}, {"type": "C file", "file": "mul8_065.c"}], "references": [0], "params": {"mae%": "0.25", "area": "759.3", "mre%": "3.24", "delay": "1.25", "wce%": "1.62", "pwr": "0.398", "ep%": "95.76", "wcre%": "100.00"}, "name": "mul8_065"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_272_pdk45.v"}, {"type": "C file", "file": "mul8_272.c"}], "references": [0], "params": {"mae%": "0.0072", "area": "741.0", "mre%": "0.17", "delay": "2.44", "wce%": "0.061", "pwr": "0.398", "ep%": "45.46", "wcre%": "100.00"}, "name": "mul8_272"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_013_pdk45.v"}, {"type": "C file", "file": "mul8_013.c"}], "references": [0], "params": {"mae%": "0.34", "area": "725.5", "mre%": "3.91", "delay": "1.11", "wce%": "2.17", "pwr": "0.398", "ep%": "87.54", "wcre%": "200.00"}, "name": "mul8_013"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_050_pdk45.v"}, {"type": "C file", "file": "mul8_050.c"}], "references": [0], "params": {"mae%": "0.0072", "area": "713.8", "mre%": "0.17", "delay": "2.20", "wce%": "0.061", "pwr": "0.396", "ep%": "43.95", "wcre%": "100.00"}, "name": "mul8_050"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_174_pdk45.v"}, {"type": "C file", "file": "mul8_174.c"}], "references": [0], "params": {"mae%": "0.0023", "area": "695.5", "mre%": "0.097", "delay": "1.95", "wce%": "0.0061", "pwr": "0.395", "ep%": "37.50", "wcre%": "200.00"}, "name": "mul8_174"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_477_pdk45.v"}, {"type": "C file", "file": "mul8_477.c"}], "references": [0], "params": {"mae%": "0.57", "area": "770.6", "mre%": "5.13", "delay": "1.04", "wce%": "3.73", "pwr": "0.395", "ep%": "88.13", "wcre%": "100.00"}, "name": "mul8_477"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_152_pdk45.v"}, {"type": "C file", "file": "mul8_152.c"}], "references": [0], "params": {"mae%": "0.12", "area": "669.2", "mre%": "1.76", "delay": "1.21", "wce%": "0.81", "pwr": "0.395", "ep%": "73.47", "wcre%": "200.00"}, "name": "mul8_152"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_342_pdk45.v"}, {"type": "C file", "file": "mul8_342.c"}], "references": [0], "params": {"mae%": "0.007", "area": "722.3", "mre%": "0.17", "delay": "2.35", "wce%": "0.061", "pwr": "0.393", "ep%": "43.80", "wcre%": "100.00"}, "name": "mul8_342"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_093_pdk45.v"}, {"type": "C file", "file": "mul8_093.c"}], "references": [0], "params": {"mae%": "0.014", "area": "724.1", "mre%": "0.33", "delay": "2.20", "wce%": "0.11", "pwr": "0.391", "ep%": "58.38", "wcre%": "188.24"}, "name": "mul8_093"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_340_pdk45.v"}, {"type": "C file", "file": "mul8_340.c"}], "references": [0], "params": {"mae%": "0.0075", "area": "704.9", "mre%": "0.20", "delay": "2.04", "wce%": "0.073", "pwr": "0.391", "ep%": "51.51", "wcre%": "100.00"}, "name": "mul8_340"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_159_pdk45.v"}, {"type": "C file", "file": "mul8_159.c"}], "references": [0], "params": {"mae%": "0.0058", "area": "702.5", "mre%": "0.17", "delay": "2.07", "wce%": "0.024", "pwr": "0.391", "ep%": "42.19", "wcre%": "100.00"}, "name": "mul8_159"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_414_pdk45.v"}, {"type": "C file", "file": "mul8_414.c"}], "references": [0], "params": {"mae%": "0.0058", "area": "702.5", "mre%": "0.17", "delay": "2.07", "wce%": "0.024", "pwr": "0.391", "ep%": "42.19", "wcre%": "100.00"}, "name": "mul8_414"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_433_pdk45.v"}, {"type": "C file", "file": "mul8_433.c"}], "references": [0], "params": {"mae%": "0.00", "area": "709.6", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.391", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_433"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder_pdk45.v"}, {"type": "C file", "file": "mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder.c"}], "references": [0], "params": {"mae%": "0.00", "area": "709.6", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.391", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_364_pdk45.v"}, {"type": "C file", "file": "mul8_364.c"}], "references": [0], "params": {"mae%": "0.00", "area": "709.6", "mre%": "0.00", "delay": "1.43", "wce%": "0.00", "pwr": "0.391", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8_364"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_098_pdk45.v"}, {"type": "C file", "file": "mul8_098.c"}], "references": [0], "params": {"mae%": "0.007", "area": "725.1", "mre%": "0.22", "delay": "1.96", "wce%": "0.031", "pwr": "0.390", "ep%": "56.84", "wcre%": "200.00"}, "name": "mul8_098"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_118_pdk45.v"}, {"type": "C file", "file": "mul8_118.c"}], "references": [0], "params": {"mae%": "0.0075", "area": "729.8", "mre%": "0.24", "delay": "1.95", "wce%": "0.031", "pwr": "0.390", "ep%": "57.32", "wcre%": "100.00"}, "name": "mul8_118"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_154_pdk45.v"}, {"type": "C file", "file": "mul8_154.c"}], "references": [0], "params": {"mae%": "0.0082", "area": "690.3", "mre%": "0.21", "delay": "2.15", "wce%": "0.07", "pwr": "0.388", "ep%": "54.92", "wcre%": "100.00"}, "name": "mul8_154"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_238_pdk45.v"}, {"type": "C file", "file": "mul8_238.c"}], "references": [0], "params": {"mae%": "0.58", "area": "770.1", "mre%": "5.51", "delay": "0.94", "wce%": "3.36", "pwr": "0.387", "ep%": "88.88", "wcre%": "400.00"}, "name": "mul8_238"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_123_pdk45.v"}, {"type": "C file", "file": "mul8_123.c"}], "references": [0], "params": {"mae%": "0.016", "area": "725.5", "mre%": "0.37", "delay": "2.40", "wce%": "0.12", "pwr": "0.386", "ep%": "58.96", "wcre%": "100.00"}, "name": "mul8_123"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_496_pdk45.v"}, {"type": "C file", "file": "mul8_496.c"}], "references": [0], "params": {"mae%": "0.016", "area": "698.3", "mre%": "0.41", "delay": "2.05", "wce%": "0.093", "pwr": "0.386", "ep%": "68.39", "wcre%": "200.00"}, "name": "mul8_496"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_286_pdk45.v"}, {"type": "C file", "file": "mul8_286.c"}], "references": [0], "params": {"mae%": "0.064", "area": "689.9", "mre%": "1.50", "delay": "1.39", "wce%": "0.31", "pwr": "0.386", "ep%": "95.89", "wcre%": "200.00"}, "name": "mul8_286"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_418_pdk45.v"}, {"type": "C file", "file": "mul8_418.c"}], "references": [0], "params": {"mae%": "0.10", "area": "652.8", "mre%": "2.51", "delay": "1.38", "wce%": "0.38", "pwr": "0.384", "ep%": "94.07", "wcre%": "200.00"}, "name": "mul8_418"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_346_pdk45.v"}, {"type": "C file", "file": "mul8_346.c"}], "references": [0], "params": {"mae%": "0.015", "area": "696.4", "mre%": "0.32", "delay": "2.18", "wce%": "0.12", "pwr": "0.383", "ep%": "69.17", "wcre%": "100.00"}, "name": "mul8_346"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_378_pdk45.v"}, {"type": "C file", "file": "mul8_378.c"}], "references": [0], "params": {"mae%": "0.015", "area": "689.4", "mre%": "0.34", "delay": "2.15", "wce%": "0.098", "pwr": "0.383", "ep%": "58.67", "wcre%": "100.00"}, "name": "mul8_378"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_459_pdk45.v"}, {"type": "C file", "file": "mul8_459.c"}], "references": [0], "params": {"mae%": "0.0099", "area": "692.7", "mre%": "0.24", "delay": "2.18", "wce%": "0.073", "pwr": "0.383", "ep%": "51.56", "wcre%": "100.00"}, "name": "mul8_459"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_432_pdk45.v"}, {"type": "C file", "file": "mul8_432.c"}], "references": [0], "params": {"mae%": "0.0099", "area": "680.5", "mre%": "0.29", "delay": "2.15", "wce%": "0.064", "pwr": "0.382", "ep%": "66.48", "wcre%": "100.00"}, "name": "mul8_432"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_303_pdk45.v"}, {"type": "C file", "file": "mul8_303.c"}], "references": [0], "params": {"mae%": "0.0099", "area": "697.8", "mre%": "0.24", "delay": "2.14", "wce%": "0.085", "pwr": "0.382", "ep%": "51.56", "wcre%": "100.00"}, "name": "mul8_303"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_339_pdk45.v"}, {"type": "C file", "file": "mul8_339.c"}], "references": [0], "params": {"mae%": "0.60", "area": "727.4", "mre%": "5.45", "delay": "0.92", "wce%": "4.84", "pwr": "0.380", "ep%": "93.44", "wcre%": "100.00"}, "name": "mul8_339"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_276_pdk45.v"}, {"type": "C file", "file": "mul8_276.c"}], "references": [0], "params": {"mae%": "0.016", "area": "702.5", "mre%": "0.34", "delay": "2.03", "wce%": "0.12", "pwr": "0.379", "ep%": "57.42", "wcre%": "100.00"}, "name": "mul8_276"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_365_pdk45.v"}, {"type": "C file", "file": "mul8_365.c"}], "references": [0], "params": {"mae%": "0.01", "area": "687.5", "mre%": "0.28", "delay": "2.02", "wce%": "0.082", "pwr": "0.379", "ep%": "61.35", "wcre%": "100.00"}, "name": "mul8_365"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_116_pdk45.v"}, {"type": "C file", "file": "mul8_116.c"}], "references": [0], "params": {"mae%": "0.021", "area": "695.5", "mre%": "0.64", "delay": "2.04", "wce%": "0.11", "pwr": "0.376", "ep%": "74.45", "wcre%": "200.00"}, "name": "mul8_116"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_368_pdk45.v"}, {"type": "C file", "file": "mul8_368.c"}], "references": [0], "params": {"mae%": "0.032", "area": "674.9", "mre%": "0.82", "delay": "1.98", "wce%": "0.16", "pwr": "0.376", "ep%": "77.86", "wcre%": "200.00"}, "name": "mul8_368"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_114_pdk45.v"}, {"type": "C file", "file": "mul8_114.c"}], "references": [0], "params": {"mae%": "0.017", "area": "678.1", "mre%": "0.43", "delay": "2.09", "wce%": "0.10", "pwr": "0.372", "ep%": "67.97", "wcre%": "100.00"}, "name": "mul8_114"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_029_pdk45.v"}, {"type": "C file", "file": "mul8_029.c"}], "references": [0], "params": {"mae%": "0.021", "area": "668.8", "mre%": "0.48", "delay": "1.95", "wce%": "0.15", "pwr": "0.371", "ep%": "69.48", "wcre%": "100.00"}, "name": "mul8_029"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_083_pdk45.v"}, {"type": "C file", "file": "mul8_083.c"}], "references": [0], "params": {"mae%": "0.018", "area": "671.6", "mre%": "0.51", "delay": "2.00", "wce%": "0.076", "pwr": "0.370", "ep%": "74.22", "wcre%": "100.00"}, "name": "mul8_083"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_192_pdk45.v"}, {"type": "C file", "file": "mul8_192.c"}], "references": [0], "params": {"mae%": "0.015", "area": "665.9", "mre%": "0.44", "delay": "1.99", "wce%": "0.076", "pwr": "0.368", "ep%": "74.22", "wcre%": "200.00"}, "name": "mul8_192"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_460_pdk45.v"}, {"type": "C file", "file": "mul8_460.c"}], "references": [0], "params": {"mae%": "0.029", "area": "684.7", "mre%": "0.71", "delay": "1.84", "wce%": "0.18", "pwr": "0.368", "ep%": "83.08", "wcre%": "100.00"}, "name": "mul8_460"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_193_pdk45.v"}, {"type": "C file", "file": "mul8_193.c"}], "references": [0], "params": {"mae%": "0.058", "area": "660.3", "mre%": "1.38", "delay": "1.26", "wce%": "0.25", "pwr": "0.367", "ep%": "88.53", "wcre%": "200.00"}, "name": "mul8_193"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_362_pdk45.v"}, {"type": "C file", "file": "mul8_362.c"}], "references": [0], "params": {"mae%": "0.022", "area": "652.8", "mre%": "0.60", "delay": "2.57", "wce%": "0.14", "pwr": "0.366", "ep%": "88.03", "wcre%": "500.00"}, "name": "mul8_362"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_301_pdk45.v"}, {"type": "C file", "file": "mul8_301.c"}], "references": [0], "params": {"mae%": "0.24", "area": "707.7", "mre%": "3.81", "delay": "1.12", "wce%": "4.01", "pwr": "0.366", "ep%": "94.71", "wcre%": "229.06"}, "name": "mul8_301"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_450_pdk45.v"}, {"type": "C file", "file": "mul8_450.c"}], "references": [0], "params": {"mae%": "0.027", "area": "655.6", "mre%": "0.74", "delay": "2.55", "wce%": "0.15", "pwr": "0.364", "ep%": "88.23", "wcre%": "900.00"}, "name": "mul8_450"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_111_pdk45.v"}, {"type": "C file", "file": "mul8_111.c"}], "references": [0], "params": {"mae%": "0.024", "area": "661.7", "mre%": "0.64", "delay": "2.51", "wce%": "0.15", "pwr": "0.364", "ep%": "88.31", "wcre%": "500.00"}, "name": "mul8_111"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_119_pdk45.v"}, {"type": "C file", "file": "mul8_119.c"}], "references": [0], "params": {"mae%": "0.024", "area": "658.9", "mre%": "0.66", "delay": "2.57", "wce%": "0.15", "pwr": "0.362", "ep%": "88.89", "wcre%": "500.00"}, "name": "mul8_119"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_101_pdk45.v"}, {"type": "C file", "file": "mul8_101.c"}], "references": [0], "params": {"mae%": "0.11", "area": "658.9", "mre%": "2.48", "delay": "1.35", "wce%": "0.54", "pwr": "0.362", "ep%": "90.42", "wcre%": "200.00"}, "name": "mul8_101"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_130_pdk45.v"}, {"type": "C file", "file": "mul8_130.c"}], "references": [0], "params": {"mae%": "0.024", "area": "636.4", "mre%": "0.65", "delay": "2.49", "wce%": "0.15", "pwr": "0.362", "ep%": "87.88", "wcre%": "500.00"}, "name": "mul8_130"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_204_pdk45.v"}, {"type": "C file", "file": "mul8_204.c"}], "references": [0], "params": {"mae%": "0.25", "area": "696.9", "mre%": "3.85", "delay": "1.12", "wce%": "4.01", "pwr": "0.359", "ep%": "94.71", "wcre%": "229.06"}, "name": "mul8_204"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_042_pdk45.v"}, {"type": "C file", "file": "mul8_042.c"}], "references": [0], "params": {"mae%": "0.023", "area": "633.6", "mre%": "0.63", "delay": "2.07", "wce%": "0.13", "pwr": "0.356", "ep%": "90.73", "wcre%": "900.00"}, "name": "mul8_042"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_307_pdk45.v"}, {"type": "C file", "file": "mul8_307.c"}], "references": [0], "params": {"mae%": "0.029", "area": "633.6", "mre%": "0.82", "delay": "2.05", "wce%": "0.18", "pwr": "0.355", "ep%": "89.36", "wcre%": "700.00"}, "name": "mul8_307"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_032_pdk45.v"}, {"type": "C file", "file": "mul8_032.c"}], "references": [0], "params": {"mae%": "0.029", "area": "638.2", "mre%": "0.77", "delay": "2.49", "wce%": "0.16", "pwr": "0.355", "ep%": "87.76", "wcre%": "600.00"}, "name": "mul8_032"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_422_pdk45.v"}, {"type": "C file", "file": "mul8_422.c"}], "references": [0], "params": {"mae%": "0.03", "area": "622.3", "mre%": "0.70", "delay": "2.50", "wce%": "0.30", "pwr": "0.354", "ep%": "89.50", "wcre%": "500.00"}, "name": "mul8_422"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_156_pdk45.v"}, {"type": "C file", "file": "mul8_156.c"}], "references": [0], "params": {"mae%": "0.029", "area": "623.7", "mre%": "0.78", "delay": "2.57", "wce%": "0.16", "pwr": "0.352", "ep%": "88.23", "wcre%": "500.00"}, "name": "mul8_156"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_474_pdk45.v"}, {"type": "C file", "file": "mul8_474.c"}], "references": [0], "params": {"mae%": "0.12", "area": "584.7", "mre%": "2.06", "delay": "1.79", "wce%": "0.65", "pwr": "0.342", "ep%": "95.19", "wcre%": "540.00"}, "name": "mul8_474"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_302_pdk45.v"}, {"type": "C file", "file": "mul8_302.c"}], "references": [0], "params": {"mae%": "0.035", "area": "605.9", "mre%": "0.82", "delay": "2.34", "wce%": "0.30", "pwr": "0.341", "ep%": "89.54", "wcre%": "100.00"}, "name": "mul8_302"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_266_pdk45.v"}, {"type": "C file", "file": "mul8_266.c"}], "references": [0], "params": {"mae%": "0.29", "area": "681.4", "mre%": "4.16", "delay": "0.94", "wce%": "2.24", "pwr": "0.339", "ep%": "96.34", "wcre%": "200.00"}, "name": "mul8_266"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_262_pdk45.v"}, {"type": "C file", "file": "mul8_262.c"}], "references": [0], "params": {"mae%": "0.036", "area": "594.6", "mre%": "0.84", "delay": "2.36", "wce%": "0.30", "pwr": "0.339", "ep%": "90.58", "wcre%": "100.00"}, "name": "mul8_262"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_305_pdk45.v"}, {"type": "C file", "file": "mul8_305.c"}], "references": [0], "params": {"mae%": "0.036", "area": "593.2", "mre%": "0.84", "delay": "2.35", "wce%": "0.30", "pwr": "0.339", "ep%": "90.58", "wcre%": "100.00"}, "name": "mul8_305"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_449_pdk45.v"}, {"type": "C file", "file": "mul8_449.c"}], "references": [0], "params": {"mae%": "0.29", "area": "678.6", "mre%": "4.20", "delay": "0.94", "wce%": "2.15", "pwr": "0.338", "ep%": "97.39", "wcre%": "150.00"}, "name": "mul8_449"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_148_pdk45.v"}, {"type": "C file", "file": "mul8_148.c"}], "references": [0], "params": {"mae%": "0.16", "area": "636.4", "mre%": "2.97", "delay": "1.13", "wce%": "1.49", "pwr": "0.334", "ep%": "96.90", "wcre%": "112.50"}, "name": "mul8_148"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_440_pdk45.v"}, {"type": "C file", "file": "mul8_440.c"}], "references": [0], "params": {"mae%": "0.30", "area": "665.9", "mre%": "4.34", "delay": "0.95", "wce%": "2.15", "pwr": "0.334", "ep%": "96.75", "wcre%": "146.41"}, "name": "mul8_440"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_317_pdk45.v"}, {"type": "C file", "file": "mul8_317.c"}], "references": [0], "params": {"mae%": "0.04", "area": "567.4", "mre%": "0.95", "delay": "1.77", "wce%": "0.30", "pwr": "0.333", "ep%": "94.66", "wcre%": "300.00"}, "name": "mul8_317"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_092_pdk45.v"}, {"type": "C file", "file": "mul8_092.c"}], "references": [0], "params": {"mae%": "0.036", "area": "595.1", "mre%": "0.85", "delay": "1.77", "wce%": "0.34", "pwr": "0.333", "ep%": "90.55", "wcre%": "100.00"}, "name": "mul8_092"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_189_pdk45.v"}, {"type": "C file", "file": "mul8_189.c"}], "references": [0], "params": {"mae%": "0.16", "area": "645.8", "mre%": "2.92", "delay": "1.13", "wce%": "1.02", "pwr": "0.331", "ep%": "96.98", "wcre%": "112.50"}, "name": "mul8_189"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_196_pdk45.v"}, {"type": "C file", "file": "mul8_196.c"}], "references": [0], "params": {"mae%": "0.044", "area": "580.5", "mre%": "1.02", "delay": "2.10", "wce%": "0.34", "pwr": "0.329", "ep%": "91.27", "wcre%": "200.00"}, "name": "mul8_196"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_104_pdk45.v"}, {"type": "C file", "file": "mul8_104.c"}], "references": [0], "params": {"mae%": "0.056", "area": "577.2", "mre%": "1.37", "delay": "1.90", "wce%": "0.46", "pwr": "0.329", "ep%": "92.83", "wcre%": "200.00"}, "name": "mul8_104"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_208_pdk45.v"}, {"type": "C file", "file": "mul8_208.c"}], "references": [0], "params": {"mae%": "0.15", "area": "646.2", "mre%": "2.69", "delay": "1.29", "wce%": "0.97", "pwr": "0.327", "ep%": "96.55", "wcre%": "500.00"}, "name": "mul8_208"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_489_pdk45.v"}, {"type": "C file", "file": "mul8_489.c"}], "references": [0], "params": {"mae%": "0.15", "area": "644.8", "mre%": "2.70", "delay": "1.23", "wce%": "0.97", "pwr": "0.326", "ep%": "96.55", "wcre%": "500.00"}, "name": "mul8_489"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_325_pdk45.v"}, {"type": "C file", "file": "mul8_325.c"}], "references": [0], "params": {"mae%": "0.15", "area": "644.8", "mre%": "2.70", "delay": "1.23", "wce%": "0.97", "pwr": "0.326", "ep%": "96.55", "wcre%": "500.00"}, "name": "mul8_325"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_182_pdk45.v"}, {"type": "C file", "file": "mul8_182.c"}], "references": [0], "params": {"mae%": "0.19", "area": "623.2", "mre%": "3.63", "delay": "1.13", "wce%": "1.07", "pwr": "0.326", "ep%": "96.89", "wcre%": "112.50"}, "name": "mul8_182"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_072_pdk45.v"}, {"type": "C file", "file": "mul8_072.c"}], "references": [0], "params": {"mae%": "0.045", "area": "574.9", "mre%": "1.12", "delay": "1.80", "wce%": "0.41", "pwr": "0.324", "ep%": "91.25", "wcre%": "135.29"}, "name": "mul8_072"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_469_pdk45.v"}, {"type": "C file", "file": "mul8_469.c"}], "references": [0], "params": {"mae%": "0.042", "area": "563.6", "mre%": "1.07", "delay": "1.95", "wce%": "0.41", "pwr": "0.322", "ep%": "90.92", "wcre%": "150.00"}, "name": "mul8_469"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_108_pdk45.v"}, {"type": "C file", "file": "mul8_108.c"}], "references": [0], "params": {"mae%": "0.044", "area": "566.0", "mre%": "1.10", "delay": "1.73", "wce%": "0.41", "pwr": "0.321", "ep%": "91.27", "wcre%": "150.00"}, "name": "mul8_108"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_359_pdk45.v"}, {"type": "C file", "file": "mul8_359.c"}], "references": [0], "params": {"mae%": "0.15", "area": "614.3", "mre%": "2.98", "delay": "1.24", "wce%": "1.17", "pwr": "0.319", "ep%": "97.28", "wcre%": "200.00"}, "name": "mul8_359"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_228_pdk45.v"}, {"type": "C file", "file": "mul8_228.c"}], "references": [0], "params": {"mae%": "0.048", "area": "568.3", "mre%": "1.25", "delay": "1.70", "wce%": "0.41", "pwr": "0.318", "ep%": "91.28", "wcre%": "150.00"}, "name": "mul8_228"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_030_pdk45.v"}, {"type": "C file", "file": "mul8_030.c"}], "references": [0], "params": {"mae%": "0.062", "area": "562.2", "mre%": "1.48", "delay": "2.00", "wce%": "0.41", "pwr": "0.317", "ep%": "92.49", "wcre%": "150.00"}, "name": "mul8_030"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_457_pdk45.v"}, {"type": "C file", "file": "mul8_457.c"}], "references": [0], "params": {"mae%": "0.06", "area": "568.8", "mre%": "1.49", "delay": "2.03", "wce%": "0.41", "pwr": "0.317", "ep%": "91.63", "wcre%": "100.00"}, "name": "mul8_457"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_107_pdk45.v"}, {"type": "C file", "file": "mul8_107.c"}], "references": [0], "params": {"mae%": "0.15", "area": "634.0", "mre%": "2.93", "delay": "1.31", "wce%": "0.94", "pwr": "0.314", "ep%": "96.59", "wcre%": "193.94"}, "name": "mul8_107"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_143_pdk45.v"}, {"type": "C file", "file": "mul8_143.c"}], "references": [0], "params": {"mae%": "0.12", "area": "574.0", "mre%": "2.32", "delay": "1.58", "wce%": "0.59", "pwr": "0.313", "ep%": "95.65", "wcre%": "306.25"}, "name": "mul8_143"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_300_pdk45.v"}, {"type": "C file", "file": "mul8_300.c"}], "references": [0], "params": {"mae%": "0.063", "area": "554.7", "mre%": "1.49", "delay": "2.00", "wce%": "0.41", "pwr": "0.313", "ep%": "91.30", "wcre%": "150.00"}, "name": "mul8_300"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_145_pdk45.v"}, {"type": "C file", "file": "mul8_145.c"}], "references": [0], "params": {"mae%": "0.073", "area": "571.1", "mre%": "1.51", "delay": "1.72", "wce%": "0.41", "pwr": "0.312", "ep%": "91.30", "wcre%": "150.00"}, "name": "mul8_145"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_265_pdk45.v"}, {"type": "C file", "file": "mul8_265.c"}], "references": [0], "params": {"mae%": "0.07", "area": "551.0", "mre%": "1.61", "delay": "1.95", "wce%": "0.41", "pwr": "0.311", "ep%": "91.36", "wcre%": "100.00"}, "name": "mul8_265"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_264_pdk45.v"}, {"type": "C file", "file": "mul8_264.c"}], "references": [0], "params": {"mae%": "0.16", "area": "576.8", "mre%": "3.09", "delay": "1.28", "wce%": "0.89", "pwr": "0.311", "ep%": "96.31", "wcre%": "500.00"}, "name": "mul8_264"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_349_pdk45.v"}, {"type": "C file", "file": "mul8_349.c"}], "references": [0], "params": {"mae%": "0.14", "area": "594.6", "mre%": "2.71", "delay": "1.30", "wce%": "0.76", "pwr": "0.310", "ep%": "96.73", "wcre%": "112.50"}, "name": "mul8_349"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_015_pdk45.v"}, {"type": "C file", "file": "mul8_015.c"}], "references": [0], "params": {"mae%": "0.081", "area": "557.1", "mre%": "1.83", "delay": "1.65", "wce%": "0.46", "pwr": "0.309", "ep%": "92.19", "wcre%": "100.00"}, "name": "mul8_015"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_466_pdk45.v"}, {"type": "C file", "file": "mul8_466.c"}], "references": [0], "params": {"mae%": "0.14", "area": "557.1", "mre%": "2.92", "delay": "1.21", "wce%": "1.17", "pwr": "0.307", "ep%": "97.21", "wcre%": "350.00"}, "name": "mul8_466"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_084_pdk45.v"}, {"type": "C file", "file": "mul8_084.c"}], "references": [0], "params": {"mae%": "0.15", "area": "557.1", "mre%": "2.98", "delay": "1.21", "wce%": "1.17", "pwr": "0.307", "ep%": "97.23", "wcre%": "200.00"}, "name": "mul8_084"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_226_pdk45.v"}, {"type": "C file", "file": "mul8_226.c"}], "references": [0], "params": {"mae%": "0.15", "area": "606.8", "mre%": "2.93", "delay": "1.24", "wce%": "0.94", "pwr": "0.307", "ep%": "96.60", "wcre%": "193.94"}, "name": "mul8_226"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_231_pdk45.v"}, {"type": "C file", "file": "mul8_231.c"}], "references": [0], "params": {"mae%": "0.071", "area": "553.3", "mre%": "1.70", "delay": "1.80", "wce%": "0.41", "pwr": "0.306", "ep%": "92.43", "wcre%": "100.00"}, "name": "mul8_231"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_397_pdk45.v"}, {"type": "C file", "file": "mul8_397.c"}], "references": [0], "params": {"mae%": "0.15", "area": "556.6", "mre%": "2.88", "delay": "1.18", "wce%": "0.90", "pwr": "0.304", "ep%": "96.18", "wcre%": "500.00"}, "name": "mul8_397"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_078_pdk45.v"}, {"type": "C file", "file": "mul8_078.c"}], "references": [0], "params": {"mae%": "0.16", "area": "558.9", "mre%": "3.05", "delay": "1.18", "wce%": "0.89", "pwr": "0.304", "ep%": "96.30", "wcre%": "500.00"}, "name": "mul8_078"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_230_pdk45.v"}, {"type": "C file", "file": "mul8_230.c"}], "references": [0], "params": {"mae%": "0.17", "area": "558.0", "mre%": "3.15", "delay": "1.22", "wce%": "0.92", "pwr": "0.303", "ep%": "95.86", "wcre%": "500.00"}, "name": "mul8_230"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_438_pdk45.v"}, {"type": "C file", "file": "mul8_438.c"}], "references": [0], "params": {"mae%": "0.16", "area": "563.6", "mre%": "3.05", "delay": "1.21", "wce%": "0.89", "pwr": "0.303", "ep%": "96.30", "wcre%": "500.00"}, "name": "mul8_438"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_480_pdk45.v"}, {"type": "C file", "file": "mul8_480.c"}], "references": [0], "params": {"mae%": "0.10", "area": "548.6", "mre%": "2.17", "delay": "1.62", "wce%": "0.51", "pwr": "0.302", "ep%": "92.58", "wcre%": "100.00"}, "name": "mul8_480"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_139_pdk45.v"}, {"type": "C file", "file": "mul8_139.c"}], "references": [0], "params": {"mae%": "0.094", "area": "535.9", "mre%": "2.14", "delay": "1.66", "wce%": "0.51", "pwr": "0.300", "ep%": "92.92", "wcre%": "100.00"}, "name": "mul8_139"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_476_pdk45.v"}, {"type": "C file", "file": "mul8_476.c"}], "references": [0], "params": {"mae%": "0.16", "area": "548.1", "mre%": "3.03", "delay": "1.18", "wce%": "0.91", "pwr": "0.298", "ep%": "96.29", "wcre%": "500.00"}, "name": "mul8_476"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_323_pdk45.v"}, {"type": "C file", "file": "mul8_323.c"}], "references": [0], "params": {"mae%": "0.15", "area": "549.6", "mre%": "2.96", "delay": "1.18", "wce%": "0.90", "pwr": "0.297", "ep%": "96.17", "wcre%": "500.00"}, "name": "mul8_323"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_180_pdk45.v"}, {"type": "C file", "file": "mul8_180.c"}], "references": [0], "params": {"mae%": "0.085", "area": "508.7", "mre%": "1.78", "delay": "1.61", "wce%": "0.62", "pwr": "0.289", "ep%": "94.91", "wcre%": "700.00"}, "name": "mul8_180"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_297_pdk45.v"}, {"type": "C file", "file": "mul8_297.c"}], "references": [0], "params": {"mae%": "0.17", "area": "520.9", "mre%": "3.50", "delay": "1.20", "wce%": "1.12", "pwr": "0.289", "ep%": "96.50", "wcre%": "100.00"}, "name": "mul8_297"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_170_pdk45.v"}, {"type": "C file", "file": "mul8_170.c"}], "references": [0], "params": {"mae%": "0.13", "area": "547.7", "mre%": "2.52", "delay": "1.68", "wce%": "0.67", "pwr": "0.289", "ep%": "94.96", "wcre%": "300.00"}, "name": "mul8_170"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_210_pdk45.v"}, {"type": "C file", "file": "mul8_210.c"}], "references": [0], "params": {"mae%": "0.18", "area": "523.7", "mre%": "3.17", "delay": "1.14", "wce%": "0.92", "pwr": "0.288", "ep%": "95.87", "wcre%": "500.00"}, "name": "mul8_210"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_309_pdk45.v"}, {"type": "C file", "file": "mul8_309.c"}], "references": [0], "params": {"mae%": "0.16", "area": "520.9", "mre%": "3.30", "delay": "1.20", "wce%": "1.12", "pwr": "0.288", "ep%": "96.49", "wcre%": "100.00"}, "name": "mul8_309"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_094_pdk45.v"}, {"type": "C file", "file": "mul8_094.c"}], "references": [0], "params": {"mae%": "0.09", "area": "516.2", "mre%": "1.81", "delay": "1.66", "wce%": "0.69", "pwr": "0.286", "ep%": "93.51", "wcre%": "700.00"}, "name": "mul8_094"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_160_pdk45.v"}, {"type": "C file", "file": "mul8_160.c"}], "references": [0], "params": {"mae%": "0.09", "area": "516.2", "mre%": "1.81", "delay": "1.66", "wce%": "0.69", "pwr": "0.286", "ep%": "93.51", "wcre%": "700.00"}, "name": "mul8_160"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_010_pdk45.v"}, {"type": "C file", "file": "mul8_010.c"}], "references": [0], "params": {"mae%": "0.09", "area": "516.2", "mre%": "1.81", "delay": "1.66", "wce%": "0.69", "pwr": "0.286", "ep%": "93.51", "wcre%": "700.00"}, "name": "mul8_010"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_185_pdk45.v"}, {"type": "C file", "file": "mul8_185.c"}], "references": [0], "params": {"mae%": "0.54", "area": "600.7", "mre%": "6.55", "delay": "0.91", "wce%": "2.61", "pwr": "0.285", "ep%": "95.80", "wcre%": "300.00"}, "name": "mul8_185"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_391_pdk45.v"}, {"type": "C file", "file": "mul8_391.c"}], "references": [0], "params": {"mae%": "0.12", "area": "513.9", "mre%": "2.22", "delay": "1.73", "wce%": "0.83", "pwr": "0.285", "ep%": "95.42", "wcre%": "200.00"}, "name": "mul8_391"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_053_pdk45.v"}, {"type": "C file", "file": "mul8_053.c"}], "references": [0], "params": {"mae%": "0.50", "area": "575.8", "mre%": "6.40", "delay": "0.93", "wce%": "1.92", "pwr": "0.285", "ep%": "96.84", "wcre%": "800.00"}, "name": "mul8_053"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_181_pdk45.v"}, {"type": "C file", "file": "mul8_181.c"}], "references": [0], "params": {"mae%": "0.12", "area": "540.6", "mre%": "2.31", "delay": "1.93", "wce%": "0.82", "pwr": "0.285", "ep%": "95.36", "wcre%": "200.00"}, "name": "mul8_181"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_390_pdk45.v"}, {"type": "C file", "file": "mul8_390.c"}], "references": [0], "params": {"mae%": "0.10", "area": "503.1", "mre%": "1.98", "delay": "1.62", "wce%": "0.70", "pwr": "0.284", "ep%": "94.18", "wcre%": "112.50"}, "name": "mul8_390"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_336_pdk45.v"}, {"type": "C file", "file": "mul8_336.c"}], "references": [0], "params": {"mae%": "0.50", "area": "565.0", "mre%": "6.38", "delay": "0.93", "wce%": "1.93", "pwr": "0.284", "ep%": "96.84", "wcre%": "800.00"}, "name": "mul8_336"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_468_pdk45.v"}, {"type": "C file", "file": "mul8_468.c"}], "references": [0], "params": {"mae%": "0.11", "area": "501.2", "mre%": "1.97", "delay": "1.62", "wce%": "0.74", "pwr": "0.282", "ep%": "94.29", "wcre%": "700.00"}, "name": "mul8_468"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_366_pdk45.v"}, {"type": "C file", "file": "mul8_366.c"}], "references": [0], "params": {"mae%": "0.23", "area": "549.6", "mre%": "4.13", "delay": "1.17", "wce%": "1.15", "pwr": "0.282", "ep%": "97.39", "wcre%": "800.00"}, "name": "mul8_366"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_479_pdk45.v"}, {"type": "C file", "file": "mul8_479.c"}], "references": [0], "params": {"mae%": "0.12", "area": "511.1", "mre%": "2.21", "delay": "1.67", "wce%": "0.81", "pwr": "0.279", "ep%": "95.05", "wcre%": "200.00"}, "name": "mul8_479"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_211_pdk45.v"}, {"type": "C file", "file": "mul8_211.c"}], "references": [0], "params": {"mae%": "0.24", "area": "536.4", "mre%": "4.12", "delay": "1.18", "wce%": "1.15", "pwr": "0.278", "ep%": "97.43", "wcre%": "800.00"}, "name": "mul8_211"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_067_pdk45.v"}, {"type": "C file", "file": "mul8_067.c"}], "references": [0], "params": {"mae%": "0.12", "area": "513.4", "mre%": "2.17", "delay": "1.61", "wce%": "0.81", "pwr": "0.278", "ep%": "95.07", "wcre%": "200.00"}, "name": "mul8_067"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_062_pdk45.v"}, {"type": "C file", "file": "mul8_062.c"}], "references": [0], "params": {"mae%": "0.11", "area": "522.3", "mre%": "2.16", "delay": "1.71", "wce%": "0.81", "pwr": "0.278", "ep%": "95.05", "wcre%": "200.00"}, "name": "mul8_062"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_402_pdk45.v"}, {"type": "C file", "file": "mul8_402.c"}], "references": [0], "params": {"mae%": "0.11", "area": "513.4", "mre%": "2.16", "delay": "1.63", "wce%": "0.81", "pwr": "0.277", "ep%": "95.05", "wcre%": "200.00"}, "name": "mul8_402"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_454_pdk45.v"}, {"type": "C file", "file": "mul8_454.c"}], "references": [0], "params": {"mae%": "0.24", "area": "532.7", "mre%": "4.22", "delay": "1.17", "wce%": "1.15", "pwr": "0.277", "ep%": "97.48", "wcre%": "800.00"}, "name": "mul8_454"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_467_pdk45.v"}, {"type": "C file", "file": "mul8_467.c"}], "references": [0], "params": {"mae%": "0.14", "area": "536.9", "mre%": "2.32", "delay": "1.69", "wce%": "1.03", "pwr": "0.277", "ep%": "94.70", "wcre%": "200.00"}, "name": "mul8_467"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_009_pdk45.v"}, {"type": "C file", "file": "mul8_009.c"}], "references": [0], "params": {"mae%": "0.24", "area": "538.3", "mre%": "4.13", "delay": "1.15", "wce%": "1.15", "pwr": "0.276", "ep%": "97.43", "wcre%": "800.00"}, "name": "mul8_009"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_186_pdk45.v"}, {"type": "C file", "file": "mul8_186.c"}], "references": [0], "params": {"mae%": "0.16", "area": "515.3", "mre%": "3.01", "delay": "1.61", "wce%": "1.04", "pwr": "0.276", "ep%": "97.46", "wcre%": "202.78"}, "name": "mul8_186"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_051_pdk45.v"}, {"type": "C file", "file": "mul8_051.c"}], "references": [0], "params": {"mae%": "0.16", "area": "514.8", "mre%": "2.92", "delay": "1.59", "wce%": "0.84", "pwr": "0.276", "ep%": "96.80", "wcre%": "166.67"}, "name": "mul8_051"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_384_pdk45.v"}, {"type": "C file", "file": "mul8_384.c"}], "references": [0], "params": {"mae%": "0.48", "area": "642.9", "mre%": "6.20", "delay": "0.90", "wce%": "2.04", "pwr": "0.276", "ep%": "96.60", "wcre%": "200.00"}, "name": "mul8_384"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_121_pdk45.v"}, {"type": "C file", "file": "mul8_121.c"}], "references": [0], "params": {"mae%": "0.48", "area": "644.8", "mre%": "6.36", "delay": "0.94", "wce%": "2.50", "pwr": "0.276", "ep%": "96.60", "wcre%": "224.24"}, "name": "mul8_121"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_232_pdk45.v"}, {"type": "C file", "file": "mul8_232.c"}], "references": [0], "params": {"mae%": "0.20", "area": "490.4", "mre%": "3.77", "delay": "1.14", "wce%": "1.29", "pwr": "0.275", "ep%": "97.32", "wcre%": "100.00"}, "name": "mul8_232"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_285_pdk45.v"}, {"type": "C file", "file": "mul8_285.c"}], "references": [0], "params": {"mae%": "0.13", "area": "492.3", "mre%": "2.42", "delay": "1.62", "wce%": "0.92", "pwr": "0.275", "ep%": "95.54", "wcre%": "241.67"}, "name": "mul8_285"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_137_pdk45.v"}, {"type": "C file", "file": "mul8_137.c"}], "references": [0], "params": {"mae%": "0.12", "area": "497.0", "mre%": "2.22", "delay": "1.63", "wce%": "0.81", "pwr": "0.273", "ep%": "94.98", "wcre%": "125.00"}, "name": "mul8_137"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_028_pdk45.v"}, {"type": "C file", "file": "mul8_028.c"}], "references": [0], "params": {"mae%": "0.12", "area": "498.9", "mre%": "2.29", "delay": "1.69", "wce%": "0.83", "pwr": "0.272", "ep%": "94.68", "wcre%": "200.00"}, "name": "mul8_028"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_056_pdk45.v"}, {"type": "C file", "file": "mul8_056.c"}], "references": [0], "params": {"mae%": "0.12", "area": "498.9", "mre%": "2.29", "delay": "1.69", "wce%": "0.83", "pwr": "0.272", "ep%": "94.68", "wcre%": "200.00"}, "name": "mul8_056"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_330_pdk45.v"}, {"type": "C file", "file": "mul8_330.c"}], "references": [0], "params": {"mae%": "0.12", "area": "490.9", "mre%": "2.23", "delay": "1.64", "wce%": "0.79", "pwr": "0.271", "ep%": "94.71", "wcre%": "125.00"}, "name": "mul8_330"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_381_pdk45.v"}, {"type": "C file", "file": "mul8_381.c"}], "references": [0], "params": {"mae%": "0.24", "area": "522.8", "mre%": "4.22", "delay": "1.18", "wce%": "1.15", "pwr": "0.271", "ep%": "97.48", "wcre%": "800.00"}, "name": "mul8_381"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_403_pdk45.v"}, {"type": "C file", "file": "mul8_403.c"}], "references": [0], "params": {"mae%": "0.16", "area": "501.7", "mre%": "2.54", "delay": "1.65", "wce%": "1.44", "pwr": "0.271", "ep%": "94.79", "wcre%": "200.00"}, "name": "mul8_403"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_444_pdk45.v"}, {"type": "C file", "file": "mul8_444.c"}], "references": [0], "params": {"mae%": "0.13", "area": "499.3", "mre%": "2.51", "delay": "1.64", "wce%": "0.83", "pwr": "0.267", "ep%": "95.80", "wcre%": "200.00"}, "name": "mul8_444"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_380_pdk45.v"}, {"type": "C file", "file": "mul8_380.c"}], "references": [0], "params": {"mae%": "0.13", "area": "494.2", "mre%": "2.51", "delay": "1.84", "wce%": "0.83", "pwr": "0.267", "ep%": "95.08", "wcre%": "100.00"}, "name": "mul8_380"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_183_pdk45.v"}, {"type": "C file", "file": "mul8_183.c"}], "references": [0], "params": {"mae%": "0.14", "area": "472.1", "mre%": "2.57", "delay": "1.64", "wce%": "1.05", "pwr": "0.267", "ep%": "97.16", "wcre%": "218.75"}, "name": "mul8_183"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_462_pdk45.v"}, {"type": "C file", "file": "mul8_462.c"}], "references": [0], "params": {"mae%": "0.16", "area": "525.6", "mre%": "2.74", "delay": "1.74", "wce%": "1.04", "pwr": "0.266", "ep%": "94.94", "wcre%": "100.00"}, "name": "mul8_462"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_179_pdk45.v"}, {"type": "C file", "file": "mul8_179.c"}], "references": [0], "params": {"mae%": "0.12", "area": "489.0", "mre%": "2.47", "delay": "1.79", "wce%": "0.82", "pwr": "0.265", "ep%": "96.00", "wcre%": "100.00"}, "name": "mul8_179"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_038_pdk45.v"}, {"type": "C file", "file": "mul8_038.c"}], "references": [0], "params": {"mae%": "0.17", "area": "488.1", "mre%": "2.83", "delay": "1.76", "wce%": "1.00", "pwr": "0.265", "ep%": "95.78", "wcre%": "100.00"}, "name": "mul8_038"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_319_pdk45.v"}, {"type": "C file", "file": "mul8_319.c"}], "references": [0], "params": {"mae%": "0.17", "area": "497.0", "mre%": "2.74", "delay": "1.64", "wce%": "1.44", "pwr": "0.264", "ep%": "94.82", "wcre%": "200.00"}, "name": "mul8_319"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_150_pdk45.v"}, {"type": "C file", "file": "mul8_150.c"}], "references": [0], "params": {"mae%": "0.13", "area": "485.3", "mre%": "2.44", "delay": "1.69", "wce%": "0.81", "pwr": "0.264", "ep%": "95.60", "wcre%": "100.00"}, "name": "mul8_150"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_133_pdk45.v"}, {"type": "C file", "file": "mul8_133.c"}], "references": [0], "params": {"mae%": "0.22", "area": "517.2", "mre%": "3.67", "delay": "1.50", "wce%": "1.50", "pwr": "0.264", "ep%": "97.66", "wcre%": "258.59"}, "name": "mul8_133"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_443_pdk45.v"}, {"type": "C file", "file": "mul8_443.c"}], "references": [0], "params": {"mae%": "0.13", "area": "482.0", "mre%": "2.55", "delay": "1.65", "wce%": "0.83", "pwr": "0.263", "ep%": "95.17", "wcre%": "100.00"}, "name": "mul8_443"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_458_pdk45.v"}, {"type": "C file", "file": "mul8_458.c"}], "references": [0], "params": {"mae%": "0.13", "area": "482.0", "mre%": "2.55", "delay": "1.65", "wce%": "0.83", "pwr": "0.263", "ep%": "95.17", "wcre%": "100.00"}, "name": "mul8_458"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_343_pdk45.v"}, {"type": "C file", "file": "mul8_343.c"}], "references": [0], "params": {"mae%": "0.15", "area": "471.6", "mre%": "2.95", "delay": "1.75", "wce%": "0.88", "pwr": "0.262", "ep%": "96.24", "wcre%": "100.00"}, "name": "mul8_343"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_216_pdk45.v"}, {"type": "C file", "file": "mul8_216.c"}], "references": [0], "params": {"mae%": "0.15", "area": "471.6", "mre%": "2.95", "delay": "1.75", "wce%": "0.88", "pwr": "0.262", "ep%": "96.24", "wcre%": "100.00"}, "name": "mul8_216"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_134_pdk45.v"}, {"type": "C file", "file": "mul8_134.c"}], "references": [0], "params": {"mae%": "0.13", "area": "482.0", "mre%": "2.55", "delay": "1.65", "wce%": "0.83", "pwr": "0.262", "ep%": "93.95", "wcre%": "100.00"}, "name": "mul8_134"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_417_pdk45.v"}, {"type": "C file", "file": "mul8_417.c"}], "references": [0], "params": {"mae%": "0.20", "area": "470.7", "mre%": "3.13", "delay": "1.61", "wce%": "1.35", "pwr": "0.261", "ep%": "97.24", "wcre%": "218.75"}, "name": "mul8_417"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_237_pdk45.v"}, {"type": "C file", "file": "mul8_237.c"}], "references": [0], "params": {"mae%": "0.16", "area": "476.3", "mre%": "3.19", "delay": "1.64", "wce%": "0.93", "pwr": "0.261", "ep%": "96.24", "wcre%": "166.67"}, "name": "mul8_237"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_252_pdk45.v"}, {"type": "C file", "file": "mul8_252.c"}], "references": [0], "params": {"mae%": "0.16", "area": "489.0", "mre%": "2.56", "delay": "1.65", "wce%": "1.17", "pwr": "0.260", "ep%": "94.83", "wcre%": "200.00"}, "name": "mul8_252"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_144_pdk45.v"}, {"type": "C file", "file": "mul8_144.c"}], "references": [0], "params": {"mae%": "0.13", "area": "475.4", "mre%": "2.86", "delay": "1.43", "wce%": "0.83", "pwr": "0.259", "ep%": "95.87", "wcre%": "300.00"}, "name": "mul8_144"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_295_pdk45.v"}, {"type": "C file", "file": "mul8_295.c"}], "references": [0], "params": {"mae%": "0.18", "area": "489.9", "mre%": "3.20", "delay": "1.57", "wce%": "1.07", "pwr": "0.259", "ep%": "96.37", "wcre%": "100.00"}, "name": "mul8_295"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_338_pdk45.v"}, {"type": "C file", "file": "mul8_338.c"}], "references": [0], "params": {"mae%": "0.17", "area": "490.9", "mre%": "3.07", "delay": "1.74", "wce%": "1.58", "pwr": "0.258", "ep%": "96.00", "wcre%": "300.00"}, "name": "mul8_338"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_079_pdk45.v"}, {"type": "C file", "file": "mul8_079.c"}], "references": [0], "params": {"mae%": "0.17", "area": "502.2", "mre%": "3.32", "delay": "1.51", "wce%": "0.90", "pwr": "0.258", "ep%": "97.58", "wcre%": "600.00"}, "name": "mul8_079"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_419_pdk45.v"}, {"type": "C file", "file": "mul8_419.c"}], "references": [0], "params": {"mae%": "0.14", "area": "481.5", "mre%": "2.73", "delay": "1.65", "wce%": "1.03", "pwr": "0.258", "ep%": "95.21", "wcre%": "100.00"}, "name": "mul8_419"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_406_pdk45.v"}, {"type": "C file", "file": "mul8_406.c"}], "references": [0], "params": {"mae%": "0.14", "area": "473.5", "mre%": "2.78", "delay": "1.42", "wce%": "0.81", "pwr": "0.258", "ep%": "95.95", "wcre%": "100.00"}, "name": "mul8_406"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_126_pdk45.v"}, {"type": "C file", "file": "mul8_126.c"}], "references": [0], "params": {"mae%": "0.14", "area": "473.5", "mre%": "2.78", "delay": "1.42", "wce%": "0.81", "pwr": "0.258", "ep%": "95.95", "wcre%": "100.00"}, "name": "mul8_126"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_472_pdk45.v"}, {"type": "C file", "file": "mul8_472.c"}], "references": [0], "params": {"mae%": "0.16", "area": "464.1", "mre%": "3.34", "delay": "1.51", "wce%": "1.22", "pwr": "0.256", "ep%": "96.94", "wcre%": "212.50"}, "name": "mul8_472"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_405_pdk45.v"}, {"type": "C file", "file": "mul8_405.c"}], "references": [0], "params": {"mae%": "0.16", "area": "484.8", "mre%": "2.91", "delay": "1.77", "wce%": "1.03", "pwr": "0.256", "ep%": "95.93", "wcre%": "166.67"}, "name": "mul8_405"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_481_pdk45.v"}, {"type": "C file", "file": "mul8_481.c"}], "references": [0], "params": {"mae%": "0.18", "area": "483.4", "mre%": "3.14", "delay": "1.61", "wce%": "1.10", "pwr": "0.255", "ep%": "95.94", "wcre%": "100.00"}, "name": "mul8_481"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_446_pdk45.v"}, {"type": "C file", "file": "mul8_446.c"}], "references": [0], "params": {"mae%": "0.16", "area": "475.9", "mre%": "2.93", "delay": "1.75", "wce%": "1.03", "pwr": "0.255", "ep%": "95.75", "wcre%": "166.67"}, "name": "mul8_446"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_497_pdk45.v"}, {"type": "C file", "file": "mul8_497.c"}], "references": [0], "params": {"mae%": "0.18", "area": "474.9", "mre%": "3.36", "delay": "1.85", "wce%": "1.12", "pwr": "0.255", "ep%": "96.42", "wcre%": "300.00"}, "name": "mul8_497"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_493_pdk45.v"}, {"type": "C file", "file": "mul8_493.c"}], "references": [0], "params": {"mae%": "0.27", "area": "458.5", "mre%": "4.26", "delay": "1.06", "wce%": "1.51", "pwr": "0.254", "ep%": "96.81", "wcre%": "100.00"}, "name": "mul8_493"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_296_pdk45.v"}, {"type": "C file", "file": "mul8_296.c"}], "references": [0], "params": {"mae%": "0.48", "area": "528.9", "mre%": "6.20", "delay": "0.89", "wce%": "2.04", "pwr": "0.254", "ep%": "97.11", "wcre%": "400.00"}, "name": "mul8_296"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_428_pdk45.v"}, {"type": "C file", "file": "mul8_428.c"}], "references": [0], "params": {"mae%": "0.15", "area": "481.5", "mre%": "2.91", "delay": "1.80", "wce%": "1.03", "pwr": "0.254", "ep%": "95.83", "wcre%": "166.67"}, "name": "mul8_428"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_306_pdk45.v"}, {"type": "C file", "file": "mul8_306.c"}], "references": [0], "params": {"mae%": "0.22", "area": "481.0", "mre%": "4.02", "delay": "1.07", "wce%": "1.03", "pwr": "0.253", "ep%": "97.56", "wcre%": "301.56"}, "name": "mul8_306"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_058_pdk45.v"}, {"type": "C file", "file": "mul8_058.c"}], "references": [0], "params": {"mae%": "0.47", "area": "570.7", "mre%": "6.19", "delay": "0.90", "wce%": "2.04", "pwr": "0.253", "ep%": "96.46", "wcre%": "200.00"}, "name": "mul8_058"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_255_pdk45.v"}, {"type": "C file", "file": "mul8_255.c"}], "references": [0], "params": {"mae%": "0.20", "area": "493.7", "mre%": "3.38", "delay": "1.53", "wce%": "1.18", "pwr": "0.253", "ep%": "96.69", "wcre%": "253.08"}, "name": "mul8_255"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_068_pdk45.v"}, {"type": "C file", "file": "mul8_068.c"}], "references": [0], "params": {"mae%": "0.18", "area": "474.5", "mre%": "3.13", "delay": "1.74", "wce%": "0.98", "pwr": "0.253", "ep%": "96.01", "wcre%": "700.00"}, "name": "mul8_068"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_294_pdk45.v"}, {"type": "C file", "file": "mul8_294.c"}], "references": [0], "params": {"mae%": "0.18", "area": "474.5", "mre%": "3.13", "delay": "1.74", "wce%": "0.98", "pwr": "0.253", "ep%": "96.01", "wcre%": "700.00"}, "name": "mul8_294"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_135_pdk45.v"}, {"type": "C file", "file": "mul8_135.c"}], "references": [0], "params": {"mae%": "0.22", "area": "473.5", "mre%": "4.02", "delay": "1.06", "wce%": "1.03", "pwr": "0.252", "ep%": "97.82", "wcre%": "301.56"}, "name": "mul8_135"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_033_pdk45.v"}, {"type": "C file", "file": "mul8_033.c"}], "references": [0], "params": {"mae%": "0.21", "area": "484.8", "mre%": "3.11", "delay": "1.64", "wce%": "1.25", "pwr": "0.251", "ep%": "95.86", "wcre%": "100.00"}, "name": "mul8_033"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_169_pdk45.v"}, {"type": "C file", "file": "mul8_169.c"}], "references": [0], "params": {"mae%": "0.16", "area": "459.9", "mre%": "2.90", "delay": "1.48", "wce%": "0.98", "pwr": "0.251", "ep%": "95.82", "wcre%": "166.67"}, "name": "mul8_169"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_283_pdk45.v"}, {"type": "C file", "file": "mul8_283.c"}], "references": [0], "params": {"mae%": "0.16", "area": "474.0", "mre%": "3.11", "delay": "1.80", "wce%": "0.90", "pwr": "0.251", "ep%": "96.50", "wcre%": "100.00"}, "name": "mul8_283"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_393_pdk45.v"}, {"type": "C file", "file": "mul8_393.c"}], "references": [0], "params": {"mae%": "0.16", "area": "474.0", "mre%": "3.11", "delay": "1.82", "wce%": "0.90", "pwr": "0.251", "ep%": "95.90", "wcre%": "100.00"}, "name": "mul8_393"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_140_pdk45.v"}, {"type": "C file", "file": "mul8_140.c"}], "references": [0], "params": {"mae%": "0.25", "area": "455.7", "mre%": "4.31", "delay": "1.08", "wce%": "1.31", "pwr": "0.250", "ep%": "97.61", "wcre%": "100.00"}, "name": "mul8_140"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_434_pdk45.v"}, {"type": "C file", "file": "mul8_434.c"}], "references": [0], "params": {"mae%": "0.18", "area": "456.2", "mre%": "3.15", "delay": "1.48", "wce%": "1.22", "pwr": "0.249", "ep%": "95.78", "wcre%": "100.00"}, "name": "mul8_434"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_217_pdk45.v"}, {"type": "C file", "file": "mul8_217.c"}], "references": [0], "params": {"mae%": "0.19", "area": "460.9", "mre%": "3.36", "delay": "1.58", "wce%": "1.22", "pwr": "0.249", "ep%": "96.11", "wcre%": "300.00"}, "name": "mul8_217"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_494_pdk45.v"}, {"type": "C file", "file": "mul8_494.c"}], "references": [0], "params": {"mae%": "0.20", "area": "475.9", "mre%": "3.49", "delay": "1.48", "wce%": "1.03", "pwr": "0.248", "ep%": "97.18", "wcre%": "100.00"}, "name": "mul8_494"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_082_pdk45.v"}, {"type": "C file", "file": "mul8_082.c"}], "references": [0], "params": {"mae%": "0.22", "area": "453.3", "mre%": "3.68", "delay": "1.51", "wce%": "1.38", "pwr": "0.246", "ep%": "97.11", "wcre%": "800.00"}, "name": "mul8_082"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_382_pdk45.v"}, {"type": "C file", "file": "mul8_382.c"}], "references": [0], "params": {"mae%": "0.20", "area": "467.4", "mre%": "3.46", "delay": "1.74", "wce%": "1.12", "pwr": "0.245", "ep%": "96.31", "wcre%": "700.00"}, "name": "mul8_382"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_209_pdk45.v"}, {"type": "C file", "file": "mul8_209.c"}], "references": [0], "params": {"mae%": "0.20", "area": "460.9", "mre%": "3.31", "delay": "1.60", "wce%": "1.16", "pwr": "0.245", "ep%": "95.88", "wcre%": "100.00"}, "name": "mul8_209"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_110_pdk45.v"}, {"type": "C file", "file": "mul8_110.c"}], "references": [0], "params": {"mae%": "0.29", "area": "448.7", "mre%": "4.65", "delay": "1.06", "wce%": "1.41", "pwr": "0.244", "ep%": "98.11", "wcre%": "101.56"}, "name": "mul8_110"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_465_pdk45.v"}, {"type": "C file", "file": "mul8_465.c"}], "references": [0], "params": {"mae%": "0.24", "area": "447.2", "mre%": "3.67", "delay": "1.51", "wce%": "2.00", "pwr": "0.244", "ep%": "96.11", "wcre%": "300.00"}, "name": "mul8_465"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_426_pdk45.v"}, {"type": "C file", "file": "mul8_426.c"}], "references": [0], "params": {"mae%": "0.27", "area": "481.0", "mre%": "4.02", "delay": "1.62", "wce%": "1.71", "pwr": "0.244", "ep%": "97.27", "wcre%": "100.00"}, "name": "mul8_426"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_401_pdk45.v"}, {"type": "C file", "file": "mul8_401.c"}], "references": [0], "params": {"mae%": "0.18", "area": "446.3", "mre%": "3.21", "delay": "1.61", "wce%": "1.22", "pwr": "0.243", "ep%": "96.26", "wcre%": "700.00"}, "name": "mul8_401"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_190_pdk45.v"}, {"type": "C file", "file": "mul8_190.c"}], "references": [0], "params": {"mae%": "0.20", "area": "452.9", "mre%": "3.36", "delay": "1.47", "wce%": "1.18", "pwr": "0.243", "ep%": "96.69", "wcre%": "100.00"}, "name": "mul8_190"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_245_pdk45.v"}, {"type": "C file", "file": "mul8_245.c"}], "references": [0], "params": {"mae%": "0.16", "area": "472.6", "mre%": "3.23", "delay": "1.43", "wce%": "1.02", "pwr": "0.243", "ep%": "97.48", "wcre%": "156.25"}, "name": "mul8_245"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_431_pdk45.v"}, {"type": "C file", "file": "mul8_431.c"}], "references": [0], "params": {"mae%": "0.22", "area": "453.3", "mre%": "3.83", "delay": "1.47", "wce%": "1.49", "pwr": "0.242", "ep%": "96.97", "wcre%": "237.50"}, "name": "mul8_431"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_416_pdk45.v"}, {"type": "C file", "file": "mul8_416.c"}], "references": [0], "params": {"mae%": "0.21", "area": "497.0", "mre%": "3.60", "delay": "1.88", "wce%": "1.57", "pwr": "0.242", "ep%": "97.83", "wcre%": "356.25"}, "name": "mul8_416"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_483_pdk45.v"}, {"type": "C file", "file": "mul8_483.c"}], "references": [0], "params": {"mae%": "0.23", "area": "439.3", "mre%": "3.61", "delay": "1.46", "wce%": "2.00", "pwr": "0.241", "ep%": "96.11", "wcre%": "300.00"}, "name": "mul8_483"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_173_pdk45.v"}, {"type": "C file", "file": "mul8_173.c"}], "references": [0], "params": {"mae%": "0.24", "area": "453.3", "mre%": "3.89", "delay": "1.47", "wce%": "1.57", "pwr": "0.241", "ep%": "97.11", "wcre%": "137.50"}, "name": "mul8_173"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_456_pdk45.v"}, {"type": "C file", "file": "mul8_456.c"}], "references": [0], "params": {"mae%": "0.23", "area": "479.6", "mre%": "3.81", "delay": "1.76", "wce%": "1.38", "pwr": "0.238", "ep%": "97.79", "wcre%": "356.25"}, "name": "mul8_456"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_040_pdk45.v"}, {"type": "C file", "file": "mul8_040.c"}], "references": [0], "params": {"mae%": "0.23", "area": "494.2", "mre%": "3.81", "delay": "1.80", "wce%": "1.57", "pwr": "0.235", "ep%": "97.72", "wcre%": "356.25"}, "name": "mul8_040"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_333_pdk45.v"}, {"type": "C file", "file": "mul8_333.c"}], "references": [0], "params": {"mae%": "0.20", "area": "480.6", "mre%": "3.51", "delay": "1.69", "wce%": "1.10", "pwr": "0.235", "ep%": "97.80", "wcre%": "148.48"}, "name": "mul8_333"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_447_pdk45.v"}, {"type": "C file", "file": "mul8_447.c"}], "references": [0], "params": {"mae%": "0.23", "area": "471.6", "mre%": "3.93", "delay": "1.65", "wce%": "1.28", "pwr": "0.234", "ep%": "97.82", "wcre%": "240.97"}, "name": "mul8_447"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_383_pdk45.v"}, {"type": "C file", "file": "mul8_383.c"}], "references": [0], "params": {"mae%": "0.26", "area": "456.2", "mre%": "4.46", "delay": "1.76", "wce%": "1.76", "pwr": "0.234", "ep%": "97.76", "wcre%": "106.25"}, "name": "mul8_383"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_304_pdk45.v"}, {"type": "C file", "file": "mul8_304.c"}], "references": [0], "params": {"mae%": "0.30", "area": "461.8", "mre%": "4.78", "delay": "1.48", "wce%": "1.72", "pwr": "0.234", "ep%": "97.82", "wcre%": "212.50"}, "name": "mul8_304"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_356_pdk45.v"}, {"type": "C file", "file": "mul8_356.c"}], "references": [0], "params": {"mae%": "0.26", "area": "490.9", "mre%": "4.94", "delay": "0.97", "wce%": "1.67", "pwr": "0.234", "ep%": "98.45", "wcre%": "200.00"}, "name": "mul8_356"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_085_pdk45.v"}, {"type": "C file", "file": "mul8_085.c"}], "references": [0], "params": {"mae%": "0.20", "area": "457.6", "mre%": "3.92", "delay": "1.66", "wce%": "1.02", "pwr": "0.234", "ep%": "97.89", "wcre%": "281.25"}, "name": "mul8_085"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_361_pdk45.v"}, {"type": "C file", "file": "mul8_361.c"}], "references": [0], "params": {"mae%": "0.21", "area": "467.4", "mre%": "4.21", "delay": "1.68", "wce%": "1.34", "pwr": "0.233", "ep%": "97.81", "wcre%": "106.25"}, "name": "mul8_361"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_063_pdk45.v"}, {"type": "C file", "file": "mul8_063.c"}], "references": [0], "params": {"mae%": "0.21", "area": "478.7", "mre%": "3.58", "delay": "1.68", "wce%": "1.10", "pwr": "0.232", "ep%": "97.22", "wcre%": "100.00"}, "name": "mul8_063"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_410_pdk45.v"}, {"type": "C file", "file": "mul8_410.c"}], "references": [0], "params": {"mae%": "0.29", "area": "478.7", "mre%": "4.60", "delay": "1.64", "wce%": "1.40", "pwr": "0.232", "ep%": "97.84", "wcre%": "100.00"}, "name": "mul8_410"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_155_pdk45.v"}, {"type": "C file", "file": "mul8_155.c"}], "references": [0], "params": {"mae%": "0.26", "area": "478.7", "mre%": "4.95", "delay": "0.92", "wce%": "1.67", "pwr": "0.231", "ep%": "98.45", "wcre%": "200.00"}, "name": "mul8_155"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_287_pdk45.v"}, {"type": "C file", "file": "mul8_287.c"}], "references": [0], "params": {"mae%": "0.26", "area": "470.7", "mre%": "4.94", "delay": "1.00", "wce%": "1.67", "pwr": "0.230", "ep%": "98.45", "wcre%": "200.00"}, "name": "mul8_287"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_120_pdk45.v"}, {"type": "C file", "file": "mul8_120.c"}], "references": [0], "params": {"mae%": "0.25", "area": "481.0", "mre%": "4.68", "delay": "0.96", "wce%": "1.69", "pwr": "0.230", "ep%": "98.48", "wcre%": "300.00"}, "name": "mul8_120"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_373_pdk45.v"}, {"type": "C file", "file": "mul8_373.c"}], "references": [0], "params": {"mae%": "0.25", "area": "480.1", "mre%": "4.20", "delay": "1.73", "wce%": "1.34", "pwr": "0.229", "ep%": "97.76", "wcre%": "165.17"}, "name": "mul8_373"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_371_pdk45.v"}, {"type": "C file", "file": "mul8_371.c"}], "references": [0], "params": {"mae%": "0.24", "area": "469.8", "mre%": "3.81", "delay": "1.68", "wce%": "1.57", "pwr": "0.229", "ep%": "97.87", "wcre%": "300.00"}, "name": "mul8_371"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_485_pdk45.v"}, {"type": "C file", "file": "mul8_485.c"}], "references": [0], "params": {"mae%": "0.31", "area": "459.4", "mre%": "4.17", "delay": "1.35", "wce%": "1.95", "pwr": "0.228", "ep%": "97.50", "wcre%": "100.00"}, "name": "mul8_485"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_478_pdk45.v"}, {"type": "C file", "file": "mul8_478.c"}], "references": [0], "params": {"mae%": "0.24", "area": "460.4", "mre%": "4.04", "delay": "1.72", "wce%": "1.58", "pwr": "0.228", "ep%": "97.68", "wcre%": "100.00"}, "name": "mul8_478"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_492_pdk45.v"}, {"type": "C file", "file": "mul8_492.c"}], "references": [0], "params": {"mae%": "0.24", "area": "460.4", "mre%": "4.04", "delay": "1.72", "wce%": "1.58", "pwr": "0.228", "ep%": "97.68", "wcre%": "100.00"}, "name": "mul8_492"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_332_pdk45.v"}, {"type": "C file", "file": "mul8_332.c"}], "references": [0], "params": {"mae%": "0.26", "area": "467.0", "mre%": "4.12", "delay": "1.67", "wce%": "1.57", "pwr": "0.226", "ep%": "97.85", "wcre%": "300.00"}, "name": "mul8_332"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_203_pdk45.v"}, {"type": "C file", "file": "mul8_203.c"}], "references": [0], "params": {"mae%": "0.23", "area": "426.6", "mre%": "4.22", "delay": "1.61", "wce%": "1.47", "pwr": "0.226", "ep%": "97.88", "wcre%": "106.25"}, "name": "mul8_203"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_274_pdk45.v"}, {"type": "C file", "file": "mul8_274.c"}], "references": [0], "params": {"mae%": "0.23", "area": "426.6", "mre%": "4.22", "delay": "1.61", "wce%": "1.47", "pwr": "0.226", "ep%": "97.88", "wcre%": "106.25"}, "name": "mul8_274"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_388_pdk45.v"}, {"type": "C file", "file": "mul8_388.c"}], "references": [0], "params": {"mae%": "0.32", "area": "434.1", "mre%": "5.04", "delay": "1.48", "wce%": "2.42", "pwr": "0.226", "ep%": "98.26", "wcre%": "203.12"}, "name": "mul8_388"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_036_pdk45.v"}, {"type": "C file", "file": "mul8_036.c"}], "references": [0], "params": {"mae%": "0.24", "area": "439.7", "mre%": "4.75", "delay": "0.95", "wce%": "1.34", "pwr": "0.225", "ep%": "98.49", "wcre%": "200.00"}, "name": "mul8_036"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_158_pdk45.v"}, {"type": "C file", "file": "mul8_158.c"}], "references": [0], "params": {"mae%": "0.27", "area": "457.6", "mre%": "4.95", "delay": "0.99", "wce%": "1.85", "pwr": "0.225", "ep%": "98.45", "wcre%": "200.00"}, "name": "mul8_158"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_199_pdk45.v"}, {"type": "C file", "file": "mul8_199.c"}], "references": [0], "params": {"mae%": "0.24", "area": "475.9", "mre%": "3.99", "delay": "1.66", "wce%": "1.33", "pwr": "0.224", "ep%": "97.74", "wcre%": "100.00"}, "name": "mul8_199"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_257_pdk45.v"}, {"type": "C file", "file": "mul8_257.c"}], "references": [0], "params": {"mae%": "0.25", "area": "471.2", "mre%": "4.68", "delay": "0.96", "wce%": "1.69", "pwr": "0.224", "ep%": "98.47", "wcre%": "300.00"}, "name": "mul8_257"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_291_pdk45.v"}, {"type": "C file", "file": "mul8_291.c"}], "references": [0], "params": {"mae%": "0.23", "area": "426.1", "mre%": "4.29", "delay": "1.65", "wce%": "1.73", "pwr": "0.224", "ep%": "97.56", "wcre%": "106.25"}, "name": "mul8_291"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_324_pdk45.v"}, {"type": "C file", "file": "mul8_324.c"}], "references": [0], "params": {"mae%": "0.23", "area": "437.4", "mre%": "3.81", "delay": "1.64", "wce%": "1.33", "pwr": "0.224", "ep%": "97.53", "wcre%": "100.00"}, "name": "mul8_324"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_176_pdk45.v"}, {"type": "C file", "file": "mul8_176.c"}], "references": [0], "params": {"mae%": "0.23", "area": "437.4", "mre%": "3.81", "delay": "1.64", "wce%": "1.33", "pwr": "0.224", "ep%": "97.53", "wcre%": "100.00"}, "name": "mul8_176"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_271_pdk45.v"}, {"type": "C file", "file": "mul8_271.c"}], "references": [0], "params": {"mae%": "0.28", "area": "457.6", "mre%": "4.90", "delay": "1.59", "wce%": "1.67", "pwr": "0.223", "ep%": "98.04", "wcre%": "100.00"}, "name": "mul8_271"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_214_pdk45.v"}, {"type": "C file", "file": "mul8_214.c"}], "references": [0], "params": {"mae%": "0.24", "area": "435.5", "mre%": "4.76", "delay": "0.95", "wce%": "1.34", "pwr": "0.223", "ep%": "98.48", "wcre%": "200.00"}, "name": "mul8_214"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_146_pdk45.v"}, {"type": "C file", "file": "mul8_146.c"}], "references": [0], "params": {"mae%": "0.27", "area": "464.6", "mre%": "5.29", "delay": "0.95", "wce%": "1.44", "pwr": "0.223", "ep%": "98.54", "wcre%": "300.00"}, "name": "mul8_146"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_014_pdk45.v"}, {"type": "C file", "file": "mul8_014.c"}], "references": [0], "params": {"mae%": "0.25", "area": "446.8", "mre%": "3.98", "delay": "1.59", "wce%": "1.31", "pwr": "0.221", "ep%": "97.84", "wcre%": "100.00"}, "name": "mul8_014"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_310_pdk45.v"}, {"type": "C file", "file": "mul8_310.c"}], "references": [0], "params": {"mae%": "0.25", "area": "426.6", "mre%": "4.09", "delay": "1.59", "wce%": "1.58", "pwr": "0.221", "ep%": "97.64", "wcre%": "100.00"}, "name": "mul8_310"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_292_pdk45.v"}, {"type": "C file", "file": "mul8_292.c"}], "references": [0], "params": {"mae%": "0.25", "area": "426.6", "mre%": "4.09", "delay": "1.59", "wce%": "1.58", "pwr": "0.221", "ep%": "97.64", "wcre%": "100.00"}, "name": "mul8_292"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_259_pdk45.v"}, {"type": "C file", "file": "mul8_259.c"}], "references": [0], "params": {"mae%": "0.27", "area": "462.7", "mre%": "5.30", "delay": "1.04", "wce%": "1.44", "pwr": "0.221", "ep%": "98.53", "wcre%": "300.00"}, "name": "mul8_259"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_221_pdk45.v"}, {"type": "C file", "file": "mul8_221.c"}], "references": [0], "params": {"mae%": "0.27", "area": "460.9", "mre%": "4.88", "delay": "0.99", "wce%": "1.63", "pwr": "0.220", "ep%": "98.33", "wcre%": "300.00"}, "name": "mul8_221"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_102_pdk45.v"}, {"type": "C file", "file": "mul8_102.c"}], "references": [0], "params": {"mae%": "0.27", "area": "446.8", "mre%": "5.45", "delay": "0.96", "wce%": "1.47", "pwr": "0.220", "ep%": "98.77", "wcre%": "300.00"}, "name": "mul8_102"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_194_pdk45.v"}, {"type": "C file", "file": "mul8_194.c"}], "references": [0], "params": {"mae%": "0.27", "area": "451.9", "mre%": "4.08", "delay": "1.37", "wce%": "1.38", "pwr": "0.218", "ep%": "98.14", "wcre%": "300.00"}, "name": "mul8_194"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_425_pdk45.v"}, {"type": "C file", "file": "mul8_425.c"}], "references": [0], "params": {"mae%": "0.23", "area": "427.1", "mre%": "4.22", "delay": "1.66", "wce%": "1.45", "pwr": "0.218", "ep%": "97.88", "wcre%": "106.25"}, "name": "mul8_425"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_054_pdk45.v"}, {"type": "C file", "file": "mul8_054.c"}], "references": [0], "params": {"mae%": "0.23", "area": "412.0", "mre%": "4.49", "delay": "1.51", "wce%": "1.64", "pwr": "0.217", "ep%": "97.83", "wcre%": "203.12"}, "name": "mul8_054"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_315_pdk45.v"}, {"type": "C file", "file": "mul8_315.c"}], "references": [0], "params": {"mae%": "0.27", "area": "427.1", "mre%": "5.26", "delay": "0.91", "wce%": "1.45", "pwr": "0.217", "ep%": "98.60", "wcre%": "966.67"}, "name": "mul8_315"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_374_pdk45.v"}, {"type": "C file", "file": "mul8_374.c"}], "references": [0], "params": {"mae%": "0.23", "area": "409.7", "mre%": "4.33", "delay": "1.67", "wce%": "1.73", "pwr": "0.217", "ep%": "97.63", "wcre%": "106.25"}, "name": "mul8_374"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_269_pdk45.v"}, {"type": "C file", "file": "mul8_269.c"}], "references": [0], "params": {"mae%": "0.33", "area": "450.5", "mre%": "5.29", "delay": "1.59", "wce%": "2.06", "pwr": "0.217", "ep%": "97.94", "wcre%": "100.00"}, "name": "mul8_269"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_233_pdk45.v"}, {"type": "C file", "file": "mul8_233.c"}], "references": [0], "params": {"mae%": "0.28", "area": "404.5", "mre%": "4.61", "delay": "1.64", "wce%": "2.51", "pwr": "0.216", "ep%": "97.58", "wcre%": "106.25"}, "name": "mul8_233"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_124_pdk45.v"}, {"type": "C file", "file": "mul8_124.c"}], "references": [0], "params": {"mae%": "0.24", "area": "428.5", "mre%": "4.32", "delay": "1.69", "wce%": "1.68", "pwr": "0.216", "ep%": "97.87", "wcre%": "106.25"}, "name": "mul8_124"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_048_pdk45.v"}, {"type": "C file", "file": "mul8_048.c"}], "references": [0], "params": {"mae%": "0.23", "area": "405.9", "mre%": "4.31", "delay": "1.57", "wce%": "1.45", "pwr": "0.214", "ep%": "97.81", "wcre%": "106.25"}, "name": "mul8_048"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_377_pdk45.v"}, {"type": "C file", "file": "mul8_377.c"}], "references": [0], "params": {"mae%": "0.34", "area": "421.4", "mre%": "5.01", "delay": "1.54", "wce%": "2.23", "pwr": "0.213", "ep%": "97.89", "wcre%": "106.25"}, "name": "mul8_377"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_427_pdk45.v"}, {"type": "C file", "file": "mul8_427.c"}], "references": [0], "params": {"mae%": "0.26", "area": "420.0", "mre%": "4.73", "delay": "0.93", "wce%": "1.67", "pwr": "0.212", "ep%": "98.28", "wcre%": "200.00"}, "name": "mul8_427"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_243_pdk45.v"}, {"type": "C file", "file": "mul8_243.c"}], "references": [0], "params": {"mae%": "0.28", "area": "434.1", "mre%": "5.09", "delay": "1.50", "wce%": "1.61", "pwr": "0.212", "ep%": "97.69", "wcre%": "103.12"}, "name": "mul8_243"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_385_pdk45.v"}, {"type": "C file", "file": "mul8_385.c"}], "references": [0], "params": {"mae%": "0.28", "area": "416.3", "mre%": "5.07", "delay": "0.91", "wce%": "1.63", "pwr": "0.211", "ep%": "98.36", "wcre%": "300.00"}, "name": "mul8_385"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_499_pdk45.v"}, {"type": "C file", "file": "mul8_499.c"}], "references": [0], "params": {"mae%": "0.27", "area": "409.7", "mre%": "5.34", "delay": "0.94", "wce%": "1.45", "pwr": "0.210", "ep%": "98.39", "wcre%": "300.00"}, "name": "mul8_499"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_396_pdk45.v"}, {"type": "C file", "file": "mul8_396.c"}], "references": [0], "params": {"mae%": "0.28", "area": "431.8", "mre%": "5.09", "delay": "1.50", "wce%": "1.60", "pwr": "0.210", "ep%": "97.69", "wcre%": "103.12"}, "name": "mul8_396"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_045_pdk45.v"}, {"type": "C file", "file": "mul8_045.c"}], "references": [0], "params": {"mae%": "0.25", "area": "416.7", "mre%": "4.68", "delay": "0.97", "wce%": "1.58", "pwr": "0.209", "ep%": "98.28", "wcre%": "200.00"}, "name": "mul8_045"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_215_pdk45.v"}, {"type": "C file", "file": "mul8_215.c"}], "references": [0], "params": {"mae%": "0.45", "area": "422.4", "mre%": "6.92", "delay": "0.97", "wce%": "2.19", "pwr": "0.209", "ep%": "98.64", "wcre%": "220.00"}, "name": "mul8_215"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_043_pdk45.v"}, {"type": "C file", "file": "mul8_043.c"}], "references": [0], "params": {"mae%": "0.26", "area": "416.3", "mre%": "4.74", "delay": "0.96", "wce%": "1.67", "pwr": "0.209", "ep%": "98.28", "wcre%": "200.00"}, "name": "mul8_043"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_386_pdk45.v"}, {"type": "C file", "file": "mul8_386.c"}], "references": [0], "params": {"mae%": "0.27", "area": "417.2", "mre%": "5.07", "delay": "1.03", "wce%": "1.57", "pwr": "0.209", "ep%": "98.50", "wcre%": "200.00"}, "name": "mul8_386"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_236_pdk45.v"}, {"type": "C file", "file": "mul8_236.c"}], "references": [0], "params": {"mae%": "0.50", "area": "444.0", "mre%": "7.06", "delay": "0.85", "wce%": "3.08", "pwr": "0.208", "ep%": "98.49", "wcre%": "200.00"}, "name": "mul8_236"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_471_pdk45.v"}, {"type": "C file", "file": "mul8_471.c"}], "references": [0], "params": {"mae%": "0.28", "area": "418.1", "mre%": "5.43", "delay": "0.97", "wce%": "1.49", "pwr": "0.208", "ep%": "98.53", "wcre%": "966.67"}, "name": "mul8_471"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_202_pdk45.v"}, {"type": "C file", "file": "mul8_202.c"}], "references": [0], "params": {"mae%": "0.24", "area": "409.2", "mre%": "4.40", "delay": "1.45", "wce%": "1.56", "pwr": "0.207", "ep%": "97.80", "wcre%": "106.25"}, "name": "mul8_202"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_212_pdk45.v"}, {"type": "C file", "file": "mul8_212.c"}], "references": [0], "params": {"mae%": "0.24", "area": "409.2", "mre%": "4.40", "delay": "1.45", "wce%": "1.56", "pwr": "0.207", "ep%": "97.80", "wcre%": "106.25"}, "name": "mul8_212"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_129_pdk45.v"}, {"type": "C file", "file": "mul8_129.c"}], "references": [0], "params": {"mae%": "0.24", "area": "409.2", "mre%": "4.40", "delay": "1.45", "wce%": "1.56", "pwr": "0.207", "ep%": "97.81", "wcre%": "106.25"}, "name": "mul8_129"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_369_pdk45.v"}, {"type": "C file", "file": "mul8_369.c"}], "references": [0], "params": {"mae%": "0.27", "area": "407.8", "mre%": "5.07", "delay": "0.93", "wce%": "1.57", "pwr": "0.207", "ep%": "98.50", "wcre%": "200.00"}, "name": "mul8_369"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_353_pdk45.v"}, {"type": "C file", "file": "mul8_353.c"}], "references": [0], "params": {"mae%": "0.51", "area": "431.8", "mre%": "7.10", "delay": "0.85", "wce%": "3.35", "pwr": "0.206", "ep%": "98.47", "wcre%": "200.00"}, "name": "mul8_353"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_329_pdk45.v"}, {"type": "C file", "file": "mul8_329.c"}], "references": [0], "params": {"mae%": "0.24", "area": "422.8", "mre%": "4.68", "delay": "1.31", "wce%": "1.33", "pwr": "0.205", "ep%": "97.79", "wcre%": "100.00"}, "name": "mul8_329"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_275_pdk45.v"}, {"type": "C file", "file": "mul8_275.c"}], "references": [0], "params": {"mae%": "0.24", "area": "422.8", "mre%": "4.68", "delay": "1.31", "wce%": "1.33", "pwr": "0.205", "ep%": "97.79", "wcre%": "100.00"}, "name": "mul8_275"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_188_pdk45.v"}, {"type": "C file", "file": "mul8_188.c"}], "references": [0], "params": {"mae%": "0.35", "area": "401.3", "mre%": "5.36", "delay": "1.82", "wce%": "1.99", "pwr": "0.204", "ep%": "97.83", "wcre%": "433.33"}, "name": "mul8_188"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_172_pdk45.v"}, {"type": "C file", "file": "mul8_172.c"}], "references": [0], "params": {"mae%": "0.48", "area": "411.1", "mre%": "7.10", "delay": "0.95", "wce%": "2.46", "pwr": "0.204", "ep%": "98.72", "wcre%": "100.00"}, "name": "mul8_172"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_367_pdk45.v"}, {"type": "C file", "file": "mul8_367.c"}], "references": [0], "params": {"mae%": "0.24", "area": "404.5", "mre%": "4.69", "delay": "1.31", "wce%": "1.33", "pwr": "0.204", "ep%": "97.78", "wcre%": "100.00"}, "name": "mul8_367"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_149_pdk45.v"}, {"type": "C file", "file": "mul8_149.c"}], "references": [0], "params": {"mae%": "0.28", "area": "388.1", "mre%": "5.02", "delay": "0.93", "wce%": "2.03", "pwr": "0.204", "ep%": "98.50", "wcre%": "100.00"}, "name": "mul8_149"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_412_pdk45.v"}, {"type": "C file", "file": "mul8_412.c"}], "references": [0], "params": {"mae%": "0.37", "area": "401.3", "mre%": "5.55", "delay": "1.82", "wce%": "2.04", "pwr": "0.203", "ep%": "97.80", "wcre%": "433.33"}, "name": "mul8_412"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_219_pdk45.v"}, {"type": "C file", "file": "mul8_219.c"}], "references": [0], "params": {"mae%": "0.48", "area": "417.7", "mre%": "6.99", "delay": "0.96", "wce%": "2.35", "pwr": "0.203", "ep%": "98.75", "wcre%": "100.00"}, "name": "mul8_219"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_482_pdk45.v"}, {"type": "C file", "file": "mul8_482.c"}], "references": [0], "params": {"mae%": "0.35", "area": "402.2", "mre%": "5.46", "delay": "1.82", "wce%": "1.99", "pwr": "0.202", "ep%": "97.80", "wcre%": "433.33"}, "name": "mul8_482"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_099_pdk45.v"}, {"type": "C file", "file": "mul8_099.c"}], "references": [0], "params": {"mae%": "0.30", "area": "382.5", "mre%": "5.94", "delay": "0.95", "wce%": "1.65", "pwr": "0.202", "ep%": "98.77", "wcre%": "150.00"}, "name": "mul8_099"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_112_pdk45.v"}, {"type": "C file", "file": "mul8_112.c"}], "references": [0], "params": {"mae%": "0.27", "area": "413.5", "mre%": "4.90", "delay": "1.32", "wce%": "1.54", "pwr": "0.202", "ep%": "97.78", "wcre%": "103.12"}, "name": "mul8_112"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_270_pdk45.v"}, {"type": "C file", "file": "mul8_270.c"}], "references": [0], "params": {"mae%": "0.27", "area": "413.5", "mre%": "4.90", "delay": "1.32", "wce%": "1.54", "pwr": "0.202", "ep%": "97.78", "wcre%": "103.12"}, "name": "mul8_270"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_439_pdk45.v"}, {"type": "C file", "file": "mul8_439.c"}], "references": [0], "params": {"mae%": "0.31", "area": "411.6", "mre%": "5.01", "delay": "1.31", "wce%": "1.84", "pwr": "0.201", "ep%": "97.81", "wcre%": "100.00"}, "name": "mul8_439"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_201_pdk45.v"}, {"type": "C file", "file": "mul8_201.c"}], "references": [0], "params": {"mae%": "0.50", "area": "394.2", "mre%": "6.75", "delay": "0.84", "wce%": "3.35", "pwr": "0.200", "ep%": "98.48", "wcre%": "700.00"}, "name": "mul8_201"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_441_pdk45.v"}, {"type": "C file", "file": "mul8_441.c"}], "references": [0], "params": {"mae%": "0.28", "area": "394.2", "mre%": "5.01", "delay": "1.34", "wce%": "1.60", "pwr": "0.200", "ep%": "97.70", "wcre%": "103.12"}, "name": "mul8_441"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_049_pdk45.v"}, {"type": "C file", "file": "mul8_049.c"}], "references": [0], "params": {"mae%": "0.47", "area": "387.2", "mre%": "7.03", "delay": "0.90", "wce%": "2.38", "pwr": "0.199", "ep%": "98.75", "wcre%": "100.00"}, "name": "mul8_049"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_046_pdk45.v"}, {"type": "C file", "file": "mul8_046.c"}], "references": [0], "params": {"mae%": "0.26", "area": "397.5", "mre%": "4.58", "delay": "1.52", "wce%": "1.46", "pwr": "0.198", "ep%": "97.65", "wcre%": "106.25"}, "name": "mul8_046"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_242_pdk45.v"}, {"type": "C file", "file": "mul8_242.c"}], "references": [0], "params": {"mae%": "0.37", "area": "375.4", "mre%": "5.18", "delay": "1.34", "wce%": "2.53", "pwr": "0.197", "ep%": "98.00", "wcre%": "106.25"}, "name": "mul8_242"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_163_pdk45.v"}, {"type": "C file", "file": "mul8_163.c"}], "references": [0], "params": {"mae%": "0.40", "area": "412.0", "mre%": "5.52", "delay": "1.44", "wce%": "2.40", "pwr": "0.195", "ep%": "98.28", "wcre%": "433.33"}, "name": "mul8_163"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_345_pdk45.v"}, {"type": "C file", "file": "mul8_345.c"}], "references": [0], "params": {"mae%": "0.30", "area": "387.6", "mre%": "5.21", "delay": "1.53", "wce%": "1.97", "pwr": "0.193", "ep%": "98.27", "wcre%": "200.00"}, "name": "mul8_345"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_191_pdk45.v"}, {"type": "C file", "file": "mul8_191.c"}], "references": [0], "params": {"mae%": "0.38", "area": "399.4", "mre%": "5.74", "delay": "1.45", "wce%": "2.51", "pwr": "0.193", "ep%": "98.41", "wcre%": "126.56"}, "name": "mul8_191"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_246_pdk45.v"}, {"type": "C file", "file": "mul8_246.c"}], "references": [0], "params": {"mae%": "0.41", "area": "408.3", "mre%": "5.75", "delay": "1.42", "wce%": "2.35", "pwr": "0.193", "ep%": "98.28", "wcre%": "450.00"}, "name": "mul8_246"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_222_pdk45.v"}, {"type": "C file", "file": "mul8_222.c"}], "references": [0], "params": {"mae%": "0.52", "area": "383.4", "mre%": "7.16", "delay": "0.84", "wce%": "2.96", "pwr": "0.191", "ep%": "98.67", "wcre%": "200.00"}, "name": "mul8_222"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_047_pdk45.v"}, {"type": "C file", "file": "mul8_047.c"}], "references": [0], "params": {"mae%": "0.29", "area": "379.2", "mre%": "5.30", "delay": "1.31", "wce%": "1.56", "pwr": "0.190", "ep%": "97.86", "wcre%": "103.12"}, "name": "mul8_047"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_475_pdk45.v"}, {"type": "C file", "file": "mul8_475.c"}], "references": [0], "params": {"mae%": "0.36", "area": "354.8", "mre%": "6.48", "delay": "0.95", "wce%": "1.97", "pwr": "0.189", "ep%": "98.80", "wcre%": "200.00"}, "name": "mul8_475"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_175_pdk45.v"}, {"type": "C file", "file": "mul8_175.c"}], "references": [0], "params": {"mae%": "0.40", "area": "401.3", "mre%": "5.68", "delay": "1.48", "wce%": "2.40", "pwr": "0.189", "ep%": "98.29", "wcre%": "106.25"}, "name": "mul8_175"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_389_pdk45.v"}, {"type": "C file", "file": "mul8_389.c"}], "references": [0], "params": {"mae%": "0.35", "area": "391.4", "mre%": "5.43", "delay": "1.45", "wce%": "2.51", "pwr": "0.189", "ep%": "98.22", "wcre%": "151.56"}, "name": "mul8_389"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_273_pdk45.v"}, {"type": "C file", "file": "mul8_273.c"}], "references": [0], "params": {"mae%": "0.28", "area": "366.1", "mre%": "5.20", "delay": "1.31", "wce%": "1.54", "pwr": "0.189", "ep%": "97.79", "wcre%": "103.12"}, "name": "mul8_273"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_288_pdk45.v"}, {"type": "C file", "file": "mul8_288.c"}], "references": [0], "params": {"mae%": "0.35", "area": "385.8", "mre%": "5.43", "delay": "1.43", "wce%": "2.51", "pwr": "0.188", "ep%": "98.21", "wcre%": "151.56"}, "name": "mul8_288"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_022_pdk45.v"}, {"type": "C file", "file": "mul8_022.c"}], "references": [0], "params": {"mae%": "0.36", "area": "373.6", "mre%": "5.88", "delay": "1.33", "wce%": "2.44", "pwr": "0.188", "ep%": "98.24", "wcre%": "100.00"}, "name": "mul8_022"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_423_pdk45.v"}, {"type": "C file", "file": "mul8_423.c"}], "references": [0], "params": {"mae%": "0.39", "area": "388.6", "mre%": "5.73", "delay": "1.24", "wce%": "1.91", "pwr": "0.188", "ep%": "97.85", "wcre%": "100.00"}, "name": "mul8_423"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_184_pdk45.v"}, {"type": "C file", "file": "mul8_184.c"}], "references": [0], "params": {"mae%": "0.52", "area": "366.5", "mre%": "7.33", "delay": "0.87", "wce%": "2.94", "pwr": "0.187", "ep%": "98.60", "wcre%": "200.00"}, "name": "mul8_184"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_334_pdk45.v"}, {"type": "C file", "file": "mul8_334.c"}], "references": [0], "params": {"mae%": "0.37", "area": "363.2", "mre%": "5.40", "delay": "1.33", "wce%": "2.55", "pwr": "0.186", "ep%": "98.17", "wcre%": "100.00"}, "name": "mul8_334"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_002_pdk45.v"}, {"type": "C file", "file": "mul8_002.c"}], "references": [0], "params": {"mae%": "0.50", "area": "391.4", "mre%": "6.75", "delay": "0.84", "wce%": "3.35", "pwr": "0.186", "ep%": "98.48", "wcre%": "700.00"}, "name": "mul8_002"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_001_pdk45.v"}, {"type": "C file", "file": "mul8_001.c"}], "references": [0], "params": {"mae%": "0.37", "area": "357.1", "mre%": "5.40", "delay": "1.34", "wce%": "2.55", "pwr": "0.186", "ep%": "98.17", "wcre%": "100.00"}, "name": "mul8_001"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_225_pdk45.v"}, {"type": "C file", "file": "mul8_225.c"}], "references": [0], "params": {"mae%": "0.41", "area": "384.4", "mre%": "5.92", "delay": "1.50", "wce%": "2.51", "pwr": "0.186", "ep%": "98.43", "wcre%": "100.00"}, "name": "mul8_225"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_247_pdk45.v"}, {"type": "C file", "file": "mul8_247.c"}], "references": [0], "params": {"mae%": "0.40", "area": "387.6", "mre%": "5.79", "delay": "1.50", "wce%": "2.51", "pwr": "0.185", "ep%": "98.24", "wcre%": "100.00"}, "name": "mul8_247"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_370_pdk45.v"}, {"type": "C file", "file": "mul8_370.c"}], "references": [0], "params": {"mae%": "0.35", "area": "372.6", "mre%": "5.33", "delay": "1.46", "wce%": "2.11", "pwr": "0.184", "ep%": "97.66", "wcre%": "103.12"}, "name": "mul8_370"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_486_pdk45.v"}, {"type": "C file", "file": "mul8_486.c"}], "references": [0], "params": {"mae%": "0.39", "area": "383.4", "mre%": "5.75", "delay": "1.43", "wce%": "2.51", "pwr": "0.184", "ep%": "98.22", "wcre%": "125.00"}, "name": "mul8_486"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_290_pdk45.v"}, {"type": "C file", "file": "mul8_290.c"}], "references": [0], "params": {"mae%": "0.36", "area": "373.1", "mre%": "5.35", "delay": "1.44", "wce%": "2.11", "pwr": "0.184", "ep%": "97.69", "wcre%": "103.12"}, "name": "mul8_290"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_372_pdk45.v"}, {"type": "C file", "file": "mul8_372.c"}], "references": [0], "params": {"mae%": "0.39", "area": "398.9", "mre%": "5.87", "delay": "1.31", "wce%": "2.60", "pwr": "0.184", "ep%": "98.11", "wcre%": "100.00"}, "name": "mul8_372"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_258_pdk45.v"}, {"type": "C file", "file": "mul8_258.c"}], "references": [0], "params": {"mae%": "0.36", "area": "366.1", "mre%": "5.51", "delay": "1.37", "wce%": "2.16", "pwr": "0.183", "ep%": "97.73", "wcre%": "103.12"}, "name": "mul8_258"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_187_pdk45.v"}, {"type": "C file", "file": "mul8_187.c"}], "references": [0], "params": {"mae%": "0.36", "area": "366.1", "mre%": "5.51", "delay": "1.37", "wce%": "2.16", "pwr": "0.183", "ep%": "97.73", "wcre%": "103.12"}, "name": "mul8_187"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_069_pdk45.v"}, {"type": "C file", "file": "mul8_069.c"}], "references": [0], "params": {"mae%": "0.41", "area": "375.0", "mre%": "6.34", "delay": "1.44", "wce%": "2.51", "pwr": "0.183", "ep%": "98.22", "wcre%": "600.00"}, "name": "mul8_069"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_066_pdk45.v"}, {"type": "C file", "file": "mul8_066.c"}], "references": [0], "params": {"mae%": "0.54", "area": "364.6", "mre%": "7.25", "delay": "0.84", "wce%": "3.74", "pwr": "0.182", "ep%": "98.67", "wcre%": "300.00"}, "name": "mul8_066"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_335_pdk45.v"}, {"type": "C file", "file": "mul8_335.c"}], "references": [0], "params": {"mae%": "0.54", "area": "364.6", "mre%": "7.25", "delay": "0.83", "wce%": "3.74", "pwr": "0.182", "ep%": "98.64", "wcre%": "300.00"}, "name": "mul8_335"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_260_pdk45.v"}, {"type": "C file", "file": "mul8_260.c"}], "references": [0], "params": {"mae%": "0.52", "area": "376.8", "mre%": "7.07", "delay": "0.84", "wce%": "3.47", "pwr": "0.181", "ep%": "98.52", "wcre%": "200.00"}, "name": "mul8_260"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_355_pdk45.v"}, {"type": "C file", "file": "mul8_355.c"}], "references": [0], "params": {"mae%": "0.52", "area": "376.8", "mre%": "7.07", "delay": "0.84", "wce%": "3.47", "pwr": "0.181", "ep%": "98.52", "wcre%": "200.00"}, "name": "mul8_355"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_308_pdk45.v"}, {"type": "C file", "file": "mul8_308.c"}], "references": [0], "params": {"mae%": "0.48", "area": "391.4", "mre%": "6.40", "delay": "1.24", "wce%": "2.56", "pwr": "0.178", "ep%": "98.20", "wcre%": "166.67"}, "name": "mul8_308"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_435_pdk45.v"}, {"type": "C file", "file": "mul8_435.c"}], "references": [0], "params": {"mae%": "0.44", "area": "385.8", "mre%": "6.14", "delay": "1.25", "wce%": "2.99", "pwr": "0.178", "ep%": "98.26", "wcre%": "100.00"}, "name": "mul8_435"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_064_pdk45.v"}, {"type": "C file", "file": "mul8_064.c"}], "references": [0], "params": {"mae%": "0.42", "area": "382.5", "mre%": "5.93", "delay": "1.26", "wce%": "2.94", "pwr": "0.178", "ep%": "98.11", "wcre%": "100.00"}, "name": "mul8_064"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_352_pdk45.v"}, {"type": "C file", "file": "mul8_352.c"}], "references": [0], "params": {"mae%": "0.51", "area": "382.9", "mre%": "6.58", "delay": "1.33", "wce%": "2.69", "pwr": "0.178", "ep%": "98.25", "wcre%": "166.67"}, "name": "mul8_352"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_495_pdk45.v"}, {"type": "C file", "file": "mul8_495.c"}], "references": [0], "params": {"mae%": "0.39", "area": "367.0", "mre%": "6.18", "delay": "1.27", "wce%": "2.55", "pwr": "0.176", "ep%": "98.11", "wcre%": "700.00"}, "name": "mul8_495"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_077_pdk45.v"}, {"type": "C file", "file": "mul8_077.c"}], "references": [0], "params": {"mae%": "0.44", "area": "389.0", "mre%": "6.23", "delay": "1.30", "wce%": "2.99", "pwr": "0.175", "ep%": "98.10", "wcre%": "102.34"}, "name": "mul8_077"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_464_pdk45.v"}, {"type": "C file", "file": "mul8_464.c"}], "references": [0], "params": {"mae%": "0.45", "area": "354.3", "mre%": "6.14", "delay": "1.25", "wce%": "2.99", "pwr": "0.173", "ep%": "98.11", "wcre%": "100.00"}, "name": "mul8_464"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_074_pdk45.v"}, {"type": "C file", "file": "mul8_074.c"}], "references": [0], "params": {"mae%": "0.42", "area": "351.0", "mre%": "5.98", "delay": "1.26", "wce%": "2.94", "pwr": "0.173", "ep%": "98.11", "wcre%": "100.00"}, "name": "mul8_074"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_227_pdk45.v"}, {"type": "C file", "file": "mul8_227.c"}], "references": [0], "params": {"mae%": "0.47", "area": "342.1", "mre%": "6.51", "delay": "1.25", "wce%": "2.99", "pwr": "0.171", "ep%": "98.11", "wcre%": "100.00"}, "name": "mul8_227"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_420_pdk45.v"}, {"type": "C file", "file": "mul8_420.c"}], "references": [0], "params": {"mae%": "0.47", "area": "335.1", "mre%": "6.83", "delay": "1.20", "wce%": "2.91", "pwr": "0.169", "ep%": "98.47", "wcre%": "100.00"}, "name": "mul8_420"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_198_pdk45.v"}, {"type": "C file", "file": "mul8_198.c"}], "references": [0], "params": {"mae%": "0.88", "area": "372.6", "mre%": "8.13", "delay": "0.90", "wce%": "4.40", "pwr": "0.150", "ep%": "99.06", "wcre%": "312.50"}, "name": "mul8_198"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_376_pdk45.v"}, {"type": "C file", "file": "mul8_376.c"}], "references": [0], "params": {"mae%": "0.88", "area": "363.2", "mre%": "8.15", "delay": "0.90", "wce%": "4.40", "pwr": "0.149", "ep%": "99.07", "wcre%": "312.50"}, "name": "mul8_376"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_234_pdk45.v"}, {"type": "C file", "file": "mul8_234.c"}], "references": [0], "params": {"mae%": "0.88", "area": "362.3", "mre%": "8.16", "delay": "0.90", "wce%": "4.42", "pwr": "0.149", "ep%": "99.06", "wcre%": "500.00"}, "name": "mul8_234"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_178_pdk45.v"}, {"type": "C file", "file": "mul8_178.c"}], "references": [0], "params": {"mae%": "0.88", "area": "367.9", "mre%": "8.17", "delay": "0.88", "wce%": "4.42", "pwr": "0.148", "ep%": "99.04", "wcre%": "300.00"}, "name": "mul8_178"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_360_pdk45.v"}, {"type": "C file", "file": "mul8_360.c"}], "references": [0], "params": {"mae%": "0.70", "area": "370.3", "mre%": "7.35", "delay": "0.93", "wce%": "4.77", "pwr": "0.148", "ep%": "99.07", "wcre%": "312.50"}, "name": "mul8_360"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_117_pdk45.v"}, {"type": "C file", "file": "mul8_117.c"}], "references": [0], "params": {"mae%": "0.88", "area": "359.0", "mre%": "8.19", "delay": "0.90", "wce%": "4.22", "pwr": "0.147", "ep%": "99.06", "wcre%": "300.00"}, "name": "mul8_117"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_018_pdk45.v"}, {"type": "C file", "file": "mul8_018.c"}], "references": [0], "params": {"mae%": "0.88", "area": "358.5", "mre%": "8.18", "delay": "0.90", "wce%": "4.42", "pwr": "0.147", "ep%": "99.06", "wcre%": "700.00"}, "name": "mul8_018"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_164_pdk45.v"}, {"type": "C file", "file": "mul8_164.c"}], "references": [0], "params": {"mae%": "0.88", "area": "356.7", "mre%": "8.23", "delay": "0.86", "wce%": "4.42", "pwr": "0.147", "ep%": "98.97", "wcre%": "303.12"}, "name": "mul8_164"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_088_pdk45.v"}, {"type": "C file", "file": "mul8_088.c"}], "references": [0], "params": {"mae%": "0.88", "area": "362.3", "mre%": "8.18", "delay": "0.89", "wce%": "4.42", "pwr": "0.146", "ep%": "99.07", "wcre%": "312.50"}, "name": "mul8_088"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_249_pdk45.v"}, {"type": "C file", "file": "mul8_249.c"}], "references": [0], "params": {"mae%": "0.88", "area": "358.1", "mre%": "8.23", "delay": "0.90", "wce%": "4.42", "pwr": "0.146", "ep%": "98.98", "wcre%": "303.12"}, "name": "mul8_249"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_430_pdk45.v"}, {"type": "C file", "file": "mul8_430.c"}], "references": [0], "params": {"mae%": "0.88", "area": "352.4", "mre%": "8.19", "delay": "0.91", "wce%": "4.42", "pwr": "0.145", "ep%": "99.07", "wcre%": "312.50"}, "name": "mul8_430"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_278_pdk45.v"}, {"type": "C file", "file": "mul8_278.c"}], "references": [0], "params": {"mae%": "0.88", "area": "355.3", "mre%": "8.31", "delay": "0.90", "wce%": "4.40", "pwr": "0.145", "ep%": "98.97", "wcre%": "303.12"}, "name": "mul8_278"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_147_pdk45.v"}, {"type": "C file", "file": "mul8_147.c"}], "references": [0], "params": {"mae%": "0.88", "area": "352.4", "mre%": "8.19", "delay": "0.90", "wce%": "4.40", "pwr": "0.145", "ep%": "99.06", "wcre%": "312.50"}, "name": "mul8_147"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_020_pdk45.v"}, {"type": "C file", "file": "mul8_020.c"}], "references": [0], "params": {"mae%": "0.88", "area": "352.9", "mre%": "8.25", "delay": "0.90", "wce%": "4.42", "pwr": "0.144", "ep%": "98.97", "wcre%": "303.12"}, "name": "mul8_020"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_207_pdk45.v"}, {"type": "C file", "file": "mul8_207.c"}], "references": [0], "params": {"mae%": "0.88", "area": "359.5", "mre%": "8.21", "delay": "0.90", "wce%": "4.40", "pwr": "0.144", "ep%": "99.06", "wcre%": "700.00"}, "name": "mul8_207"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_131_pdk45.v"}, {"type": "C file", "file": "mul8_131.c"}], "references": [0], "params": {"mae%": "0.88", "area": "356.2", "mre%": "8.30", "delay": "0.89", "wce%": "4.40", "pwr": "0.143", "ep%": "98.97", "wcre%": "303.12"}, "name": "mul8_131"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_025_pdk45.v"}, {"type": "C file", "file": "mul8_025.c"}], "references": [0], "params": {"mae%": "0.88", "area": "353.4", "mre%": "8.25", "delay": "0.89", "wce%": "4.40", "pwr": "0.143", "ep%": "98.97", "wcre%": "700.00"}, "name": "mul8_025"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_113_pdk45.v"}, {"type": "C file", "file": "mul8_113.c"}], "references": [0], "params": {"mae%": "0.88", "area": "350.6", "mre%": "8.19", "delay": "0.90", "wce%": "4.40", "pwr": "0.143", "ep%": "99.07", "wcre%": "312.50"}, "name": "mul8_113"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_095_pdk45.v"}, {"type": "C file", "file": "mul8_095.c"}], "references": [0], "params": {"mae%": "0.88", "area": "350.6", "mre%": "8.32", "delay": "0.92", "wce%": "4.40", "pwr": "0.143", "ep%": "99.05", "wcre%": "300.00"}, "name": "mul8_095"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_408_pdk45.v"}, {"type": "C file", "file": "mul8_408.c"}], "references": [0], "params": {"mae%": "0.88", "area": "347.3", "mre%": "8.19", "delay": "0.89", "wce%": "4.40", "pwr": "0.143", "ep%": "99.06", "wcre%": "300.00"}, "name": "mul8_408"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_387_pdk45.v"}, {"type": "C file", "file": "mul8_387.c"}], "references": [0], "params": {"mae%": "0.88", "area": "347.3", "mre%": "8.32", "delay": "0.90", "wce%": "4.40", "pwr": "0.142", "ep%": "99.07", "wcre%": "300.00"}, "name": "mul8_387"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_090_pdk45.v"}, {"type": "C file", "file": "mul8_090.c"}], "references": [0], "params": {"mae%": "0.88", "area": "345.4", "mre%": "8.30", "delay": "0.86", "wce%": "4.42", "pwr": "0.142", "ep%": "99.05", "wcre%": "300.00"}, "name": "mul8_090"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_326_pdk45.v"}, {"type": "C file", "file": "mul8_326.c"}], "references": [0], "params": {"mae%": "0.89", "area": "352.4", "mre%": "8.38", "delay": "0.90", "wce%": "4.40", "pwr": "0.142", "ep%": "99.08", "wcre%": "300.00"}, "name": "mul8_326"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_057_pdk45.v"}, {"type": "C file", "file": "mul8_057.c"}], "references": [0], "params": {"mae%": "0.63", "area": "329.9", "mre%": "8.20", "delay": "0.92", "wce%": "4.34", "pwr": "0.141", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_057"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_415_pdk45.v"}, {"type": "C file", "file": "mul8_415.c"}], "references": [0], "params": {"mae%": "0.88", "area": "339.8", "mre%": "8.25", "delay": "0.92", "wce%": "4.40", "pwr": "0.141", "ep%": "98.96", "wcre%": "303.12"}, "name": "mul8_415"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_421_pdk45.v"}, {"type": "C file", "file": "mul8_421.c"}], "references": [0], "params": {"mae%": "0.89", "area": "350.6", "mre%": "8.39", "delay": "0.90", "wce%": "4.40", "pwr": "0.141", "ep%": "99.06", "wcre%": "300.00"}, "name": "mul8_421"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_059_pdk45.v"}, {"type": "C file", "file": "mul8_059.c"}], "references": [0], "params": {"mae%": "0.88", "area": "334.6", "mre%": "8.36", "delay": "0.92", "wce%": "4.41", "pwr": "0.141", "ep%": "99.09", "wcre%": "300.00"}, "name": "mul8_059"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_321_pdk45.v"}, {"type": "C file", "file": "mul8_321.c"}], "references": [0], "params": {"mae%": "0.88", "area": "338.4", "mre%": "8.31", "delay": "0.92", "wce%": "4.40", "pwr": "0.141", "ep%": "99.05", "wcre%": "300.00"}, "name": "mul8_321"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_122_pdk45.v"}, {"type": "C file", "file": "mul8_122.c"}], "references": [0], "params": {"mae%": "0.88", "area": "337.9", "mre%": "8.38", "delay": "0.92", "wce%": "4.41", "pwr": "0.141", "ep%": "99.12", "wcre%": "300.00"}, "name": "mul8_122"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_161_pdk45.v"}, {"type": "C file", "file": "mul8_161.c"}], "references": [0], "params": {"mae%": "0.89", "area": "346.8", "mre%": "8.39", "delay": "0.90", "wce%": "4.40", "pwr": "0.141", "ep%": "99.05", "wcre%": "300.00"}, "name": "mul8_161"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_024_pdk45.v"}, {"type": "C file", "file": "mul8_024.c"}], "references": [0], "params": {"mae%": "0.88", "area": "339.8", "mre%": "8.36", "delay": "0.89", "wce%": "4.40", "pwr": "0.141", "ep%": "99.13", "wcre%": "300.00"}, "name": "mul8_024"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_448_pdk45.v"}, {"type": "C file", "file": "mul8_448.c"}], "references": [0], "params": {"mae%": "0.89", "area": "339.3", "mre%": "8.39", "delay": "0.92", "wce%": "4.40", "pwr": "0.140", "ep%": "99.07", "wcre%": "300.00"}, "name": "mul8_448"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_250_pdk45.v"}, {"type": "C file", "file": "mul8_250.c"}], "references": [0], "params": {"mae%": "0.89", "area": "340.7", "mre%": "8.39", "delay": "0.92", "wce%": "4.40", "pwr": "0.140", "ep%": "98.98", "wcre%": "303.12"}, "name": "mul8_250"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_011_pdk45.v"}, {"type": "C file", "file": "mul8_011.c"}], "references": [0], "params": {"mae%": "0.88", "area": "336.0", "mre%": "8.37", "delay": "0.91", "wce%": "4.41", "pwr": "0.140", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_011"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_105_pdk45.v"}, {"type": "C file", "file": "mul8_105.c"}], "references": [0], "params": {"mae%": "0.89", "area": "338.8", "mre%": "8.39", "delay": "0.92", "wce%": "4.41", "pwr": "0.140", "ep%": "99.13", "wcre%": "300.00"}, "name": "mul8_105"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_089_pdk45.v"}, {"type": "C file", "file": "mul8_089.c"}], "references": [0], "params": {"mae%": "0.88", "area": "339.3", "mre%": "8.38", "delay": "0.92", "wce%": "4.41", "pwr": "0.140", "ep%": "99.13", "wcre%": "300.00"}, "name": "mul8_089"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_461_pdk45.v"}, {"type": "C file", "file": "mul8_461.c"}], "references": [0], "params": {"mae%": "0.63", "area": "323.3", "mre%": "8.20", "delay": "0.94", "wce%": "4.34", "pwr": "0.140", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_461"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_251_pdk45.v"}, {"type": "C file", "file": "mul8_251.c"}], "references": [0], "params": {"mae%": "0.89", "area": "340.2", "mre%": "8.38", "delay": "0.91", "wce%": "4.40", "pwr": "0.139", "ep%": "98.93", "wcre%": "303.12"}, "name": "mul8_251"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_205_pdk45.v"}, {"type": "C file", "file": "mul8_205.c"}], "references": [0], "params": {"mae%": "0.90", "area": "344.9", "mre%": "8.45", "delay": "0.92", "wce%": "4.26", "pwr": "0.139", "ep%": "99.06", "wcre%": "300.00"}, "name": "mul8_205"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_229_pdk45.v"}, {"type": "C file", "file": "mul8_229.c"}], "references": [0], "params": {"mae%": "0.90", "area": "341.7", "mre%": "8.64", "delay": "0.92", "wce%": "4.40", "pwr": "0.139", "ep%": "99.07", "wcre%": "300.00"}, "name": "mul8_229"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_071_pdk45.v"}, {"type": "C file", "file": "mul8_071.c"}], "references": [0], "params": {"mae%": "0.89", "area": "335.5", "mre%": "8.50", "delay": "0.92", "wce%": "4.25", "pwr": "0.139", "ep%": "99.07", "wcre%": "300.00"}, "name": "mul8_071"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_005_pdk45.v"}, {"type": "C file", "file": "mul8_005.c"}], "references": [0], "params": {"mae%": "0.90", "area": "342.6", "mre%": "8.47", "delay": "0.92", "wce%": "4.26", "pwr": "0.139", "ep%": "99.06", "wcre%": "300.00"}, "name": "mul8_005"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_200_pdk45.v"}, {"type": "C file", "file": "mul8_200.c"}], "references": [0], "params": {"mae%": "0.80", "area": "334.6", "mre%": "8.85", "delay": "0.97", "wce%": "4.77", "pwr": "0.138", "ep%": "99.06", "wcre%": "253.12"}, "name": "mul8_200"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_138_pdk45.v"}, {"type": "C file", "file": "mul8_138.c"}], "references": [0], "params": {"mae%": "0.89", "area": "337.0", "mre%": "8.46", "delay": "0.92", "wce%": "4.40", "pwr": "0.138", "ep%": "99.07", "wcre%": "300.00"}, "name": "mul8_138"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_451_pdk45.v"}, {"type": "C file", "file": "mul8_451.c"}], "references": [0], "params": {"mae%": "0.89", "area": "337.0", "mre%": "8.46", "delay": "0.92", "wce%": "4.40", "pwr": "0.138", "ep%": "99.07", "wcre%": "300.00"}, "name": "mul8_451"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_253_pdk45.v"}, {"type": "C file", "file": "mul8_253.c"}], "references": [0], "params": {"mae%": "0.92", "area": "330.4", "mre%": "8.96", "delay": "0.86", "wce%": "4.64", "pwr": "0.134", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_253"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_241_pdk45.v"}, {"type": "C file", "file": "mul8_241.c"}], "references": [0], "params": {"mae%": "0.73", "area": "323.8", "mre%": "8.61", "delay": "0.92", "wce%": "4.79", "pwr": "0.134", "ep%": "99.09", "wcre%": "300.00"}, "name": "mul8_241"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_358_pdk45.v"}, {"type": "C file", "file": "mul8_358.c"}], "references": [0], "params": {"mae%": "0.94", "area": "328.0", "mre%": "9.19", "delay": "0.87", "wce%": "4.64", "pwr": "0.134", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_358"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_081_pdk45.v"}, {"type": "C file", "file": "mul8_081.c"}], "references": [0], "params": {"mae%": "0.92", "area": "320.1", "mre%": "9.05", "delay": "0.86", "wce%": "4.64", "pwr": "0.134", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_081"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_166_pdk45.v"}, {"type": "C file", "file": "mul8_166.c"}], "references": [0], "params": {"mae%": "0.94", "area": "330.9", "mre%": "9.18", "delay": "0.92", "wce%": "4.64", "pwr": "0.133", "ep%": "99.08", "wcre%": "300.00"}, "name": "mul8_166"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_395_pdk45.v"}, {"type": "C file", "file": "mul8_395.c"}], "references": [0], "params": {"mae%": "0.91", "area": "324.8", "mre%": "8.75", "delay": "0.91", "wce%": "4.64", "pwr": "0.133", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_395"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_331_pdk45.v"}, {"type": "C file", "file": "mul8_331.c"}], "references": [0], "params": {"mae%": "0.91", "area": "320.1", "mre%": "8.75", "delay": "0.86", "wce%": "4.64", "pwr": "0.133", "ep%": "99.09", "wcre%": "300.00"}, "name": "mul8_331"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_128_pdk45.v"}, {"type": "C file", "file": "mul8_128.c"}], "references": [0], "params": {"mae%": "0.94", "area": "325.7", "mre%": "9.18", "delay": "0.92", "wce%": "4.64", "pwr": "0.133", "ep%": "99.08", "wcre%": "300.00"}, "name": "mul8_128"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_195_pdk45.v"}, {"type": "C file", "file": "mul8_195.c"}], "references": [0], "params": {"mae%": "0.71", "area": "316.8", "mre%": "8.45", "delay": "0.89", "wce%": "4.77", "pwr": "0.132", "ep%": "99.09", "wcre%": "300.00"}, "name": "mul8_195"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_429_pdk45.v"}, {"type": "C file", "file": "mul8_429.c"}], "references": [0], "params": {"mae%": "0.94", "area": "334.1", "mre%": "9.17", "delay": "0.92", "wce%": "4.64", "pwr": "0.132", "ep%": "99.08", "wcre%": "500.00"}, "name": "mul8_429"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_281_pdk45.v"}, {"type": "C file", "file": "mul8_281.c"}], "references": [0], "params": {"mae%": "0.92", "area": "326.6", "mre%": "8.97", "delay": "0.89", "wce%": "4.64", "pwr": "0.132", "ep%": "99.15", "wcre%": "300.00"}, "name": "mul8_281"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_197_pdk45.v"}, {"type": "C file", "file": "mul8_197.c"}], "references": [0], "params": {"mae%": "0.91", "area": "318.7", "mre%": "8.81", "delay": "0.86", "wce%": "4.64", "pwr": "0.132", "ep%": "99.09", "wcre%": "300.00"}, "name": "mul8_197"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_019_pdk45.v"}, {"type": "C file", "file": "mul8_019.c"}], "references": [0], "params": {"mae%": "0.76", "area": "321.9", "mre%": "8.85", "delay": "0.91", "wce%": "4.69", "pwr": "0.132", "ep%": "98.97", "wcre%": "700.00"}, "name": "mul8_019"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_044_pdk45.v"}, {"type": "C file", "file": "mul8_044.c"}], "references": [0], "params": {"mae%": "0.92", "area": "321.5", "mre%": "8.97", "delay": "0.86", "wce%": "4.64", "pwr": "0.131", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_044"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_490_pdk45.v"}, {"type": "C file", "file": "mul8_490.c"}], "references": [0], "params": {"mae%": "0.95", "area": "327.6", "mre%": "9.49", "delay": "0.84", "wce%": "4.64", "pwr": "0.131", "ep%": "99.11", "wcre%": "300.00"}, "name": "mul8_490"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_073_pdk45.v"}, {"type": "C file", "file": "mul8_073.c"}], "references": [0], "params": {"mae%": "0.95", "area": "312.6", "mre%": "9.49", "delay": "0.92", "wce%": "4.64", "pwr": "0.131", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_073"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_379_pdk45.v"}, {"type": "C file", "file": "mul8_379.c"}], "references": [0], "params": {"mae%": "0.94", "area": "314.4", "mre%": "9.20", "delay": "0.87", "wce%": "4.64", "pwr": "0.130", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_379"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_162_pdk45.v"}, {"type": "C file", "file": "mul8_162.c"}], "references": [0], "params": {"mae%": "0.94", "area": "314.0", "mre%": "9.21", "delay": "0.87", "wce%": "4.64", "pwr": "0.130", "ep%": "99.09", "wcre%": "300.00"}, "name": "mul8_162"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_254_pdk45.v"}, {"type": "C file", "file": "mul8_254.c"}], "references": [0], "params": {"mae%": "0.94", "area": "314.4", "mre%": "9.21", "delay": "0.87", "wce%": "4.64", "pwr": "0.130", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_254"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_487_pdk45.v"}, {"type": "C file", "file": "mul8_487.c"}], "references": [0], "params": {"mae%": "0.94", "area": "322.9", "mre%": "9.45", "delay": "0.93", "wce%": "4.29", "pwr": "0.130", "ep%": "99.03", "wcre%": "606.25"}, "name": "mul8_487"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_337_pdk45.v"}, {"type": "C file", "file": "mul8_337.c"}], "references": [0], "params": {"mae%": "0.85", "area": "329.4", "mre%": "9.78", "delay": "0.90", "wce%": "4.69", "pwr": "0.130", "ep%": "98.99", "wcre%": "700.00"}, "name": "mul8_337"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_100_pdk45.v"}, {"type": "C file", "file": "mul8_100.c"}], "references": [0], "params": {"mae%": "0.99", "area": "323.8", "mre%": "9.92", "delay": "0.93", "wce%": "4.80", "pwr": "0.129", "ep%": "99.04", "wcre%": "606.25"}, "name": "mul8_100"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_106_pdk45.v"}, {"type": "C file", "file": "mul8_106.c"}], "references": [0], "params": {"mae%": "0.98", "area": "324.3", "mre%": "9.84", "delay": "0.93", "wce%": "4.80", "pwr": "0.129", "ep%": "99.08", "wcre%": "253.12"}, "name": "mul8_106"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_293_pdk45.v"}, {"type": "C file", "file": "mul8_293.c"}], "references": [0], "params": {"mae%": "0.97", "area": "321.9", "mre%": "9.73", "delay": "0.92", "wce%": "4.80", "pwr": "0.129", "ep%": "99.07", "wcre%": "527.78"}, "name": "mul8_293"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_341_pdk45.v"}, {"type": "C file", "file": "mul8_341.c"}], "references": [0], "params": {"mae%": "0.82", "area": "318.7", "mre%": "9.31", "delay": "0.92", "wce%": "4.69", "pwr": "0.129", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_341"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_445_pdk45.v"}, {"type": "C file", "file": "mul8_445.c"}], "references": [0], "params": {"mae%": "0.94", "area": "306.5", "mre%": "9.35", "delay": "0.84", "wce%": "4.64", "pwr": "0.128", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_445"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_220_pdk45.v"}, {"type": "C file", "file": "mul8_220.c"}], "references": [0], "params": {"mae%": "0.93", "area": "324.3", "mre%": "9.55", "delay": "0.90", "wce%": "4.40", "pwr": "0.128", "ep%": "99.07", "wcre%": "606.25"}, "name": "mul8_220"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_004_pdk45.v"}, {"type": "C file", "file": "mul8_004.c"}], "references": [0], "params": {"mae%": "0.98", "area": "321.5", "mre%": "9.84", "delay": "0.93", "wce%": "4.80", "pwr": "0.128", "ep%": "99.07", "wcre%": "253.12"}, "name": "mul8_004"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_008_pdk45.v"}, {"type": "C file", "file": "mul8_008.c"}], "references": [0], "params": {"mae%": "0.98", "area": "318.2", "mre%": "9.86", "delay": "0.93", "wce%": "4.80", "pwr": "0.127", "ep%": "99.08", "wcre%": "253.12"}, "name": "mul8_008"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_097_pdk45.v"}, {"type": "C file", "file": "mul8_097.c"}], "references": [0], "params": {"mae%": "0.94", "area": "308.3", "mre%": "9.51", "delay": "0.87", "wce%": "4.64", "pwr": "0.127", "ep%": "99.10", "wcre%": "300.00"}, "name": "mul8_097"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_488_pdk45.v"}, {"type": "C file", "file": "mul8_488.c"}], "references": [0], "params": {"mae%": "0.93", "area": "310.7", "mre%": "9.78", "delay": "0.91", "wce%": "4.44", "pwr": "0.126", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_488"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_311_pdk45.v"}, {"type": "C file", "file": "mul8_311.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_311"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_347_pdk45.v"}, {"type": "C file", "file": "mul8_347.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_347"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_223_pdk45.v"}, {"type": "C file", "file": "mul8_223.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_223"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_115_pdk45.v"}, {"type": "C file", "file": "mul8_115.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_115"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_096_pdk45.v"}, {"type": "C file", "file": "mul8_096.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_096"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_313_pdk45.v"}, {"type": "C file", "file": "mul8_313.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_313"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_399_pdk45.v"}, {"type": "C file", "file": "mul8_399.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_399"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_350_pdk45.v"}, {"type": "C file", "file": "mul8_350.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_350"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_298_pdk45.v"}, {"type": "C file", "file": "mul8_298.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_298"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_328_pdk45.v"}, {"type": "C file", "file": "mul8_328.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_328"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_075_pdk45.v"}, {"type": "C file", "file": "mul8_075.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_075"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_413_pdk45.v"}, {"type": "C file", "file": "mul8_413.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_413"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_167_pdk45.v"}, {"type": "C file", "file": "mul8_167.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_167"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_023_pdk45.v"}, {"type": "C file", "file": "mul8_023.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_023"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_404_pdk45.v"}, {"type": "C file", "file": "mul8_404.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_404"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_409_pdk45.v"}, {"type": "C file", "file": "mul8_409.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_409"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_267_pdk45.v"}, {"type": "C file", "file": "mul8_267.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_267"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_354_pdk45.v"}, {"type": "C file", "file": "mul8_354.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_354"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_437_pdk45.v"}, {"type": "C file", "file": "mul8_437.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_437"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_327_pdk45.v"}, {"type": "C file", "file": "mul8_327.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_327"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_411_pdk45.v"}, {"type": "C file", "file": "mul8_411.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_411"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_256_pdk45.v"}, {"type": "C file", "file": "mul8_256.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_256"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_003_pdk45.v"}, {"type": "C file", "file": "mul8_003.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_003"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_284_pdk45.v"}, {"type": "C file", "file": "mul8_284.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_284"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_261_pdk45.v"}, {"type": "C file", "file": "mul8_261.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_261"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_279_pdk45.v"}, {"type": "C file", "file": "mul8_279.c"}], "references": [0], "params": {"mae%": "0.95", "area": "314.4", "mre%": "10.08", "delay": "0.91", "wce%": "4.44", "pwr": "0.125", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_279"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_224_pdk45.v"}, {"type": "C file", "file": "mul8_224.c"}], "references": [0], "params": {"mae%": "0.85", "area": "284.4", "mre%": "9.97", "delay": "0.93", "wce%": "4.47", "pwr": "0.125", "ep%": "98.98", "wcre%": "606.25"}, "name": "mul8_224"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_017_pdk45.v"}, {"type": "C file", "file": "mul8_017.c"}], "references": [0], "params": {"mae%": "0.94", "area": "308.3", "mre%": "10.04", "delay": "0.90", "wce%": "4.30", "pwr": "0.125", "ep%": "98.99", "wcre%": "700.00"}, "name": "mul8_017"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_280_pdk45.v"}, {"type": "C file", "file": "mul8_280.c"}], "references": [0], "params": {"mae%": "0.85", "area": "284.4", "mre%": "9.99", "delay": "0.93", "wce%": "4.47", "pwr": "0.125", "ep%": "98.77", "wcre%": "600.00"}, "name": "mul8_280"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_061_pdk45.v"}, {"type": "C file", "file": "mul8_061.c"}], "references": [0], "params": {"mae%": "0.94", "area": "310.7", "mre%": "10.02", "delay": "0.90", "wce%": "4.30", "pwr": "0.124", "ep%": "98.98", "wcre%": "700.00"}, "name": "mul8_061"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_151_pdk45.v"}, {"type": "C file", "file": "mul8_151.c"}], "references": [0], "params": {"mae%": "0.94", "area": "306.9", "mre%": "9.90", "delay": "0.87", "wce%": "4.29", "pwr": "0.123", "ep%": "99.06", "wcre%": "606.25"}, "name": "mul8_151"}, {"files": [{"type": "Verilog PDK45", "file": "mul8_424_pdk45.v"}, {"type": "C file", "file": "mul8_424.c"}], "references": [0], "params": {"mae%": "0.99", "area": "326.2", "mre%": "9.78", "delay": "0.92", "wce%": "4.81", "pwr": "0.122", "ep%": "99.08", "wcre%": "253.12"}, "name": "mul8_424"}], "references": ["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"], "figure": "multiplers/8x8_unsigned/legacy_evoapprox8b/fig.png", "folder": "multiplers/8x8_unsigned/legacy_evoapprox8b"}], "description": "8-bit unsigned multiplier", "bitwidth": 8}, {"items": 34, "folder": "multiplers/11x11_unsigned", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul11u_001.v"}, {"type": "C file", "file": "mul11u_001.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1340.8", "mre%": "0.00", "delay": "2.08", "wce%": "0.00", "pwr": "0.930", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul11u_001"}, {"files": [{"type": "Verilog file", "file": "mul11u_0F7.v"}, {"type": "C file", "file": "mul11u_0F7.c"}], "references": [0], "params": {"mae%": "0.019", "area": "1085.0", "mre%": "0.80", "delay": "2.40", "wce%": "0.098", "pwr": "0.707", "ep%": "99.71", "wcre%": "2460.00"}, "name": "mul11u_0F7"}, {"files": [{"type": "Verilog file", "file": "mul11u_1A9.v"}, {"type": "C file", "file": "mul11u_1A9.c"}], "references": [0], "params": {"mae%": "0.034", "area": "1066.7", "mre%": "1.15", "delay": "1.60", "wce%": "0.20", "pwr": "0.657", "ep%": "99.84", "wcre%": "4352.17"}, "name": "mul11u_1A9"}, {"files": [{"type": "Verilog file", "file": "mul11u_1AB.v"}, {"type": "C file", "file": "mul11u_1AB.c"}], "references": [0], "params": {"mae%": "0.09", "area": "845.7", "mre%": "3.00", "delay": "1.98", "wce%": "0.47", "pwr": "0.517", "ep%": "99.87", "wcre%": "6312.50"}, "name": "mul11u_1AB"}, {"files": [{"type": "Verilog file", "file": "mul11u_0DF.v"}, {"type": "C file", "file": "mul11u_0DF.c"}], "references": [0], "params": {"mae%": "0.18", "area": "694.1", "mre%": "4.96", "delay": "1.44", "wce%": "0.99", "pwr": "0.410", "ep%": "99.88", "wcre%": "6300.00"}, "name": "mul11u_0DF"}, {"files": [{"type": "Verilog file", "file": "mul11u_1F2.v"}, {"type": "C file", "file": "mul11u_1F2.c"}], "references": [0], "params": {"mae%": "0.38", "area": "561.8", "mre%": "9.18", "delay": "1.54", "wce%": "1.99", "pwr": "0.311", "ep%": "99.89", "wcre%": "6500.00"}, "name": "mul11u_1F2"}, {"files": [{"type": "Verilog file", "file": "mul11u_1CB.v"}, {"type": "C file", "file": "mul11u_1CB.c"}], "references": [0], "params": {"mae%": "1.18", "area": "524.2", "mre%": "19.95", "delay": "1.13", "wce%": "6.03", "pwr": "0.236", "ep%": "99.90", "wcre%": "3051.52"}, "name": "mul11u_1CB"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/11x11_unsigned/pareto_pwr_mae/fig.png", "folder": "multiplers/11x11_unsigned/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul11u_001.v"}, {"type": "C file", "file": "mul11u_001.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1340.8", "mre%": "0.00", "delay": "2.08", "wce%": "0.00", "pwr": "0.930", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul11u_001"}, {"files": [{"type": "Verilog file", "file": "mul11u_003.v"}, {"type": "C file", "file": "mul11u_003.c"}], "references": [0], "params": {"mae%": "0.019", "area": "1081.7", "mre%": "0.84", "delay": "2.38", "wce%": "0.094", "pwr": "0.728", "ep%": "99.75", "wcre%": "3740.00"}, "name": "mul11u_003"}, {"files": [{"type": "Verilog file", "file": "mul11u_0F7.v"}, {"type": "C file", "file": "mul11u_0F7.c"}], "references": [0], "params": {"mae%": "0.019", "area": "1085.0", "mre%": "0.80", "delay": "2.40", "wce%": "0.098", "pwr": "0.707", "ep%": "99.71", "wcre%": "2460.00"}, "name": "mul11u_0F7"}, {"files": [{"type": "Verilog file", "file": "mul11u_1A9.v"}, {"type": "C file", "file": "mul11u_1A9.c"}], "references": [0], "params": {"mae%": "0.034", "area": "1066.7", "mre%": "1.15", "delay": "1.60", "wce%": "0.20", "pwr": "0.657", "ep%": "99.84", "wcre%": "4352.17"}, "name": "mul11u_1A9"}, {"files": [{"type": "Verilog file", "file": "mul11u_1AB.v"}, {"type": "C file", "file": "mul11u_1AB.c"}], "references": [0], "params": {"mae%": "0.09", "area": "845.7", "mre%": "3.00", "delay": "1.98", "wce%": "0.47", "pwr": "0.517", "ep%": "99.87", "wcre%": "6312.50"}, "name": "mul11u_1AB"}, {"files": [{"type": "Verilog file", "file": "mul11u_0DF.v"}, {"type": "C file", "file": "mul11u_0DF.c"}], "references": [0], "params": {"mae%": "0.18", "area": "694.1", "mre%": "4.96", "delay": "1.44", "wce%": "0.99", "pwr": "0.410", "ep%": "99.88", "wcre%": "6300.00"}, "name": "mul11u_0DF"}, {"files": [{"type": "Verilog file", "file": "mul11u_1F2.v"}, {"type": "C file", "file": "mul11u_1F2.c"}], "references": [0], "params": {"mae%": "0.38", "area": "561.8", "mre%": "9.18", "delay": "1.54", "wce%": "1.99", "pwr": "0.311", "ep%": "99.89", "wcre%": "6500.00"}, "name": "mul11u_1F2"}, {"files": [{"type": "Verilog file", "file": "mul11u_1CB.v"}, {"type": "C file", "file": "mul11u_1CB.c"}], "references": [0], "params": {"mae%": "1.18", "area": "524.2", "mre%": "19.95", "delay": "1.13", "wce%": "6.03", "pwr": "0.236", "ep%": "99.90", "wcre%": "3051.52"}, "name": "mul11u_1CB"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/11x11_unsigned/pareto_pwr_wce/fig.png", "folder": "multiplers/11x11_unsigned/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul11u_001.v"}, {"type": "C file", "file": "mul11u_001.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1340.8", "mre%": "0.00", "delay": "2.08", "wce%": "0.00", "pwr": "0.930", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul11u_001"}, {"files": [{"type": "Verilog file", "file": "mul11u_005.v"}, {"type": "C file", "file": "mul11u_005.c"}], "references": [0], "params": {"mae%": "0.018", "area": "1147.0", "mre%": "0.64", "delay": "1.84", "wce%": "0.098", "pwr": "0.784", "ep%": "99.59", "wcre%": "1500.00"}, "name": "mul11u_005"}, {"files": [{"type": "Verilog file", "file": "mul11u_0F7.v"}, {"type": "C file", "file": "mul11u_0F7.c"}], "references": [0], "params": {"mae%": "0.019", "area": "1085.0", "mre%": "0.80", "delay": "2.40", "wce%": "0.098", "pwr": "0.707", "ep%": "99.71", "wcre%": "2460.00"}, "name": "mul11u_0F7"}, {"files": [{"type": "Verilog file", "file": "mul11u_1A9.v"}, {"type": "C file", "file": "mul11u_1A9.c"}], "references": [0], "params": {"mae%": "0.034", "area": "1066.7", "mre%": "1.15", "delay": "1.60", "wce%": "0.20", "pwr": "0.657", "ep%": "99.84", "wcre%": "4352.17"}, "name": "mul11u_1A9"}, {"files": [{"type": "Verilog file", "file": "mul11u_057.v"}, {"type": "C file", "file": "mul11u_057.c"}], "references": [0], "params": {"mae%": "0.10", "area": "1027.8", "mre%": "2.28", "delay": "1.80", "wce%": "0.50", "pwr": "0.640", "ep%": "99.82", "wcre%": "4166.67"}, "name": "mul11u_057"}, {"files": [{"type": "Verilog file", "file": "mul11u_1AB.v"}, {"type": "C file", "file": "mul11u_1AB.c"}], "references": [0], "params": {"mae%": "0.09", "area": "845.7", "mre%": "3.00", "delay": "1.98", "wce%": "0.47", "pwr": "0.517", "ep%": "99.87", "wcre%": "6312.50"}, "name": "mul11u_1AB"}, {"files": [{"type": "Verilog file", "file": "mul11u_0DF.v"}, {"type": "C file", "file": "mul11u_0DF.c"}], "references": [0], "params": {"mae%": "0.18", "area": "694.1", "mre%": "4.96", "delay": "1.44", "wce%": "0.99", "pwr": "0.410", "ep%": "99.88", "wcre%": "6300.00"}, "name": "mul11u_0DF"}, {"files": [{"type": "Verilog file", "file": "mul11u_1F2.v"}, {"type": "C file", "file": "mul11u_1F2.c"}], "references": [0], "params": {"mae%": "0.38", "area": "561.8", "mre%": "9.18", "delay": "1.54", "wce%": "1.99", "pwr": "0.311", "ep%": "99.89", "wcre%": "6500.00"}, "name": "mul11u_1F2"}, {"files": [{"type": "Verilog file", "file": "mul11u_1CB.v"}, {"type": "C file", "file": "mul11u_1CB.c"}], "references": [0], "params": {"mae%": "1.18", "area": "524.2", "mre%": "19.95", "delay": "1.13", "wce%": "6.03", "pwr": "0.236", "ep%": "99.90", "wcre%": "3051.52"}, "name": "mul11u_1CB"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/11x11_unsigned/pareto_pwr_mre/fig.png", "folder": "multiplers/11x11_unsigned/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul11u_001.v"}, {"type": "C file", "file": "mul11u_001.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1340.8", "mre%": "0.00", "delay": "2.08", "wce%": "0.00", "pwr": "0.930", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul11u_001"}, {"files": [{"type": "Verilog file", "file": "mul11u_15A.v"}, {"type": "C file", "file": "mul11u_15A.c"}], "references": [0], "params": {"mae%": "0.10", "area": "1222.5", "mre%": "1.84", "delay": "2.08", "wce%": "0.20", "pwr": "0.834", "ep%": "98.28", "wcre%": "220.00"}, "name": "mul11u_15A"}, {"files": [{"type": "Verilog file", "file": "mul11u_1CB.v"}, {"type": "C file", "file": "mul11u_1CB.c"}], "references": [0], "params": {"mae%": "1.18", "area": "524.2", "mre%": "19.95", "delay": "1.13", "wce%": "6.03", "pwr": "0.236", "ep%": "99.90", "wcre%": "3051.52"}, "name": "mul11u_1CB"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/11x11_unsigned/pareto_pwr_ep/fig.png", "folder": "multiplers/11x11_unsigned/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul11u_001.v"}, {"type": "C file", "file": "mul11u_001.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1340.8", "mre%": "0.00", "delay": "2.08", "wce%": "0.00", "pwr": "0.930", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul11u_001"}, {"files": [{"type": "Verilog file", "file": "mul11u_0F7.v"}, {"type": "C file", "file": "mul11u_0F7.c"}], "references": [0], "params": {"mae%": "0.019", "area": "1085.0", "mre%": "0.80", "delay": "2.40", "wce%": "0.098", "pwr": "0.707", "ep%": "99.71", "wcre%": "2460.00"}, "name": "mul11u_0F7"}, {"files": [{"type": "Verilog file", "file": "mul11u_1A9.v"}, {"type": "C file", "file": "mul11u_1A9.c"}], "references": [0], "params": {"mae%": "0.034", "area": "1066.7", "mre%": "1.15", "delay": "1.60", "wce%": "0.20", "pwr": "0.657", "ep%": "99.84", "wcre%": "4352.17"}, "name": "mul11u_1A9"}, {"files": [{"type": "Verilog file", "file": "mul11u_1AB.v"}, {"type": "C file", "file": "mul11u_1AB.c"}], "references": [0], "params": {"mae%": "0.09", "area": "845.7", "mre%": "3.00", "delay": "1.98", "wce%": "0.47", "pwr": "0.517", "ep%": "99.87", "wcre%": "6312.50"}, "name": "mul11u_1AB"}, {"files": [{"type": "Verilog file", "file": "mul11u_0DF.v"}, {"type": "C file", "file": "mul11u_0DF.c"}], "references": [0], "params": {"mae%": "0.18", "area": "694.1", "mre%": "4.96", "delay": "1.44", "wce%": "0.99", "pwr": "0.410", "ep%": "99.88", "wcre%": "6300.00"}, "name": "mul11u_0DF"}, {"files": [{"type": "Verilog file", "file": "mul11u_1F2.v"}, {"type": "C file", "file": "mul11u_1F2.c"}], "references": [0], "params": {"mae%": "0.38", "area": "561.8", "mre%": "9.18", "delay": "1.54", "wce%": "1.99", "pwr": "0.311", "ep%": "99.89", "wcre%": "6500.00"}, "name": "mul11u_1F2"}, {"files": [{"type": "Verilog file", "file": "mul11u_1CB.v"}, {"type": "C file", "file": "mul11u_1CB.c"}], "references": [0], "params": {"mae%": "1.18", "area": "524.2", "mre%": "19.95", "delay": "1.13", "wce%": "6.03", "pwr": "0.236", "ep%": "99.90", "wcre%": "3051.52"}, "name": "mul11u_1CB"}], "references": ["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"], "figure": "multiplers/11x11_unsigned/pareto_pwr_mse/fig.png", "folder": "multiplers/11x11_unsigned/pareto_pwr_mse"}], "description": "11-bit unsigned multiplier", "bitwidth": 11}, {"items": 47, "folder": "multiplers/12x12_unsigned", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12u_5BC_pdk45.v"}, {"type": "C file", "file": "mul12u_5BC.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1605.0", "mre%": "0.00", "delay": "2.28", "wce%": "0.00", "pwr": "1.157", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12u_5BC"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5C_pdk45.v"}, {"type": "C file", "file": "mul12u_A5C.c"}], "references": [1], "params": {"mae%": "0.0000075", "area": "1584.8", "mre%": "0.00062", "delay": "2.28", "wce%": "0.00003", "pwr": "1.152", "ep%": "50.00", "wcre%": "100.00"}, "name": "mul12u_A5C"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5D_pdk45.v"}, {"type": "C file", "file": "mul12u_A5D.c"}], "references": [1], "params": {"mae%": "0.000025", "area": "1556.7", "mre%": "0.0019", "delay": "2.27", "wce%": "0.0001", "pwr": "1.142", "ep%": "68.75", "wcre%": "100.00"}, "name": "mul12u_A5D"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5F_pdk45.v"}, {"type": "C file", "file": "mul12u_A5F.c"}], "references": [1], "params": {"mae%": "0.00019", "area": "1469.4", "mre%": "0.012", "delay": "2.34", "wce%": "0.00077", "pwr": "1.090", "ep%": "89.06", "wcre%": "100.00"}, "name": "mul12u_A5F"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A61_pdk45.v"}, {"type": "C file", "file": "mul12u_A61.c"}], "references": [1], "params": {"mae%": "0.0011", "area": "1337.0", "mre%": "0.057", "delay": "2.45", "wce%": "0.0046", "pwr": "1.009", "ep%": "96.48", "wcre%": "100.00"}, "name": "mul12u_A61"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_3A9_pdk45.v"}, {"type": "C file", "file": "mul12u_3A9.c"}], "references": [0], "params": {"mae%": "0.0058", "area": "1131.5", "mre%": "0.30", "delay": "2.88", "wce%": "0.025", "pwr": "0.817", "ep%": "99.99", "wcre%": "3601.79"}, "name": "mul12u_3A9"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A40_pdk45.v"}, {"type": "C file", "file": "mul12u_A40.c"}], "references": [1], "params": {"mae%": "0.073", "area": "768.7", "mre%": "1.67", "delay": "2.23", "wce%": "0.29", "pwr": "0.511", "ep%": "99.84", "wcre%": "100.00"}, "name": "mul12u_A40"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_D42_pdk45.v"}, {"type": "C file", "file": "mul12u_D42.c"}], "references": [1], "params": {"mae%": "0.38", "area": "542.0", "mre%": "5.01", "delay": "1.22", "wce%": "1.51", "pwr": "0.273", "ep%": "99.86", "wcre%": "100.00"}, "name": "mul12u_D42"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_CA8_pdk45.v"}, {"type": "C file", "file": "mul12u_CA8.c"}], "references": [1], "params": {"mae%": "2.72", "area": "195.2", "mre%": "26.78", "delay": "0.89", "wce%": "10.89", "pwr": "0.069", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_CA8"}, {"files": [{"type": "Verilog file", "file": "mul12u_D85.v"}, {"type": "C file", "file": "mul12u_D85.c"}], "references": [1], "params": {"mae%": "18.74", "area": "2.3", "mre%": "87.98", "delay": "0.04", "wce%": "74.95", "pwr": "0.0003", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_D85"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_unsigned/pareto_pwr_mae/fig.png", "folder": "multiplers/12x12_unsigned/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12u_5BC_pdk45.v"}, {"type": "C file", "file": "mul12u_5BC.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1605.0", "mre%": "0.00", "delay": "2.28", "wce%": "0.00", "pwr": "1.157", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12u_5BC"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_11E_pdk45.v"}, {"type": "C file", "file": "mul12u_11E.c"}], "references": [0], "params": {"mae%": "0.0000054", "area": "1598.9", "mre%": "0.00038", "delay": "2.29", "wce%": "0.000006", "pwr": "1.156", "ep%": "87.50", "wcre%": "50.00"}, "name": "mul12u_11E"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5C_pdk45.v"}, {"type": "C file", "file": "mul12u_A5C.c"}], "references": [1], "params": {"mae%": "0.0000075", "area": "1584.8", "mre%": "0.00062", "delay": "2.28", "wce%": "0.00003", "pwr": "1.152", "ep%": "50.00", "wcre%": "100.00"}, "name": "mul12u_A5C"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5D_pdk45.v"}, {"type": "C file", "file": "mul12u_A5D.c"}], "references": [1], "params": {"mae%": "0.000025", "area": "1556.7", "mre%": "0.0019", "delay": "2.27", "wce%": "0.0001", "pwr": "1.142", "ep%": "68.75", "wcre%": "100.00"}, "name": "mul12u_A5D"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5F_pdk45.v"}, {"type": "C file", "file": "mul12u_A5F.c"}], "references": [1], "params": {"mae%": "0.00019", "area": "1469.4", "mre%": "0.012", "delay": "2.34", "wce%": "0.00077", "pwr": "1.090", "ep%": "89.06", "wcre%": "100.00"}, "name": "mul12u_A5F"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A61_pdk45.v"}, {"type": "C file", "file": "mul12u_A61.c"}], "references": [1], "params": {"mae%": "0.0011", "area": "1337.0", "mre%": "0.057", "delay": "2.45", "wce%": "0.0046", "pwr": "1.009", "ep%": "96.48", "wcre%": "100.00"}, "name": "mul12u_A61"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_3A9_pdk45.v"}, {"type": "C file", "file": "mul12u_3A9.c"}], "references": [0], "params": {"mae%": "0.0058", "area": "1131.5", "mre%": "0.30", "delay": "2.88", "wce%": "0.025", "pwr": "0.817", "ep%": "99.99", "wcre%": "3601.79"}, "name": "mul12u_3A9"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A40_pdk45.v"}, {"type": "C file", "file": "mul12u_A40.c"}], "references": [1], "params": {"mae%": "0.073", "area": "768.7", "mre%": "1.67", "delay": "2.23", "wce%": "0.29", "pwr": "0.511", "ep%": "99.84", "wcre%": "100.00"}, "name": "mul12u_A40"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A28_pdk45.v"}, {"type": "C file", "file": "mul12u_A28.c"}], "references": [1], "params": {"mae%": "0.48", "area": "461.3", "mre%": "7.43", "delay": "1.48", "wce%": "1.90", "pwr": "0.237", "ep%": "99.94", "wcre%": "100.00"}, "name": "mul12u_A28"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_D34_pdk45.v"}, {"type": "C file", "file": "mul12u_D34.c"}], "references": [1], "params": {"mae%": "3.02", "area": "167.5", "mre%": "26.71", "delay": "0.62", "wce%": "12.06", "pwr": "0.055", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_D34"}, {"files": [{"type": "Verilog file", "file": "mul12u_D85.v"}, {"type": "C file", "file": "mul12u_D85.c"}], "references": [1], "params": {"mae%": "18.74", "area": "2.3", "mre%": "87.98", "delay": "0.04", "wce%": "74.95", "pwr": "0.0003", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_D85"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_unsigned/pareto_pwr_wce/fig.png", "folder": "multiplers/12x12_unsigned/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12u_5BC_pdk45.v"}, {"type": "C file", "file": "mul12u_5BC.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1605.0", "mre%": "0.00", "delay": "2.28", "wce%": "0.00", "pwr": "1.157", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12u_5BC"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_11E_pdk45.v"}, {"type": "C file", "file": "mul12u_11E.c"}], "references": [0], "params": {"mae%": "0.0000054", "area": "1598.9", "mre%": "0.00038", "delay": "2.29", "wce%": "0.000006", "pwr": "1.156", "ep%": "87.50", "wcre%": "50.00"}, "name": "mul12u_11E"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5D_pdk45.v"}, {"type": "C file", "file": "mul12u_A5D.c"}], "references": [1], "params": {"mae%": "0.000025", "area": "1556.7", "mre%": "0.0019", "delay": "2.27", "wce%": "0.0001", "pwr": "1.142", "ep%": "68.75", "wcre%": "100.00"}, "name": "mul12u_A5D"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5E_pdk45.v"}, {"type": "C file", "file": "mul12u_A5E.c"}], "references": [1], "params": {"mae%": "0.000073", "area": "1514.9", "mre%": "0.005", "delay": "2.25", "wce%": "0.00029", "pwr": "1.120", "ep%": "81.25", "wcre%": "100.00"}, "name": "mul12u_A5E"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A60_pdk45.v"}, {"type": "C file", "file": "mul12u_A60.c"}], "references": [1], "params": {"mae%": "0.00048", "area": "1405.1", "mre%": "0.026", "delay": "2.32", "wce%": "0.0019", "pwr": "1.053", "ep%": "93.75", "wcre%": "100.00"}, "name": "mul12u_A60"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A69_pdk45.v"}, {"type": "C file", "file": "mul12u_A69.c"}], "references": [1], "params": {"mae%": "0.0071", "area": "1274.6", "mre%": "0.16", "delay": "2.22", "wce%": "0.028", "pwr": "0.925", "ep%": "96.86", "wcre%": "100.00"}, "name": "mul12u_A69"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A24_pdk45.v"}, {"type": "C file", "file": "mul12u_A24.c"}], "references": [1], "params": {"mae%": "0.031", "area": "993.5", "mre%": "0.87", "delay": "2.31", "wce%": "0.12", "pwr": "0.670", "ep%": "99.68", "wcre%": "100.00"}, "name": "mul12u_A24"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A4B_pdk45.v"}, {"type": "C file", "file": "mul12u_A4B.c"}], "references": [1], "params": {"mae%": "0.18", "area": "617.6", "mre%": "3.29", "delay": "1.80", "wce%": "0.73", "pwr": "0.369", "ep%": "99.90", "wcre%": "100.00"}, "name": "mul12u_A4B"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_D84_pdk45.v"}, {"type": "C file", "file": "mul12u_D84.c"}], "references": [1], "params": {"mae%": "1.53", "area": "267.0", "mre%": "15.79", "delay": "0.81", "wce%": "6.10", "pwr": "0.106", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_D84"}, {"files": [{"type": "Verilog file", "file": "mul12u_D85.v"}, {"type": "C file", "file": "mul12u_D85.c"}], "references": [1], "params": {"mae%": "18.74", "area": "2.3", "mre%": "87.98", "delay": "0.04", "wce%": "74.95", "pwr": "0.0003", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_D85"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_unsigned/pareto_pwr_mre/fig.png", "folder": "multiplers/12x12_unsigned/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12u_5BC_pdk45.v"}, {"type": "C file", "file": "mul12u_5BC.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1605.0", "mre%": "0.00", "delay": "2.28", "wce%": "0.00", "pwr": "1.157", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12u_5BC"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A68_pdk45.v"}, {"type": "C file", "file": "mul12u_A68.c"}], "references": [1], "params": {"mae%": "0.0061", "area": "1474.5", "mre%": "0.12", "delay": "2.18", "wce%": "0.024", "pwr": "1.039", "ep%": "49.99", "wcre%": "100.00"}, "name": "mul12u_A68"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A67_pdk45.v"}, {"type": "C file", "file": "mul12u_A67.c"}], "references": [1], "params": {"mae%": "0.0061", "area": "1472.7", "mre%": "0.12", "delay": "2.19", "wce%": "0.024", "pwr": "1.034", "ep%": "62.49", "wcre%": "100.00"}, "name": "mul12u_A67"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A87_pdk45.v"}, {"type": "C file", "file": "mul12u_A87.c"}], "references": [1], "params": {"mae%": "0.018", "area": "1344.1", "mre%": "0.32", "delay": "2.08", "wce%": "0.073", "pwr": "0.906", "ep%": "74.98", "wcre%": "100.00"}, "name": "mul12u_A87"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_B8E_pdk45.v"}, {"type": "C file", "file": "mul12u_B8E.c"}], "references": [1], "params": {"mae%": "0.043", "area": "1213.6", "mre%": "0.69", "delay": "1.98", "wce%": "0.17", "pwr": "0.790", "ep%": "87.48", "wcre%": "100.00"}, "name": "mul12u_B8E"}, {"files": [{"type": "Verilog file", "file": "mul12u_D85.v"}, {"type": "C file", "file": "mul12u_D85.c"}], "references": [1], "params": {"mae%": "18.74", "area": "2.3", "mre%": "87.98", "delay": "0.04", "wce%": "74.95", "pwr": "0.0003", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_D85"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_unsigned/pareto_pwr_ep/fig.png", "folder": "multiplers/12x12_unsigned/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12u_5BC_pdk45.v"}, {"type": "C file", "file": "mul12u_5BC.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1605.0", "mre%": "0.00", "delay": "2.28", "wce%": "0.00", "pwr": "1.157", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12u_5BC"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5C_pdk45.v"}, {"type": "C file", "file": "mul12u_A5C.c"}], "references": [1], "params": {"mae%": "0.0000075", "area": "1584.8", "mre%": "0.00062", "delay": "2.28", "wce%": "0.00003", "pwr": "1.152", "ep%": "50.00", "wcre%": "100.00"}, "name": "mul12u_A5C"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A5E_pdk45.v"}, {"type": "C file", "file": "mul12u_A5E.c"}], "references": [1], "params": {"mae%": "0.000073", "area": "1514.9", "mre%": "0.005", "delay": "2.25", "wce%": "0.00029", "pwr": "1.120", "ep%": "81.25", "wcre%": "100.00"}, "name": "mul12u_A5E"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A60_pdk45.v"}, {"type": "C file", "file": "mul12u_A60.c"}], "references": [1], "params": {"mae%": "0.00048", "area": "1405.1", "mre%": "0.026", "delay": "2.32", "wce%": "0.0019", "pwr": "1.053", "ep%": "93.75", "wcre%": "100.00"}, "name": "mul12u_A60"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A62_pdk45.v"}, {"type": "C file", "file": "mul12u_A62.c"}], "references": [1], "params": {"mae%": "0.0027", "area": "1245.5", "mre%": "0.12", "delay": "2.45", "wce%": "0.011", "pwr": "0.941", "ep%": "98.05", "wcre%": "100.00"}, "name": "mul12u_A62"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_A25_pdk45.v"}, {"type": "C file", "file": "mul12u_A25.c"}], "references": [1], "params": {"mae%": "0.014", "area": "1049.8", "mre%": "0.46", "delay": "2.61", "wce%": "0.055", "pwr": "0.780", "ep%": "99.41", "wcre%": "100.00"}, "name": "mul12u_A25"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_BB0_pdk45.v"}, {"type": "C file", "file": "mul12u_BB0.c"}], "references": [1], "params": {"mae%": "0.092", "area": "746.2", "mre%": "1.89", "delay": "2.03", "wce%": "0.37", "pwr": "0.482", "ep%": "99.84", "wcre%": "100.00"}, "name": "mul12u_BB0"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_AD8_pdk45.v"}, {"type": "C file", "file": "mul12u_AD8.c"}], "references": [1], "params": {"mae%": "0.52", "area": "420.5", "mre%": "7.84", "delay": "1.50", "wce%": "2.10", "pwr": "0.220", "ep%": "99.94", "wcre%": "100.00"}, "name": "mul12u_AD8"}, {"files": [{"type": "Verilog PDK45", "file": "mul12u_D34_pdk45.v"}, {"type": "C file", "file": "mul12u_D34.c"}], "references": [1], "params": {"mae%": "3.02", "area": "167.5", "mre%": "26.71", "delay": "0.62", "wce%": "12.06", "pwr": "0.055", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_D34"}, {"files": [{"type": "Verilog file", "file": "mul12u_D85.v"}, {"type": "C file", "file": "mul12u_D85.c"}], "references": [1], "params": {"mae%": "18.74", "area": "2.3", "mre%": "87.98", "delay": "0.04", "wce%": "74.95", "pwr": "0.0003", "ep%": "99.95", "wcre%": "100.00"}, "name": "mul12u_D85"}], "references": ["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_unsigned/pareto_pwr_mse/fig.png", "folder": "multiplers/12x12_unsigned/pareto_pwr_mse"}], "description": "12-bit unsigned multiplier", "bitwidth": 12}, {"items": 47, "folder": "multiplers/16x16_unsigned", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul16u_318C_pdk45.v"}, {"type": "C file", "file": "mul16u_318C.c"}], "references": [0], "params": {"mae%": "0.00", "area": "3203.0", "mre%": "0.00", "delay": "3.11", "wce%": "0.00", "pwr": "2.202", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16u_318C"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_2DA3_pdk45.v"}, {"type": "C file", "file": "mul16u_2DA3.c"}], "references": [0], "params": {"mae%": "0.00000003", "area": "3118.5", "mre%": "0.0000044", "delay": "3.11", "wce%": "0.000000093", "pwr": "2.188", "ep%": "64.06", "wcre%": "100.00"}, "name": "mul16u_2DA3"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_173E_pdk45.v"}, {"type": "C file", "file": "mul16u_173E.c"}], "references": [0], "params": {"mae%": "0.00000057", "area": "3019.9", "mre%": "0.000071", "delay": "3.11", "wce%": "0.0000018", "pwr": "2.135", "ep%": "98.12", "wcre%": "3100.00"}, "name": "mul16u_173E"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_38A5_pdk45.v"}, {"type": "C file", "file": "mul16u_38A5.c"}], "references": [0], "params": {"mae%": "0.0000045", "area": "2800.8", "mre%": "0.0005", "delay": "2.79", "wce%": "0.000021", "pwr": "1.952", "ep%": "98.71", "wcre%": "100.00"}, "name": "mul16u_38A5"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_40A0_pdk45.v"}, {"type": "C file", "file": "mul16u_40A0.c"}], "references": [0], "params": {"mae%": "0.000075", "area": "2404.2", "mre%": "0.0067", "delay": "2.44", "wce%": "0.00042", "pwr": "1.648", "ep%": "99.84", "wcre%": "300.39"}, "name": "mul16u_40A0"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_3582_pdk45.v"}, {"type": "C file", "file": "mul16u_3582.c"}], "references": [0], "params": {"mae%": "0.00073", "area": "1900.2", "mre%": "0.047", "delay": "2.45", "wce%": "0.0047", "pwr": "1.231", "ep%": "99.98", "wcre%": "106.25"}, "name": "mul16u_3582"}, {"files": [{"type": "Verilog file", "file": "mul16u_25D6.v"}, {"type": "C file", "file": "mul16u_25D6.c"}], "references": [0], "params": {"mae%": "0.011", "area": "1284.9", "mre%": "0.46", "delay": "2.03", "wce%": "0.058", "pwr": "0.791", "ep%": "100.00", "wcre%": "1500.00"}, "name": "mul16u_25D6"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_4716_pdk45.v"}, {"type": "C file", "file": "mul16u_4716.c"}], "references": [0], "params": {"mae%": "0.10", "area": "746.2", "mre%": "2.07", "delay": "2.03", "wce%": "0.41", "pwr": "0.482", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4716"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_4A78_pdk45.v"}, {"type": "C file", "file": "mul16u_4A78.c"}], "references": [0], "params": {"mae%": "1.54", "area": "269.4", "mre%": "15.90", "delay": "0.81", "wce%": "6.15", "pwr": "0.106", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4A78"}, {"files": [{"type": "Verilog file", "file": "mul16u_4A80.v"}, {"type": "C file", "file": "mul16u_4A80.c"}], "references": [0], "params": {"mae%": "18.75", "area": "2.3", "mre%": "87.99", "delay": "0.04", "wce%": "75.00", "pwr": "0.0003", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4A80"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_unsigned/pareto_pwr_mae/fig.png", "folder": "multiplers/16x16_unsigned/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul16u_318C_pdk45.v"}, {"type": "C file", "file": "mul16u_318C.c"}], "references": [0], "params": {"mae%": "0.00", "area": "3203.0", "mre%": "0.00", "delay": "3.11", "wce%": "0.00", "pwr": "2.202", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16u_318C"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_351C_pdk45.v"}, {"type": "C file", "file": "mul16u_351C.c"}], "references": [0], "params": {"mae%": "0.00000011", "area": "3128.4", "mre%": "0.000015", "delay": "3.15", "wce%": "0.00000023", "pwr": "2.176", "ep%": "90.62", "wcre%": "800.00"}, "name": "mul16u_351C"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_3446_pdk45.v"}, {"type": "C file", "file": "mul16u_3446.c"}], "references": [0], "params": {"mae%": "0.00000086", "area": "2992.3", "mre%": "0.00013", "delay": "3.09", "wce%": "0.0000027", "pwr": "2.106", "ep%": "97.72", "wcre%": "8300.00"}, "name": "mul16u_3446"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_1152_pdk45.v"}, {"type": "C file", "file": "mul16u_1152.c"}], "references": [0], "params": {"mae%": "0.0000086", "area": "2782.9", "mre%": "0.00091", "delay": "2.52", "wce%": "0.000037", "pwr": "1.893", "ep%": "98.99", "wcre%": "103.12"}, "name": "mul16u_1152"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_40A0_pdk45.v"}, {"type": "C file", "file": "mul16u_40A0.c"}], "references": [0], "params": {"mae%": "0.000075", "area": "2404.2", "mre%": "0.0067", "delay": "2.44", "wce%": "0.00042", "pwr": "1.648", "ep%": "99.84", "wcre%": "300.39"}, "name": "mul16u_40A0"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_3582_pdk45.v"}, {"type": "C file", "file": "mul16u_3582.c"}], "references": [0], "params": {"mae%": "0.00073", "area": "1900.2", "mre%": "0.047", "delay": "2.45", "wce%": "0.0047", "pwr": "1.231", "ep%": "99.98", "wcre%": "106.25"}, "name": "mul16u_3582"}, {"files": [{"type": "Verilog file", "file": "mul16u_25D6.v"}, {"type": "C file", "file": "mul16u_25D6.c"}], "references": [0], "params": {"mae%": "0.011", "area": "1284.9", "mre%": "0.46", "delay": "2.03", "wce%": "0.058", "pwr": "0.791", "ep%": "100.00", "wcre%": "1500.00"}, "name": "mul16u_25D6"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_4715_pdk45.v"}, {"type": "C file", "file": "mul16u_4715.c"}], "references": [0], "params": {"mae%": "0.16", "area": "642.0", "mre%": "3.06", "delay": "1.97", "wce%": "0.63", "pwr": "0.401", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4715"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_4927_pdk45.v"}, {"type": "C file", "file": "mul16u_4927.c"}], "references": [0], "params": {"mae%": "1.76", "area": "244.0", "mre%": "19.30", "delay": "1.03", "wce%": "7.03", "pwr": "0.101", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4927"}, {"files": [{"type": "Verilog file", "file": "mul16u_4A80.v"}, {"type": "C file", "file": "mul16u_4A80.c"}], "references": [0], "params": {"mae%": "18.75", "area": "2.3", "mre%": "87.99", "delay": "0.04", "wce%": "75.00", "pwr": "0.0003", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4A80"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_unsigned/pareto_pwr_wce/fig.png", "folder": "multiplers/16x16_unsigned/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul16u_318C_pdk45.v"}, {"type": "C file", "file": "mul16u_318C.c"}], "references": [0], "params": {"mae%": "0.00", "area": "3203.0", "mre%": "0.00", "delay": "3.11", "wce%": "0.00", "pwr": "2.202", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16u_318C"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_2DA3_pdk45.v"}, {"type": "C file", "file": "mul16u_2DA3.c"}], "references": [0], "params": {"mae%": "0.00000003", "area": "3118.5", "mre%": "0.0000044", "delay": "3.11", "wce%": "0.000000093", "pwr": "2.188", "ep%": "64.06", "wcre%": "100.00"}, "name": "mul16u_2DA3"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_28BA_pdk45.v"}, {"type": "C file", "file": "mul16u_28BA.c"}], "references": [0], "params": {"mae%": "0.00000029", "area": "3064.1", "mre%": "0.000038", "delay": "3.12", "wce%": "0.000001", "pwr": "2.149", "ep%": "91.60", "wcre%": "700.00"}, "name": "mul16u_28BA"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_2B91_pdk45.v"}, {"type": "C file", "file": "mul16u_2B91.c"}], "references": [0], "params": {"mae%": "0.000003", "area": "2889.5", "mre%": "0.00034", "delay": "2.90", "wce%": "0.000012", "pwr": "2.002", "ep%": "99.11", "wcre%": "7900.00"}, "name": "mul16u_2B91"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_3DCE_pdk45.v"}, {"type": "C file", "file": "mul16u_3DCE.c"}], "references": [0], "params": {"mae%": "0.000026", "area": "2589.1", "mre%": "0.0024", "delay": "2.32", "wce%": "0.00011", "pwr": "1.783", "ep%": "99.26", "wcre%": "1500.00"}, "name": "mul16u_3DCE"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_40A0_pdk45.v"}, {"type": "C file", "file": "mul16u_40A0.c"}], "references": [0], "params": {"mae%": "0.000075", "area": "2404.2", "mre%": "0.0067", "delay": "2.44", "wce%": "0.00042", "pwr": "1.648", "ep%": "99.84", "wcre%": "300.39"}, "name": "mul16u_40A0"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_E39_pdk45.v"}, {"type": "C file", "file": "mul16u_E39.c"}], "references": [0], "params": {"mae%": "0.0031", "area": "1599.4", "mre%": "0.17", "delay": "1.89", "wce%": "0.018", "pwr": "0.984", "ep%": "99.99", "wcre%": "162.50"}, "name": "mul16u_E39"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_1C7B_pdk45.v"}, {"type": "C file", "file": "mul16u_1C7B.c"}], "references": [0], "params": {"mae%": "0.048", "area": "872.9", "mre%": "1.34", "delay": "1.64", "wce%": "0.20", "pwr": "0.512", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_1C7B"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_4A74_pdk45.v"}, {"type": "C file", "file": "mul16u_4A74.c"}], "references": [0], "params": {"mae%": "0.77", "area": "385.8", "mre%": "9.15", "delay": "1.01", "wce%": "3.10", "pwr": "0.176", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4A74"}, {"files": [{"type": "Verilog file", "file": "mul16u_4A80.v"}, {"type": "C file", "file": "mul16u_4A80.c"}], "references": [0], "params": {"mae%": "18.75", "area": "2.3", "mre%": "87.99", "delay": "0.04", "wce%": "75.00", "pwr": "0.0003", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4A80"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_unsigned/pareto_pwr_mre/fig.png", "folder": "multiplers/16x16_unsigned/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul16u_318C_pdk45.v"}, {"type": "C file", "file": "mul16u_318C.c"}], "references": [0], "params": {"mae%": "0.00", "area": "3203.0", "mre%": "0.00", "delay": "3.11", "wce%": "0.00", "pwr": "2.202", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16u_318C"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_41F5_pdk45.v"}, {"type": "C file", "file": "mul16u_41F5.c"}], "references": [0], "params": {"mae%": "0.0000015", "area": "3084.2", "mre%": "0.00011", "delay": "3.12", "wce%": "0.000006", "pwr": "2.184", "ep%": "37.50", "wcre%": "100.00"}, "name": "mul16u_41F5"}, {"files": [{"type": "Verilog file", "file": "mul16u_199A.v"}, {"type": "C file", "file": "mul16u_199A.c"}], "references": [0], "params": {"mae%": "0.00029", "area": "3052.3", "mre%": "0.012", "delay": "3.13", "wce%": "0.0015", "pwr": "2.173", "ep%": "47.90", "wcre%": "100.00"}, "name": "mul16u_199A"}, {"files": [{"type": "Verilog file", "file": "mul16u_D61.v"}, {"type": "C file", "file": "mul16u_D61.c"}], "references": [0], "params": {"mae%": "0.00038", "area": "3086.1", "mre%": "0.014", "delay": "3.03", "wce%": "0.0015", "pwr": "2.153", "ep%": "56.25", "wcre%": "100.00"}, "name": "mul16u_D61"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_471A_pdk45.v"}, {"type": "C file", "file": "mul16u_471A.c"}], "references": [0], "params": {"mae%": "0.0011", "area": "2507.9", "mre%": "0.027", "delay": "2.95", "wce%": "0.0046", "pwr": "2.039", "ep%": "81.25", "wcre%": "100.00"}, "name": "mul16u_471A"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_4837_pdk45.v"}, {"type": "C file", "file": "mul16u_4837.c"}], "references": [0], "params": {"mae%": "0.0027", "area": "2332.4", "mre%": "0.058", "delay": "2.84", "wce%": "0.011", "pwr": "1.859", "ep%": "90.62", "wcre%": "100.00"}, "name": "mul16u_4837"}, {"files": [{"type": "Verilog file", "file": "mul16u_4A80.v"}, {"type": "C file", "file": "mul16u_4A80.c"}], "references": [0], "params": {"mae%": "18.75", "area": "2.3", "mre%": "87.99", "delay": "0.04", "wce%": "75.00", "pwr": "0.0003", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4A80"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_unsigned/pareto_pwr_ep/fig.png", "folder": "multiplers/16x16_unsigned/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul16u_318C_pdk45.v"}, {"type": "C file", "file": "mul16u_318C.c"}], "references": [0], "params": {"mae%": "0.00", "area": "3203.0", "mre%": "0.00", "delay": "3.11", "wce%": "0.00", "pwr": "2.202", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16u_318C"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_1592_pdk45.v"}, {"type": "C file", "file": "mul16u_1592.c"}], "references": [0], "params": {"mae%": "0.000000068", "area": "3109.1", "mre%": "0.0000097", "delay": "3.11", "wce%": "0.00000021", "pwr": "2.180", "ep%": "71.09", "wcre%": "100.00"}, "name": "mul16u_1592"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_3376_pdk45.v"}, {"type": "C file", "file": "mul16u_3376.c"}], "references": [0], "params": {"mae%": "0.00000096", "area": "2977.2", "mre%": "0.00013", "delay": "3.02", "wce%": "0.0000032", "pwr": "2.087", "ep%": "98.37", "wcre%": "7900.00"}, "name": "mul16u_3376"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_1A76_pdk45.v"}, {"type": "C file", "file": "mul16u_1A76.c"}], "references": [0], "params": {"mae%": "0.000011", "area": "2685.3", "mre%": "0.0011", "delay": "2.62", "wce%": "0.000051", "pwr": "1.855", "ep%": "99.15", "wcre%": "300.00"}, "name": "mul16u_1A76"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_40A0_pdk45.v"}, {"type": "C file", "file": "mul16u_40A0.c"}], "references": [0], "params": {"mae%": "0.000075", "area": "2404.2", "mre%": "0.0067", "delay": "2.44", "wce%": "0.00042", "pwr": "1.648", "ep%": "99.84", "wcre%": "300.39"}, "name": "mul16u_40A0"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_26E1_pdk45.v"}, {"type": "C file", "file": "mul16u_26E1.c"}], "references": [0], "params": {"mae%": "0.0013", "area": "2044.7", "mre%": "0.083", "delay": "2.90", "wce%": "0.0062", "pwr": "1.230", "ep%": "99.98", "wcre%": "300.00"}, "name": "mul16u_26E1"}, {"files": [{"type": "Verilog file", "file": "mul16u_25D6.v"}, {"type": "C file", "file": "mul16u_25D6.c"}], "references": [0], "params": {"mae%": "0.011", "area": "1284.9", "mre%": "0.46", "delay": "2.03", "wce%": "0.058", "pwr": "0.791", "ep%": "100.00", "wcre%": "1500.00"}, "name": "mul16u_25D6"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_4715_pdk45.v"}, {"type": "C file", "file": "mul16u_4715.c"}], "references": [0], "params": {"mae%": "0.16", "area": "642.0", "mre%": "3.06", "delay": "1.97", "wce%": "0.63", "pwr": "0.401", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4715"}, {"files": [{"type": "Verilog PDK45", "file": "mul16u_4927_pdk45.v"}, {"type": "C file", "file": "mul16u_4927.c"}], "references": [0], "params": {"mae%": "1.76", "area": "244.0", "mre%": "19.30", "delay": "1.03", "wce%": "7.03", "pwr": "0.101", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4927"}, {"files": [{"type": "Verilog file", "file": "mul16u_4456.v"}, {"type": "C file", "file": "mul16u_4456.c"}], "references": [0], "params": {"mae%": "15.62", "area": "4.7", "mre%": "79.49", "delay": "0.04", "wce%": "62.50", "pwr": "0.00063", "ep%": "100.00", "wcre%": "100.00"}, "name": "mul16u_4456"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_unsigned/pareto_pwr_mse/fig.png", "folder": "multiplers/16x16_unsigned/pareto_pwr_mse"}], "description": "16-bit unsigned multiplier", "bitwidth": 16}], "id": 1, "description": "Multipliers (unsigned)"}, {"items": 102, "folder": "multiplers", "datasets": [{"items": 39, "folder": "multiplers/8x8_signed", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8s_E0F9_pdk45.v"}, {"type": "C file", "file": "mul8s_E0F9.c"}], "references": [0], "params": {"mae%": "0.00", "area": "729.8", "mre%": "0.00", "delay": "1.48", "wce%": "0.00", "pwr": "0.425", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8s_E0F9"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0FB_pdk45.v"}, {"type": "C file", "file": "mul8s_E0FB.c"}], "references": [0], "params": {"mae%": "0.0018", "area": "711.0", "mre%": "0.28", "delay": "1.48", "wce%": "0.0076", "pwr": "0.422", "ep%": "50.00", "wcre%": "500.00"}, "name": "mul8s_E0FB"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0FC_pdk45.v"}, {"type": "C file", "file": "mul8s_E0FC.c"}], "references": [0], "params": {"mae%": "0.0064", "area": "685.2", "mre%": "0.90", "delay": "1.47", "wce%": "0.026", "pwr": "0.410", "ep%": "68.75", "wcre%": "1700.00"}, "name": "mul8s_E0FC"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E073_pdk45.v"}, {"type": "C file", "file": "mul8s_E073.c"}], "references": [0], "params": {"mae%": "0.051", "area": "635.0", "mre%": "2.73", "delay": "1.37", "wce%": "0.21", "pwr": "0.363", "ep%": "74.80", "wcre%": "900.00"}, "name": "mul8s_E073"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1C8_pdk45.v"}, {"type": "C file", "file": "mul8s_E1C8.c"}], "references": [0], "params": {"mae%": "0.081", "area": "558.9", "mre%": "4.41", "delay": "1.36", "wce%": "0.39", "pwr": "0.301", "ep%": "74.61", "wcre%": "300.00"}, "name": "mul8s_E1C8"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1C4_pdk45.v"}, {"type": "C file", "file": "mul8s_E1C4.c"}], "references": [0], "params": {"mae%": "0.23", "area": "411.6", "mre%": "12.26", "delay": "1.14", "wce%": "1.16", "pwr": "0.200", "ep%": "93.16", "wcre%": "1500.00"}, "name": "mul8s_E1C4"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1A6_pdk45.v"}, {"type": "C file", "file": "mul8s_E1A6.c"}], "references": [0], "params": {"mae%": "0.52", "area": "284.9", "mre%": "27.44", "delay": "0.94", "wce%": "2.66", "pwr": "0.126", "ep%": "97.75", "wcre%": "6300.00"}, "name": "mul8s_E1A6"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E070_pdk45.v"}, {"type": "C file", "file": "mul8s_E070.c"}], "references": [0], "params": {"mae%": "3.08", "area": "172.2", "mre%": "135.77", "delay": "0.89", "wce%": "12.30", "pwr": "0.052", "ep%": "98.05", "wcre%": "6300.00"}, "name": "mul8s_E070"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/8x8_signed/pareto_pwr_mae/fig.png", "folder": "multiplers/8x8_signed/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8s_E0F9_pdk45.v"}, {"type": "C file", "file": "mul8s_E0F9.c"}], "references": [0], "params": {"mae%": "0.00", "area": "729.8", "mre%": "0.00", "delay": "1.48", "wce%": "0.00", "pwr": "0.425", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8s_E0F9"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0FB_pdk45.v"}, {"type": "C file", "file": "mul8s_E0FB.c"}], "references": [0], "params": {"mae%": "0.0018", "area": "711.0", "mre%": "0.28", "delay": "1.48", "wce%": "0.0076", "pwr": "0.422", "ep%": "50.00", "wcre%": "500.00"}, "name": "mul8s_E0FB"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0FC_pdk45.v"}, {"type": "C file", "file": "mul8s_E0FC.c"}], "references": [0], "params": {"mae%": "0.0064", "area": "685.2", "mre%": "0.90", "delay": "1.47", "wce%": "0.026", "pwr": "0.410", "ep%": "68.75", "wcre%": "1700.00"}, "name": "mul8s_E0FC"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E114_pdk45.v"}, {"type": "C file", "file": "mul8s_E114.c"}], "references": [0], "params": {"mae%": "0.019", "area": "641.1", "mre%": "2.53", "delay": "1.51", "wce%": "0.075", "pwr": "0.391", "ep%": "81.25", "wcre%": "4900.00"}, "name": "mul8s_E114"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E073_pdk45.v"}, {"type": "C file", "file": "mul8s_E073.c"}], "references": [0], "params": {"mae%": "0.051", "area": "635.0", "mre%": "2.73", "delay": "1.37", "wce%": "0.21", "pwr": "0.363", "ep%": "74.80", "wcre%": "900.00"}, "name": "mul8s_E073"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1C8_pdk45.v"}, {"type": "C file", "file": "mul8s_E1C8.c"}], "references": [0], "params": {"mae%": "0.081", "area": "558.9", "mre%": "4.41", "delay": "1.36", "wce%": "0.39", "pwr": "0.301", "ep%": "74.61", "wcre%": "300.00"}, "name": "mul8s_E1C8"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1C4_pdk45.v"}, {"type": "C file", "file": "mul8s_E1C4.c"}], "references": [0], "params": {"mae%": "0.23", "area": "411.6", "mre%": "12.26", "delay": "1.14", "wce%": "1.16", "pwr": "0.200", "ep%": "93.16", "wcre%": "1500.00"}, "name": "mul8s_E1C4"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1A6_pdk45.v"}, {"type": "C file", "file": "mul8s_E1A6.c"}], "references": [0], "params": {"mae%": "0.52", "area": "284.9", "mre%": "27.44", "delay": "0.94", "wce%": "2.66", "pwr": "0.126", "ep%": "97.75", "wcre%": "6300.00"}, "name": "mul8s_E1A6"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E070_pdk45.v"}, {"type": "C file", "file": "mul8s_E070.c"}], "references": [0], "params": {"mae%": "3.08", "area": "172.2", "mre%": "135.77", "delay": "0.89", "wce%": "12.30", "pwr": "0.052", "ep%": "98.05", "wcre%": "6300.00"}, "name": "mul8s_E070"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/8x8_signed/pareto_pwr_wce/fig.png", "folder": "multiplers/8x8_signed/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8s_E0F9_pdk45.v"}, {"type": "C file", "file": "mul8s_E0F9.c"}], "references": [0], "params": {"mae%": "0.00", "area": "729.8", "mre%": "0.00", "delay": "1.48", "wce%": "0.00", "pwr": "0.425", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8s_E0F9"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0FB_pdk45.v"}, {"type": "C file", "file": "mul8s_E0FB.c"}], "references": [0], "params": {"mae%": "0.0018", "area": "711.0", "mre%": "0.28", "delay": "1.48", "wce%": "0.0076", "pwr": "0.422", "ep%": "50.00", "wcre%": "500.00"}, "name": "mul8s_E0FB"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0FC_pdk45.v"}, {"type": "C file", "file": "mul8s_E0FC.c"}], "references": [0], "params": {"mae%": "0.0064", "area": "685.2", "mre%": "0.90", "delay": "1.47", "wce%": "0.026", "pwr": "0.410", "ep%": "68.75", "wcre%": "1700.00"}, "name": "mul8s_E0FC"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E079_pdk45.v"}, {"type": "C file", "file": "mul8s_E079.c"}], "references": [0], "params": {"mae%": "0.056", "area": "599.8", "mre%": "3.64", "delay": "1.36", "wce%": "0.25", "pwr": "0.351", "ep%": "84.18", "wcre%": "3300.00"}, "name": "mul8s_E079"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E105_pdk45.v"}, {"type": "C file", "file": "mul8s_E105.c"}], "references": [0], "params": {"mae%": "0.15", "area": "543.0", "mre%": "8.93", "delay": "1.33", "wce%": "0.69", "pwr": "0.289", "ep%": "91.89", "wcre%": "6500.00"}, "name": "mul8s_E105"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1C4_pdk45.v"}, {"type": "C file", "file": "mul8s_E1C4.c"}], "references": [0], "params": {"mae%": "0.23", "area": "411.6", "mre%": "12.26", "delay": "1.14", "wce%": "1.16", "pwr": "0.200", "ep%": "93.16", "wcre%": "1500.00"}, "name": "mul8s_E1C4"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1A6_pdk45.v"}, {"type": "C file", "file": "mul8s_E1A6.c"}], "references": [0], "params": {"mae%": "0.52", "area": "284.9", "mre%": "27.44", "delay": "0.94", "wce%": "2.66", "pwr": "0.126", "ep%": "97.75", "wcre%": "6300.00"}, "name": "mul8s_E1A6"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E070_pdk45.v"}, {"type": "C file", "file": "mul8s_E070.c"}], "references": [0], "params": {"mae%": "3.08", "area": "172.2", "mre%": "135.77", "delay": "0.89", "wce%": "12.30", "pwr": "0.052", "ep%": "98.05", "wcre%": "6300.00"}, "name": "mul8s_E070"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/8x8_signed/pareto_pwr_mre/fig.png", "folder": "multiplers/8x8_signed/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8s_E0F9_pdk45.v"}, {"type": "C file", "file": "mul8s_E0F9.c"}], "references": [0], "params": {"mae%": "0.00", "area": "729.8", "mre%": "0.00", "delay": "1.48", "wce%": "0.00", "pwr": "0.425", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8s_E0F9"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E075_pdk45.v"}, {"type": "C file", "file": "mul8s_E075.c"}], "references": [0], "params": {"mae%": "0.049", "area": "652.8", "mre%": "2.40", "delay": "1.37", "wce%": "0.20", "pwr": "0.369", "ep%": "49.80", "wcre%": "100.00"}, "name": "mul8s_E075"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1C8_pdk45.v"}, {"type": "C file", "file": "mul8s_E1C8.c"}], "references": [0], "params": {"mae%": "0.081", "area": "558.9", "mre%": "4.41", "delay": "1.36", "wce%": "0.39", "pwr": "0.301", "ep%": "74.61", "wcre%": "300.00"}, "name": "mul8s_E1C8"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0CE_pdk45.v"}, {"type": "C file", "file": "mul8s_E0CE.c"}], "references": [0], "params": {"mae%": "0.34", "area": "482.4", "mre%": "15.72", "delay": "1.19", "wce%": "1.37", "pwr": "0.237", "ep%": "87.16", "wcre%": "700.00"}, "name": "mul8s_E0CE"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E070_pdk45.v"}, {"type": "C file", "file": "mul8s_E070.c"}], "references": [0], "params": {"mae%": "3.08", "area": "172.2", "mre%": "135.77", "delay": "0.89", "wce%": "12.30", "pwr": "0.052", "ep%": "98.05", "wcre%": "6300.00"}, "name": "mul8s_E070"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/8x8_signed/pareto_pwr_ep/fig.png", "folder": "multiplers/8x8_signed/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul8s_E0F9_pdk45.v"}, {"type": "C file", "file": "mul8s_E0F9.c"}], "references": [0], "params": {"mae%": "0.00", "area": "729.8", "mre%": "0.00", "delay": "1.48", "wce%": "0.00", "pwr": "0.425", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul8s_E0F9"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0FB_pdk45.v"}, {"type": "C file", "file": "mul8s_E0FB.c"}], "references": [0], "params": {"mae%": "0.0018", "area": "711.0", "mre%": "0.28", "delay": "1.48", "wce%": "0.0076", "pwr": "0.422", "ep%": "50.00", "wcre%": "500.00"}, "name": "mul8s_E0FB"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E0FC_pdk45.v"}, {"type": "C file", "file": "mul8s_E0FC.c"}], "references": [0], "params": {"mae%": "0.0064", "area": "685.2", "mre%": "0.90", "delay": "1.47", "wce%": "0.026", "pwr": "0.410", "ep%": "68.75", "wcre%": "1700.00"}, "name": "mul8s_E0FC"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E114_pdk45.v"}, {"type": "C file", "file": "mul8s_E114.c"}], "references": [0], "params": {"mae%": "0.019", "area": "641.1", "mre%": "2.53", "delay": "1.51", "wce%": "0.075", "pwr": "0.391", "ep%": "81.25", "wcre%": "4900.00"}, "name": "mul8s_E114"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E079_pdk45.v"}, {"type": "C file", "file": "mul8s_E079.c"}], "references": [0], "params": {"mae%": "0.056", "area": "599.8", "mre%": "3.64", "delay": "1.36", "wce%": "0.25", "pwr": "0.351", "ep%": "84.18", "wcre%": "3300.00"}, "name": "mul8s_E079"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E105_pdk45.v"}, {"type": "C file", "file": "mul8s_E105.c"}], "references": [0], "params": {"mae%": "0.15", "area": "543.0", "mre%": "8.93", "delay": "1.33", "wce%": "0.69", "pwr": "0.289", "ep%": "91.89", "wcre%": "6500.00"}, "name": "mul8s_E105"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1C4_pdk45.v"}, {"type": "C file", "file": "mul8s_E1C4.c"}], "references": [0], "params": {"mae%": "0.23", "area": "411.6", "mre%": "12.26", "delay": "1.14", "wce%": "1.16", "pwr": "0.200", "ep%": "93.16", "wcre%": "1500.00"}, "name": "mul8s_E1C4"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E1A6_pdk45.v"}, {"type": "C file", "file": "mul8s_E1A6.c"}], "references": [0], "params": {"mae%": "0.52", "area": "284.9", "mre%": "27.44", "delay": "0.94", "wce%": "2.66", "pwr": "0.126", "ep%": "97.75", "wcre%": "6300.00"}, "name": "mul8s_E1A6"}, {"files": [{"type": "Verilog PDK45", "file": "mul8s_E070_pdk45.v"}, {"type": "C file", "file": "mul8s_E070.c"}], "references": [0], "params": {"mae%": "3.08", "area": "172.2", "mre%": "135.77", "delay": "0.89", "wce%": "12.30", "pwr": "0.052", "ep%": "98.05", "wcre%": "6300.00"}, "name": "mul8s_E070"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/8x8_signed/pareto_pwr_mse/fig.png", "folder": "multiplers/8x8_signed/pareto_pwr_mse"}], "description": "8-bit signed multiplier", "bitwidth": 8}, {"items": 41, "folder": "multiplers/12x12_signed", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12s_B09_pdk45.v"}, {"type": "C file", "file": "mul12s_B09.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1650.5", "mre%": "0.00", "delay": "2.33", "wce%": "0.00", "pwr": "1.210", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12s_B09"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0A_pdk45.v"}, {"type": "C file", "file": "mul12s_B0A.c"}], "references": [0], "params": {"mae%": "0.0000012", "area": "1644.4", "mre%": "0.00047", "delay": "2.34", "wce%": "0.000006", "pwr": "1.205", "ep%": "25.00", "wcre%": "100.00"}, "name": "mul12s_B0A"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0B_pdk45.v"}, {"type": "C file", "file": "mul12s_B0B.c"}], "references": [0], "params": {"mae%": "0.0000072", "area": "1631.8", "mre%": "0.0023", "delay": "2.32", "wce%": "0.00003", "pwr": "1.200", "ep%": "50.00", "wcre%": "500.00"}, "name": "mul12s_B0B"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0C_pdk45.v"}, {"type": "C file", "file": "mul12s_B0C.c"}], "references": [0], "params": {"mae%": "0.000025", "area": "1605.9", "mre%": "0.0076", "delay": "2.32", "wce%": "0.0001", "pwr": "1.189", "ep%": "68.75", "wcre%": "1700.00"}, "name": "mul12s_B0C"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0D_pdk45.v"}, {"type": "C file", "file": "mul12s_B0D.c"}], "references": [0], "params": {"mae%": "0.000073", "area": "1564.2", "mre%": "0.021", "delay": "2.30", "wce%": "0.00029", "pwr": "1.168", "ep%": "81.25", "wcre%": "4900.00"}, "name": "mul12s_B0D"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_AFA_pdk45.v"}, {"type": "C file", "file": "mul12s_AFA.c"}], "references": [0], "params": {"mae%": "0.0031", "area": "1443.6", "mre%": "0.25", "delay": "2.22", "wce%": "0.013", "pwr": "1.055", "ep%": "90.61", "wcre%": "9700.00"}, "name": "mul12s_AFA"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_AE8_pdk45.v"}, {"type": "C file", "file": "mul12s_AE8.c"}], "references": [0], "params": {"mae%": "0.0092", "area": "1395.2", "mre%": "0.65", "delay": "2.12", "wce%": "0.037", "pwr": "0.948", "ep%": "92.17", "wcre%": "6500.00"}, "name": "mul12s_AE8"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_D93_pdk45.v"}, {"type": "C file", "file": "mul12s_D93.c"}], "references": [0], "params": {"mae%": "0.032", "area": "925.0", "mre%": "2.64", "delay": "1.70", "wce%": "0.17", "pwr": "0.579", "ep%": "98.39", "wcre%": "6300.00"}, "name": "mul12s_D93"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B6D_pdk45.v"}, {"type": "C file", "file": "mul12s_B6D.c"}], "references": [0], "params": {"mae%": "0.19", "area": "874.8", "mre%": "12.72", "delay": "1.78", "wce%": "0.77", "pwr": "0.497", "ep%": "98.41", "wcre%": "6300.00"}, "name": "mul12s_B6D"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_signed/pareto_pwr_mae/fig.png", "folder": "multiplers/12x12_signed/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12s_B09_pdk45.v"}, {"type": "C file", "file": "mul12s_B09.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1650.5", "mre%": "0.00", "delay": "2.33", "wce%": "0.00", "pwr": "1.210", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12s_B09"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0A_pdk45.v"}, {"type": "C file", "file": "mul12s_B0A.c"}], "references": [0], "params": {"mae%": "0.0000012", "area": "1644.4", "mre%": "0.00047", "delay": "2.34", "wce%": "0.000006", "pwr": "1.205", "ep%": "25.00", "wcre%": "100.00"}, "name": "mul12s_B0A"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0B_pdk45.v"}, {"type": "C file", "file": "mul12s_B0B.c"}], "references": [0], "params": {"mae%": "0.0000072", "area": "1631.8", "mre%": "0.0023", "delay": "2.32", "wce%": "0.00003", "pwr": "1.200", "ep%": "50.00", "wcre%": "500.00"}, "name": "mul12s_B0B"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0D_pdk45.v"}, {"type": "C file", "file": "mul12s_B0D.c"}], "references": [0], "params": {"mae%": "0.000073", "area": "1564.2", "mre%": "0.021", "delay": "2.30", "wce%": "0.00029", "pwr": "1.168", "ep%": "81.25", "wcre%": "4900.00"}, "name": "mul12s_B0D"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_AFA_pdk45.v"}, {"type": "C file", "file": "mul12s_AFA.c"}], "references": [0], "params": {"mae%": "0.0031", "area": "1443.6", "mre%": "0.25", "delay": "2.22", "wce%": "0.013", "pwr": "1.055", "ep%": "90.61", "wcre%": "9700.00"}, "name": "mul12s_AFA"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_AE8_pdk45.v"}, {"type": "C file", "file": "mul12s_AE8.c"}], "references": [0], "params": {"mae%": "0.0092", "area": "1395.2", "mre%": "0.65", "delay": "2.12", "wce%": "0.037", "pwr": "0.948", "ep%": "92.17", "wcre%": "6500.00"}, "name": "mul12s_AE8"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_D93_pdk45.v"}, {"type": "C file", "file": "mul12s_D93.c"}], "references": [0], "params": {"mae%": "0.032", "area": "925.0", "mre%": "2.64", "delay": "1.70", "wce%": "0.17", "pwr": "0.579", "ep%": "98.39", "wcre%": "6300.00"}, "name": "mul12s_D93"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B6D_pdk45.v"}, {"type": "C file", "file": "mul12s_B6D.c"}], "references": [0], "params": {"mae%": "0.19", "area": "874.8", "mre%": "12.72", "delay": "1.78", "wce%": "0.77", "pwr": "0.497", "ep%": "98.41", "wcre%": "6300.00"}, "name": "mul12s_B6D"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_signed/pareto_pwr_wce/fig.png", "folder": "multiplers/12x12_signed/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12s_B09_pdk45.v"}, {"type": "C file", "file": "mul12s_B09.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1650.5", "mre%": "0.00", "delay": "2.33", "wce%": "0.00", "pwr": "1.210", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12s_B09"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0A_pdk45.v"}, {"type": "C file", "file": "mul12s_B0A.c"}], "references": [0], "params": {"mae%": "0.0000012", "area": "1644.4", "mre%": "0.00047", "delay": "2.34", "wce%": "0.000006", "pwr": "1.205", "ep%": "25.00", "wcre%": "100.00"}, "name": "mul12s_B0A"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0B_pdk45.v"}, {"type": "C file", "file": "mul12s_B0B.c"}], "references": [0], "params": {"mae%": "0.0000072", "area": "1631.8", "mre%": "0.0023", "delay": "2.32", "wce%": "0.00003", "pwr": "1.200", "ep%": "50.00", "wcre%": "500.00"}, "name": "mul12s_B0B"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0C_pdk45.v"}, {"type": "C file", "file": "mul12s_B0C.c"}], "references": [0], "params": {"mae%": "0.000025", "area": "1605.9", "mre%": "0.0076", "delay": "2.32", "wce%": "0.0001", "pwr": "1.189", "ep%": "68.75", "wcre%": "1700.00"}, "name": "mul12s_B0C"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0D_pdk45.v"}, {"type": "C file", "file": "mul12s_B0D.c"}], "references": [0], "params": {"mae%": "0.000073", "area": "1564.2", "mre%": "0.021", "delay": "2.30", "wce%": "0.00029", "pwr": "1.168", "ep%": "81.25", "wcre%": "4900.00"}, "name": "mul12s_B0D"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_D7A_pdk45.v"}, {"type": "C file", "file": "mul12s_D7A.c"}], "references": [0], "params": {"mae%": "0.0051", "area": "1385.4", "mre%": "0.41", "delay": "2.13", "wce%": "0.024", "pwr": "0.965", "ep%": "74.98", "wcre%": "300.00"}, "name": "mul12s_D7A"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_D96_pdk45.v"}, {"type": "C file", "file": "mul12s_D96.c"}], "references": [0], "params": {"mae%": "0.014", "area": "1145.1", "mre%": "1.17", "delay": "1.91", "wce%": "0.073", "pwr": "0.756", "ep%": "93.71", "wcre%": "1500.00"}, "name": "mul12s_D96"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_D93_pdk45.v"}, {"type": "C file", "file": "mul12s_D93.c"}], "references": [0], "params": {"mae%": "0.032", "area": "925.0", "mre%": "2.64", "delay": "1.70", "wce%": "0.17", "pwr": "0.579", "ep%": "98.39", "wcre%": "6300.00"}, "name": "mul12s_D93"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B6D_pdk45.v"}, {"type": "C file", "file": "mul12s_B6D.c"}], "references": [0], "params": {"mae%": "0.19", "area": "874.8", "mre%": "12.72", "delay": "1.78", "wce%": "0.77", "pwr": "0.497", "ep%": "98.41", "wcre%": "6300.00"}, "name": "mul12s_B6D"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_signed/pareto_pwr_mre/fig.png", "folder": "multiplers/12x12_signed/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12s_B09_pdk45.v"}, {"type": "C file", "file": "mul12s_B09.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1650.5", "mre%": "0.00", "delay": "2.33", "wce%": "0.00", "pwr": "1.210", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12s_B09"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0A_pdk45.v"}, {"type": "C file", "file": "mul12s_B0A.c"}], "references": [0], "params": {"mae%": "0.0000012", "area": "1644.4", "mre%": "0.00047", "delay": "2.34", "wce%": "0.000006", "pwr": "1.205", "ep%": "25.00", "wcre%": "100.00"}, "name": "mul12s_B0A"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_BBC_pdk45.v"}, {"type": "C file", "file": "mul12s_BBC.c"}], "references": [0], "params": {"mae%": "0.0031", "area": "1528.0", "mre%": "0.22", "delay": "2.24", "wce%": "0.012", "pwr": "1.093", "ep%": "49.99", "wcre%": "100.00"}, "name": "mul12s_BBC"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_AF5_pdk45.v"}, {"type": "C file", "file": "mul12s_AF5.c"}], "references": [0], "params": {"mae%": "0.0031", "area": "1524.3", "mre%": "0.22", "delay": "2.26", "wce%": "0.012", "pwr": "1.091", "ep%": "62.49", "wcre%": "300.00"}, "name": "mul12s_AF5"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_D7A_pdk45.v"}, {"type": "C file", "file": "mul12s_D7A.c"}], "references": [0], "params": {"mae%": "0.0051", "area": "1385.4", "mre%": "0.41", "delay": "2.13", "wce%": "0.024", "pwr": "0.965", "ep%": "74.98", "wcre%": "300.00"}, "name": "mul12s_D7A"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_AD6_pdk45.v"}, {"type": "C file", "file": "mul12s_AD6.c"}], "references": [0], "params": {"mae%": "0.021", "area": "1300.4", "mre%": "1.45", "delay": "1.99", "wce%": "0.085", "pwr": "0.850", "ep%": "87.48", "wcre%": "700.00"}, "name": "mul12s_AD6"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B6D_pdk45.v"}, {"type": "C file", "file": "mul12s_B6D.c"}], "references": [0], "params": {"mae%": "0.19", "area": "874.8", "mre%": "12.72", "delay": "1.78", "wce%": "0.77", "pwr": "0.497", "ep%": "98.41", "wcre%": "6300.00"}, "name": "mul12s_B6D"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_signed/pareto_pwr_ep/fig.png", "folder": "multiplers/12x12_signed/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog PDK45", "file": "mul12s_B09_pdk45.v"}, {"type": "C file", "file": "mul12s_B09.c"}], "references": [0], "params": {"mae%": "0.00", "area": "1650.5", "mre%": "0.00", "delay": "2.33", "wce%": "0.00", "pwr": "1.210", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul12s_B09"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0A_pdk45.v"}, {"type": "C file", "file": "mul12s_B0A.c"}], "references": [0], "params": {"mae%": "0.0000012", "area": "1644.4", "mre%": "0.00047", "delay": "2.34", "wce%": "0.000006", "pwr": "1.205", "ep%": "25.00", "wcre%": "100.00"}, "name": "mul12s_B0A"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0B_pdk45.v"}, {"type": "C file", "file": "mul12s_B0B.c"}], "references": [0], "params": {"mae%": "0.0000072", "area": "1631.8", "mre%": "0.0023", "delay": "2.32", "wce%": "0.00003", "pwr": "1.200", "ep%": "50.00", "wcre%": "500.00"}, "name": "mul12s_B0B"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B0D_pdk45.v"}, {"type": "C file", "file": "mul12s_B0D.c"}], "references": [0], "params": {"mae%": "0.000073", "area": "1564.2", "mre%": "0.021", "delay": "2.30", "wce%": "0.00029", "pwr": "1.168", "ep%": "81.25", "wcre%": "4900.00"}, "name": "mul12s_B0D"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_AFA_pdk45.v"}, {"type": "C file", "file": "mul12s_AFA.c"}], "references": [0], "params": {"mae%": "0.0031", "area": "1443.6", "mre%": "0.25", "delay": "2.22", "wce%": "0.013", "pwr": "1.055", "ep%": "90.61", "wcre%": "9700.00"}, "name": "mul12s_AFA"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_D96_pdk45.v"}, {"type": "C file", "file": "mul12s_D96.c"}], "references": [0], "params": {"mae%": "0.014", "area": "1145.1", "mre%": "1.17", "delay": "1.91", "wce%": "0.073", "pwr": "0.756", "ep%": "93.71", "wcre%": "1500.00"}, "name": "mul12s_D96"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_D93_pdk45.v"}, {"type": "C file", "file": "mul12s_D93.c"}], "references": [0], "params": {"mae%": "0.032", "area": "925.0", "mre%": "2.64", "delay": "1.70", "wce%": "0.17", "pwr": "0.579", "ep%": "98.39", "wcre%": "6300.00"}, "name": "mul12s_D93"}, {"files": [{"type": "Verilog PDK45", "file": "mul12s_B6D_pdk45.v"}, {"type": "C file", "file": "mul12s_B6D.c"}], "references": [0], "params": {"mae%": "0.19", "area": "874.8", "mre%": "12.72", "delay": "1.78", "wce%": "0.77", "pwr": "0.497", "ep%": "98.41", "wcre%": "6300.00"}, "name": "mul12s_B6D"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/12x12_signed/pareto_pwr_mse/fig.png", "folder": "multiplers/12x12_signed/pareto_pwr_mse"}], "description": "12-bit signed multiplier", "bitwidth": 12}, {"items": 22, "folder": "multiplers/16x16_signed", "datasets": [{"description": "Pareto optimal subset (MAE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul16s_4A2A.v"}, {"type": "C file", "file": "mul16s_4A2A.c"}], "references": [0], "params": {"mae%": "0.00", "area": "2614.0", "mre%": "0.00", "delay": "3.05", "wce%": "0.00", "pwr": "2.400", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16s_4A2A"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4A0E_pdk45.v"}, {"type": "C file", "file": "mul16s_4A0E.c"}], "references": [0], "params": {"mae%": "0.00032", "area": "2576.5", "mre%": "0.034", "delay": "2.98", "wce%": "0.0015", "pwr": "2.130", "ep%": "75.00", "wcre%": "300.00"}, "name": "mul16s_4A0E"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4A60_pdk45.v"}, {"type": "C file", "file": "mul16s_4A60.c"}], "references": [0], "params": {"mae%": "0.002", "area": "1935.9", "mre%": "0.22", "delay": "2.55", "wce%": "0.011", "pwr": "1.483", "ep%": "98.43", "wcre%": "6300.00"}, "name": "mul16s_4A60"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4575_pdk45.v"}, {"type": "C file", "file": "mul16s_4575.c"}], "references": [0], "params": {"mae%": "0.012", "area": "1932.6", "mre%": "1.06", "delay": "2.57", "wce%": "0.048", "pwr": "1.396", "ep%": "98.44", "wcre%": "6300.00"}, "name": "mul16s_4575"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_signed/pareto_pwr_mae/fig.png", "folder": "multiplers/16x16_signed/pareto_pwr_mae"}, {"description": "Pareto optimal subset (WCE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul16s_4A2A.v"}, {"type": "C file", "file": "mul16s_4A2A.c"}], "references": [0], "params": {"mae%": "0.00", "area": "2614.0", "mre%": "0.00", "delay": "3.05", "wce%": "0.00", "pwr": "2.400", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16s_4A2A"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4A0E_pdk45.v"}, {"type": "C file", "file": "mul16s_4A0E.c"}], "references": [0], "params": {"mae%": "0.00032", "area": "2576.5", "mre%": "0.034", "delay": "2.98", "wce%": "0.0015", "pwr": "2.130", "ep%": "75.00", "wcre%": "300.00"}, "name": "mul16s_4A0E"}, {"files": [{"type": "Verilog file", "file": "mul16s_4A99.v"}, {"type": "C file", "file": "mul16s_4A99.c"}], "references": [0], "params": {"mae%": "0.00089", "area": "2031.1", "mre%": "0.098", "delay": "2.67", "wce%": "0.0046", "pwr": "1.775", "ep%": "93.75", "wcre%": "1500.00"}, "name": "mul16s_4A99"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4575_pdk45.v"}, {"type": "C file", "file": "mul16s_4575.c"}], "references": [0], "params": {"mae%": "0.012", "area": "1932.6", "mre%": "1.06", "delay": "2.57", "wce%": "0.048", "pwr": "1.396", "ep%": "98.44", "wcre%": "6300.00"}, "name": "mul16s_4575"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_signed/pareto_pwr_wce/fig.png", "folder": "multiplers/16x16_signed/pareto_pwr_wce"}, {"description": "Pareto optimal subset (MRE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul16s_4A2A.v"}, {"type": "C file", "file": "mul16s_4A2A.c"}], "references": [0], "params": {"mae%": "0.00", "area": "2614.0", "mre%": "0.00", "delay": "3.05", "wce%": "0.00", "pwr": "2.400", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16s_4A2A"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4685_pdk45.v"}, {"type": "C file", "file": "mul16s_4685.c"}], "references": [0], "params": {"mae%": "0.00057", "area": "2640.3", "mre%": "0.052", "delay": "2.95", "wce%": "0.0023", "pwr": "2.124", "ep%": "92.19", "wcre%": "6500.00"}, "name": "mul16s_4685"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4A60_pdk45.v"}, {"type": "C file", "file": "mul16s_4A60.c"}], "references": [0], "params": {"mae%": "0.002", "area": "1935.9", "mre%": "0.22", "delay": "2.55", "wce%": "0.011", "pwr": "1.483", "ep%": "98.43", "wcre%": "6300.00"}, "name": "mul16s_4A60"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4575_pdk45.v"}, {"type": "C file", "file": "mul16s_4575.c"}], "references": [0], "params": {"mae%": "0.012", "area": "1932.6", "mre%": "1.06", "delay": "2.57", "wce%": "0.048", "pwr": "1.396", "ep%": "98.44", "wcre%": "6300.00"}, "name": "mul16s_4575"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_signed/pareto_pwr_mre/fig.png", "folder": "multiplers/16x16_signed/pareto_pwr_mre"}, {"description": "Pareto optimal subset (EP vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul16s_4A2A.v"}, {"type": "C file", "file": "mul16s_4A2A.c"}], "references": [0], "params": {"mae%": "0.00", "area": "2614.0", "mre%": "0.00", "delay": "3.05", "wce%": "0.00", "pwr": "2.400", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16s_4A2A"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4518_pdk45.v"}, {"type": "C file", "file": "mul16s_4518.c"}], "references": [0], "params": {"mae%": "0.00019", "area": "2764.2", "mre%": "0.018", "delay": "3.09", "wce%": "0.00076", "pwr": "2.326", "ep%": "50.00", "wcre%": "100.00"}, "name": "mul16s_4518"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4517_pdk45.v"}, {"type": "C file", "file": "mul16s_4517.c"}], "references": [0], "params": {"mae%": "0.00019", "area": "2760.4", "mre%": "0.018", "delay": "3.11", "wce%": "0.00076", "pwr": "2.325", "ep%": "62.50", "wcre%": "300.00"}, "name": "mul16s_4517"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4A0E_pdk45.v"}, {"type": "C file", "file": "mul16s_4A0E.c"}], "references": [0], "params": {"mae%": "0.00032", "area": "2576.5", "mre%": "0.034", "delay": "2.98", "wce%": "0.0015", "pwr": "2.130", "ep%": "75.00", "wcre%": "300.00"}, "name": "mul16s_4A0E"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4506_pdk45.v"}, {"type": "C file", "file": "mul16s_4506.c"}], "references": [0], "params": {"mae%": "0.0013", "area": "2495.7", "mre%": "0.12", "delay": "2.87", "wce%": "0.0053", "pwr": "1.961", "ep%": "87.50", "wcre%": "700.00"}, "name": "mul16s_4506"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4575_pdk45.v"}, {"type": "C file", "file": "mul16s_4575.c"}], "references": [0], "params": {"mae%": "0.012", "area": "1932.6", "mre%": "1.06", "delay": "2.57", "wce%": "0.048", "pwr": "1.396", "ep%": "98.44", "wcre%": "6300.00"}, "name": "mul16s_4575"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_signed/pareto_pwr_ep/fig.png", "folder": "multiplers/16x16_signed/pareto_pwr_ep"}, {"description": "Pareto optimal subset (MSE vs power)", "license": "The MIT License", "instances": [{"files": [{"type": "Verilog file", "file": "mul16s_4A2A.v"}, {"type": "C file", "file": "mul16s_4A2A.c"}], "references": [0], "params": {"mae%": "0.00", "area": "2614.0", "mre%": "0.00", "delay": "3.05", "wce%": "0.00", "pwr": "2.400", "ep%": "0.00", "wcre%": "0.00"}, "name": "mul16s_4A2A"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4A0E_pdk45.v"}, {"type": "C file", "file": "mul16s_4A0E.c"}], "references": [0], "params": {"mae%": "0.00032", "area": "2576.5", "mre%": "0.034", "delay": "2.98", "wce%": "0.0015", "pwr": "2.130", "ep%": "75.00", "wcre%": "300.00"}, "name": "mul16s_4A0E"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4A60_pdk45.v"}, {"type": "C file", "file": "mul16s_4A60.c"}], "references": [0], "params": {"mae%": "0.002", "area": "1935.9", "mre%": "0.22", "delay": "2.55", "wce%": "0.011", "pwr": "1.483", "ep%": "98.43", "wcre%": "6300.00"}, "name": "mul16s_4A60"}, {"files": [{"type": "Verilog PDK45", "file": "mul16s_4575_pdk45.v"}, {"type": "C file", "file": "mul16s_4575.c"}], "references": [0], "params": {"mae%": "0.012", "area": "1932.6", "mre%": "1.06", "delay": "2.57", "wce%": "0.048", "pwr": "1.396", "ep%": "98.44", "wcre%": "6300.00"}, "name": "mul16s_4575"}], "references": ["V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"], "figure": "multiplers/16x16_signed/pareto_pwr_mse/fig.png", "folder": "multiplers/16x16_signed/pareto_pwr_mse"}], "description": "16-bit signed multiplier", "bitwidth": 16}], "id": 2, "description": "Multipliers (signed)"}]