// Seed: 2525676188
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2
    , id_8,
    input uwire id_3,
    input tri1 id_4,
    output tri id_5,
    input wire id_6
    , id_9
);
  reg id_10, id_11, id_12, id_13, id_14;
  wire id_15;
  wire id_16;
  always
  fork
    #1;
    begin : LABEL_0
      id_10 <= $display(id_10);
      id_13 = 1;
    end
  join
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1
    , id_5,
    input tri1 id_2,
    output supply0 id_3
);
  always force id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2
  );
endmodule
