fifo_32b_2_8b.v,verilog,xil_defaultlib,../../../../ROM.srcs/sources_1/ip/fifo_32b_2_8b/sim/fifo_32b_2_8b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
