Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'atlys_ddr_test_vhdl'

Design Information
------------------
Command Line   : map -filter
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/iseconfig/filter.filter -intstyle ise -p xc6slx45-csg324-2 -w
-logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt
off -mt off -ir off -pr off -detail -lc off -power off -o
atlys_ddr_test_vhdl_map.ncd atlys_ddr_test_vhdl.ngd atlys_ddr_test_vhdl.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Jun  2 08:49:50 2014

Interim Summary
---------------
Slice Logic Utilization:
  Number of Slice Registers:                   321 out of  54,576    1%
    Number used as Flip Flops:                 321
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        502 out of  27,288    1%
    Number used as logic:                      498 out of  27,288    1%
      Number using O6 output only:             372
      Number using O5 output only:              26
      Number using O5 and O6:                  100
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      0
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of MUXCYs used:                        76 out of  13,644    1%
  Number of LUT Flip Flop pairs used:          585
    Number with an unused Flip Flop:           280 out of     585   47%
    Number with an unused LUT:                  83 out of     585   14%
    Number of fully used LUT-FF pairs:         222 out of     585   37%
    Number of unique control sets:              32
    Number of slice register sites lost
      to control set restrictions:              95 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     218   39%
    Number of LOCed IOBs:                       65 out of      87   74%
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  22 out of     376    5%
    Number used as OLOGIC2s:                     0
    Number used as OSERDES2s:                   22
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Design Summary
--------------
Number of errors   :   2
Number of warnings :   6

Section 1 - Errors
------------------
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        DIFFM
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mc
   bx_dram_udqs (-2, -46)
        DIFFS
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mc
   bx_dram_udqs_n (-2, -48)
        DIFFM
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mc
   bx_dram_dqs (-2, 14)
        DIFFS
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mc
   bx_dram_dqs_n (-2, 12)
        MCB
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/sa
   mc_0 (-2, 94)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[3].oserdes2_dq_0 (0, 0)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_0 (-1, -9)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_1 (-1, -11)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_2 (-1, 3)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_3 (-1, 1)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_4 (-1, 31)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_5 (-1, 29)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_6 (-1, 27)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_7 (-1, 25)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_8 (-1, -21)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_9 (-1, -23)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[10].oserdes2_dq_0 (0, -34)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[7].oserdes2_dq_0 (0, 24)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_15 (-1, -71)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_14 (-1, -69)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_13 (-1, -59)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_12 (-1, -57)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_11 (-1, -35)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_10 (-1, -33)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[15].oserdes2_dq_0 (0, -72)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[14].oserdes2_dq_0 (0, -70)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[13].oserdes2_dq_0 (0, -60)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[12].oserdes2_dq_0 (0, -58)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[11].oserdes2_dq_0 (0, -36)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[9].oserdes2_dq_0 (0, -24)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[8].oserdes2_dq_0 (0, -22)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[6].oserdes2_dq_0 (0, 26)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[5].oserdes2_dq_0 (0, 28)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[4].oserdes2_dq_0 (0, 30)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[2].oserdes2_dq_0 (0, 2)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[1].oserdes2_dq_0 (0, -12)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[0].oserdes2_dq_0 (0, -10)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dqsn_0 (-1, 13)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dqsp_0 (-1, 15)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/io
   i_ldm_0 (0, 32)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/io
   i_udm_0 (0, 34)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_udqsn_0 (-1, -47)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_udqsp_0 (-1, -45)
        IOB IO_x_x_x_x_x_x_x_x_x_x (-2, -36)
        IOB IO_x_x_x_x_x_x_x_x_x (-2, -22)
        IOB IO_x_x_x_x (-2, 0)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -72)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x (-2, -34)
        IOB IO_x_x (-2, 24)
        IOB IO_x_x_x_x_x (-2, 2)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -70)
        IOB IO_x_x_x (-2, 26)
        IOB IO_x_x_x_x_x_x (-2, -12)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x_x (-2, -60)
        IOB IO (-2, 28)
        IOB IO_x_x_x_x_x_x_x (-2, -10)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -58)
        IOB IO_x_x_x_x_x_x_x_x (-2, -24)
        IOB IO_x (-2, 30)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/os
   erdes2_dqsn_0 (0, 12)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/os
   erdes2_dqsp_0 (0, 14)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_ldm (-1, 33)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_udm (-1, 35)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/os
   erdes2_udqsn_0 (0, -48)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/os
   erdes2_udqsp_0 (0, -46)


ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Section 2 - Warnings
--------------------
WARNING:Pack:2908 - The I/O component "mcb3_dram_ck_n" has an illegal IOSTANDARD
   value.  The IOB component is configured to use single-ended signaling and can
   not use differential IOSTANDARD value DIFF_SSTL18_II.  Two ways to rectify
   this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_udqs" has an illegal IOSTANDARD
   value.  The IOB component is configured to use single-ended signaling and can
   not use differential IOSTANDARD value DIFF_SSTL18_II.  Two ways to rectify
   this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_ck" has an illegal IOSTANDARD
   value.  The IOB component is configured to use single-ended signaling and can
   not use differential IOSTANDARD value DIFF_SSTL18_II.  Two ways to rectify
   this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_dqs_n" has an illegal
   IOSTANDARD value.  The IOB component is configured to use single-ended
   signaling and can not use differential IOSTANDARD value DIFF_SSTL18_II.  Two
   ways to rectify this issue are: 1) Change the IOSTANDARD value to a
   single-ended standard. 2) Correct the I/O connectivity by instantiating a
   differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_dqs" has an illegal IOSTANDARD
   value.  The IOB component is configured to use single-ended signaling and can
   not use differential IOSTANDARD value DIFF_SSTL18_II.  Two ways to rectify
   this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_udqs_n" has an illegal
   IOSTANDARD value.  The IOB component is configured to use single-ended
   signaling and can not use differential IOSTANDARD value DIFF_SSTL18_II.  Two
   ways to rectify this issue are: 1) Change the IOSTANDARD value to a
   single-ended standard. 2) Correct the I/O connectivity by instantiating a
   differential I/O buffer.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<24> has no load.
INFO:LIT:243 - Logical network SW_I<7>_IBUF has no load.
INFO:LIT:243 - Logical network SW_I<6>_IBUF has no load.
INFO:LIT:243 - Logical network SW_I<5>_IBUF has no load.
INFO:LIT:243 - Logical network SW_I<4>_IBUF has no load.
INFO:LIT:243 - Logical network SW_I<3>_IBUF has no load.
INFO:LIT:243 - Logical network SW_I<2>_IBUF has no load.
INFO:LIT:243 - Logical network SW_I<1>_IBUF has no load.
INFO:LIT:243 - Logical network SW_I<0>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<15>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<14>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<13>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<12>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<11>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<10>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<9>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<8>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<7>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<6>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<5>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<4>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<3>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<2>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<1>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dq<0>_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_udqs_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_udqs_n_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_rzq_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_zio_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dqs_IBUF has no load.
INFO:LIT:243 - Logical network mcb3_dram_dqs_n_IBUF has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 87 IOs, 65 are locked
   and 22 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 

Section 4 - Removed Logic Summary
---------------------------------
  75 block(s) removed
   2 block(s) optimized away
  98 signal(s) removed
  30 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<24>" is
loadless and has been removed.
 Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_24"
(FF) removed.
  The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<23>" is
loadless and has been removed.
   Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_23"
(FF) removed.
    The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<22>" is
loadless and has been removed.
     Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_22"
(FF) removed.
      The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<21>" is
loadless and has been removed.
       Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_21"
(FF) removed.
        The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<20>" is
loadless and has been removed.
         Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_20"
(FF) removed.
          The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<19>" is
loadless and has been removed.
           Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_19"
(FF) removed.
            The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<18>" is
loadless and has been removed.
             Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_18"
(FF) removed.
              The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<17>" is
loadless and has been removed.
               Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_17"
(FF) removed.
                The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<16>" is
loadless and has been removed.
                 Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_16"
(FF) removed.
                  The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<15>" is
loadless and has been removed.
                   Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_15"
(FF) removed.
                    The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<14>" is
loadless and has been removed.
                     Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_14"
(FF) removed.
                      The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<13>" is
loadless and has been removed.
                       Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_13"
(FF) removed.
                        The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<12>" is
loadless and has been removed.
                         Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_12"
(FF) removed.
                          The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<11>" is
loadless and has been removed.
                           Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_11"
(FF) removed.
                            The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<10>" is
loadless and has been removed.
                             Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_10"
(FF) removed.
                              The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<9>" is
loadless and has been removed.
                               Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_9" (FF)
removed.
                                The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<8>" is
loadless and has been removed.
                                 Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_8" (FF)
removed.
                                  The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<7>" is
loadless and has been removed.
                                   Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_7" (FF)
removed.
                                    The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<6>" is
loadless and has been removed.
                                     Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_6" (FF)
removed.
                                      The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<5>" is
loadless and has been removed.
                                       Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_5" (FF)
removed.
                                        The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<4>" is
loadless and has been removed.
                                         Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_4" (FF)
removed.
                                          The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<3>" is
loadless and has been removed.
                                           Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_3" (FF)
removed.
                                            The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<2>" is
loadless and has been removed.
                                             Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_2" (FF)
removed.
                                              The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<1>" is
loadless and has been removed.
                                               Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_1" (FF)
removed.
                                                The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r<0>" is
loadless and has been removed.
                                                 Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst0_sync_r_0" (FF)
removed.
*The signal "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst_tmp" is loadless
and has been removed.
* Loadless block "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/rst_tmp1" (ROM)
removed.
*  The signal
"ddr_wrapper/u_ddr2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked" is
loadless and has been removed.
*   Loadless block
"ddr_wrapper/u_ddr2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked" (FF)
removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[0].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<0>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<0>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[10].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<10>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<10>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[11].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<11>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<11>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[12].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<12>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<12>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[1].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<1>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<1>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[2].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<2>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<2>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[3].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<3>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<3>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[4].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<4>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<4>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[5].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<5>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<5>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[6].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<6>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<6>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[7].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<7>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<7>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[8].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<8>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<8>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_obuft[9].iob_addr_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
addr<9>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ad
dr<9>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
ba_obuft[0].iob_ba_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
ba<0>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba
<0>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
ba_obuft[1].iob_ba_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
ba<1>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba
<1>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
ba_obuft[2].iob_ba_inst" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
ba<2>" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba
<2>" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
dram_odt.iob_odt" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
odt" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_od
t" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
udm.iob_udm" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
udm" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ud
m" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_
cas" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
cas" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ca
s" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_
cke" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
cke" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ck
e" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_
clk" (OBUFTDS) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
ck" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ck
" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_
ldm" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
ldm" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ld
m" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_
ras" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
ras" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ra
s" is loadless and has been removed.
Loadless block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_
we" (TRI) removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
we" is loadless and has been removed.
 The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_we
" is loadless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train" is
unused and has been removed.
 Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
(FF) removed.
  The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_CO
UNTER[15]_GND_20_o_MUX_86_o" is unused and has been removed.
   Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_WAIT_200
us_COUNTER[15]_GND_20_o_MUX_86_o11" (ROM) removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/we_9
0" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ras_
90" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/odt_
90" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cke_
90" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cas_
90" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_9
0<2>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_9
0<1>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_9
0<0>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<12>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<11>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<10>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<9>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<8>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<7>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<6>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<5>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<4>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<3>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<2>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<1>" is unused and has been removed.
The signal
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/addr
ess_90<0>" is unused and has been removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[0].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[10].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[11].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[12].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[1].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[2].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[3].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[4].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[5].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[6].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[7].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[8].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
addr_oserdes2[9].ioi_addr_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
ba_oserdes2[0].ioi_ba_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
ba_oserdes2[1].ioi_ba_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
ba_oserdes2[2].ioi_ba_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_
ioi_odt.ioi_odt_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
cas_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
ck_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
cke_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
ras_0" (OSERDES2) removed.
Unused block
"ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_
we_0" (OSERDES2) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_dec_cy<6>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_dec_cy<5>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_dec_cy<4>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_dec_cy<3>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_dec_cy<2>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_dec_cy<1>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_inc_cy<6>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_inc_cy<5>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_inc_cy<4>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_inc_cy<3>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_inc_cy<2>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_inc_cy<1>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<14>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<13>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<12>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<11>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<10>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<9>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<8>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<7>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<6>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<5>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<4>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<3>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<2>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_cy<1>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_dec_xor<7>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count
er_inc_xor<7>_rt
LUT1
		ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen
_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_
200us_COUNTER_xor<15>_rt
INV 		ddr_wrapper/u_ddr2/memc3_infrastructure_inst/locked_INV1_INV_0

Section 12 - Configuration String Details
-----------------------------------------
PLL_ADV "ddr_wrapper/u_ddr2/memc3_infrastructure_inst/u_pll_adv":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 2
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 3.2
CLKIN2_PERIOD = 3.2
CLKOUT0_DIVIDE = 1
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 180.0
CLKOUT2_DIVIDE = 16
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 8
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.005



Section 13 - Control Set Information
------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                      | Reset Signal                                                                                                                                                                                          | Set Signal | Enable Signal                                                                                                                                                                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk |                                                                                                                                                                                                       |            |                                                                                                                                                                                    | 14               | 15             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk |                                                                                                                                                                                                       |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N                   | 13               | 13             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk |                                                                                                                                                                                                       |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8  | 12               | 12             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | RESET_I_IBUF                                                                                                                                                                                          |            | ddr_wrapper/u_ddr2/c3_pll_lock                                                                                                                                                     | 1                | 1              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0                             |            |                                                                                                                                                                                    | 3                | 3              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1                             |            |                                                                                                                                                                                    | 7                | 7              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0                                    |            |                                                                                                                                                                                    | 11               | 11             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_12                                   |            |                                                                                                                                                                                    | 12               | 12             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val                                    |            |                                                                                                                                                                                    | 4                | 6              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            |                                                                                                                                                                                    | 71               | 77             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46                  | 20               | 26             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1              | 6                | 6              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1873_inv1                | 5                | 7              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1011_inv                       | 3                | 3              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1246_inv                       | 7                | 7              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1322_inv                       | 6                | 6              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1395_inv                       | 12               | 12             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1447_inv                       | 7                | 7              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1545_inv                       | 2                | 2              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1612_inv                       | 4                | 8              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv                       | 2                | 8              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1734_inv                       | 5                | 7              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                             |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4  | 8                | 8              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable                       |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3   | 2                | 8              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10                     |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 | 2                | 8              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_PWR_19_o_equal_25_o_inv                    |            |                                                                                                                                                                                    | 3                | 4              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_13_o_inv     |            |                                                                                                                                                                                    | 3                | 3              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_18_o_inv |            |                                                                                                                                                                                    | 3                | 3              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst                                   |            |                                                                                                                                                                                    | 1                | 1              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst                                                                                                                |            |                                                                                                                                                                                    | 9                | 9              |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst                                                                                                                |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv       | 4                | 16             |
| ddr_wrapper/u_ddr2/c3_mcb_drp_clk | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst                                                                                                                |            | ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0911_inv                       | 2                | 5              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
