============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 29 2025  12:25:54 am
  Module:                 Top_PipelinedCipher
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[14].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[14].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt1/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[14].ROM/g18463/Y               -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[14].ROM/g18358/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[14].ROM/g18254/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[14].ROM/g18216/Y               -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[14].ROM/g18029/Y               -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[14].ROM/g18011/Y               -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[14].ROM/g17993/Y               -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[14].ROM/g17983/Y               -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[14].ROM/g17961/Y               -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[14].ROM/dout_reg[7]/D          -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[13].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[13].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt/Y                             -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[13].ROM/g18463/Y               -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[13].ROM/g18358/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[13].ROM/g18254/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[13].ROM/g18216/Y               -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[13].ROM/g18029/Y               -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[13].ROM/g18011/Y               -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[13].ROM/g17993/Y               -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[13].ROM/g17983/Y               -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[13].ROM/g17961/Y               -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[13].ROM/dout_reg[7]/D          -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[12].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[12].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt/Y                             -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[12].ROM/g18463/Y               -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[12].ROM/g18358/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[12].ROM/g18254/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[12].ROM/g18216/Y               -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[12].ROM/g18029/Y               -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[12].ROM/g18011/Y               -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[12].ROM/g17993/Y               -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[12].ROM/g17983/Y               -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[12].ROM/g17961/Y               -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[12].ROM/dout_reg[7]/D          -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[11].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[11].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt1/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[11].ROM/g18463/Y               -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[11].ROM/g18358/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[11].ROM/g18254/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[11].ROM/g18216/Y               -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[11].ROM/g18029/Y               -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[11].ROM/g18011/Y               -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[11].ROM/g17993/Y               -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[11].ROM/g17983/Y               -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[11].ROM/g17961/Y               -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[11].ROM/dout_reg[7]/D          -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[10].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[10].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt2/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[10].ROM/g18463/Y               -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[10].ROM/g18358/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[10].ROM/g18254/Y               -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[10].ROM/g18216/Y               -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[10].ROM/g18029/Y               -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[10].ROM/g18011/Y               -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[10].ROM/g17993/Y               -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[10].ROM/g17983/Y               -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[10].ROM/g17961/Y               -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[10].ROM/dout_reg[7]/D          -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[9].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[9].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt2/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[9].ROM/g18463/Y                -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[9].ROM/g18358/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[9].ROM/g18254/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[9].ROM/g18216/Y                -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[9].ROM/g18029/Y                -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[9].ROM/g18011/Y                -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[9].ROM/g17993/Y                -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[9].ROM/g17983/Y                -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[9].ROM/g17961/Y                -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[9].ROM/dout_reg[7]/D           -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[8].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[8].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt2/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[8].ROM/g18463/Y                -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[8].ROM/g18358/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[8].ROM/g18254/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[8].ROM/g18216/Y                -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[8].ROM/g18029/Y                -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[8].ROM/g18011/Y                -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[8].ROM/g17993/Y                -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[8].ROM/g17983/Y                -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[8].ROM/g17961/Y                -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[8].ROM/dout_reg[7]/D           -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[7].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[7].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt1/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[7].ROM/g18463/Y                -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[7].ROM/g18358/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[7].ROM/g18254/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[7].ROM/g18216/Y                -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[7].ROM/g18029/Y                -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[7].ROM/g18011/Y                -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[7].ROM/g17993/Y                -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[7].ROM/g17983/Y                -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[7].ROM/g17961/Y                -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[7].ROM/dout_reg[7]/D           -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[6].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[6].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt1/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[6].ROM/g18463/Y                -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[6].ROM/g18358/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[6].ROM/g18254/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[6].ROM/g18216/Y                -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[6].ROM/g18029/Y                -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[6].ROM/g18011/Y                -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[6].ROM/g17993/Y                -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[6].ROM/g17983/Y                -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[6].ROM/g17961/Y                -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[6].ROM/dout_reg[7]/D           -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 10: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[3].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[3].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt2/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[3].ROM/g18463/Y                -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[3].ROM/g18358/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[3].ROM/g18254/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[3].ROM/g18216/Y                -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[3].ROM/g18029/Y                -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[3].ROM/g18011/Y                -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[3].ROM/g17993/Y                -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[3].ROM/g17983/Y                -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[3].ROM/g17961/Y                -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[3].ROM/dout_reg[7]/D           -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 11: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[2].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[2].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt/Y                             -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[2].ROM/g18463/Y                -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[2].ROM/g18358/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[2].ROM/g18254/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[2].ROM/g18216/Y                -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[2].ROM/g18029/Y                -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[2].ROM/g18011/Y                -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[2].ROM/g17993/Y                -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[2].ROM/g17983/Y                -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[2].ROM/g17961/Y                -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[2].ROM/dout_reg[7]/D           -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-8 ps) Setup Check with Pin U_SUB/ROM[1].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[1].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#---------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/CLK -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  U_SUB/fopt5/Y                            -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  U_SUB/fopt/Y                             -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  U_SUB/ROM[1].ROM/g18463/Y                -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  U_SUB/ROM[1].ROM/g18358/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  U_SUB/ROM[1].ROM/g18254/Y                -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  U_SUB/ROM[1].ROM/g18216/Y                -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  U_SUB/ROM[1].ROM/g18029/Y                -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  U_SUB/ROM[1].ROM/g18011/Y                -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  U_SUB/ROM[1].ROM/g17993/Y                -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  U_SUB/ROM[1].ROM/g17983/Y                -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  U_SUB/ROM[1].ROM/g17961/Y                -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  U_SUB/ROM[1].ROM/dout_reg[7]/D           -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 14: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 15: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 16: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt2/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 19: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-8 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[8].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 26: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 27: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 28: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 29: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt2/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 30: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 31: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 32: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 33: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 34: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 35: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 36: VIOLATED (-8 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[7].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 37: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 38: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 39: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 40: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 41: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt2/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 42: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 43: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 44: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 45: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt1/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 46: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt2/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 47: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 48: VIOLATED (-8 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/CLK        -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/QN         -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt5/Y                  -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[6].U_ROUND/U_SUB/fopt/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 49: VIOLATED (-8 ps) Setup Check with Pin ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[4].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[4].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[4].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[5].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[5].U_ROUND/U_SUB/fopt1/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 50: VIOLATED (-8 ps) Setup Check with Pin ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) ROUND[4].U_ROUND/U_KEY/valid_out_reg/CLK
          Clock: (R) clk
       Endpoint: (R) ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-      19                  
     Required Time:=     241                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  ROUND[4].U_ROUND/U_KEY/valid_out_reg/CLK         -       -       R     (arrival)                10769    -     0     0       0    (-,-) 
  ROUND[4].U_ROUND/U_KEY/valid_out_reg/QN          -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_L      1  1.6    24    43      43    (-,-) 
  ROUND[5].U_ROUND/U_SUB/fopt5/Y                   -       A->Y    F     BUFx6f_ASAP7_75t_L           4  5.7    10    20      63    (-,-) 
  ROUND[5].U_ROUND/U_SUB/fopt/Y                    -       A->Y    F     BUFx6f_ASAP7_75t_L          12 13.2    17    20      83    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g18463/Y      -       B->Y    F     AND2x4_ASAP7_75t_L          11  8.8    17    23     106    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g18358/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           5  5.5    12    21     127    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g18254/Y      -       B->Y    F     AND2x4_ASAP7_75t_L           3  3.0     9    17     144    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g18216/Y      -       A->Y    R     NAND3xp33_ASAP7_75t_L        2  1.5    31    14     157    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g18029/Y      -       B->Y    R     OA211x2_ASAP7_75t_L          1  0.9    11    24     181    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g18011/Y      -       C->Y    F     OAI321xp33_ASAP7_75t_L       1  0.9    32    16     197    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g17993/Y      -       A->Y    R     NOR3xp33_ASAP7_75t_L         1  1.0    35    22     220    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g17983/Y      -       B->Y    F     OAI21xp5_ASAP7_75t_L         1  1.8    32    18     237    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/g17961/Y      -       A->Y    R     NOR3x1_ASAP7_75t_L           1  1.0    23    12     250    (-,-) 
  ROUND[5].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[7]/D -       -       R     DFFASRHQNx1_ASAP7_75t_L      1    -     -     0     250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------

