
State Machine - |fir_filter_arm_top|fir_filter_wrapper:comb_102|state_reg
Name state_reg.send_word state_reg.read_fifo state_reg.receive_word state_reg.idle state_reg.reset_pio 
state_reg.idle 0 0 0 0 0 
state_reg.receive_word 0 0 1 1 0 
state_reg.read_fifo 0 1 0 1 0 
state_reg.send_word 1 0 0 1 0 
state_reg.reset_pio 0 0 0 1 1 

State Machine - |fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_hps2fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_fpga2hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_display_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 
