Timing Analyzer report for RemoteController
Wed Dec 01 00:28:46 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; RemoteController                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; RemoteController.out.sdc ; OK     ; Wed Dec 01 00:28:46 2021 ;
+--------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 26000.377 ; 0.04 MHz  ; 0.000 ; 13000.188 ; 50.00      ; 68901     ; 53          ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 100.08 MHz ; 100.08 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 25990.385 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; CLOCK_50                                          ; 9.819     ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 12999.898 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                         ; To Node                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 25990.385 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 9.803      ;
; 25990.406 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 9.782      ;
; 25990.640 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 9.548      ;
; 25990.646 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 9.529      ;
; 25990.667 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 9.508      ;
; 25990.806 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.074     ; 9.380      ;
; 25990.901 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 9.274      ;
; 25990.934 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.091     ; 9.235      ;
; 25990.955 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.091     ; 9.214      ;
; 25990.978 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 9.197      ;
; 25990.988 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.074     ; 9.198      ;
; 25990.999 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 9.176      ;
; 25991.067 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.074     ; 9.119      ;
; 25991.067 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 9.106      ;
; 25991.148 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 9.028      ;
; 25991.169 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 9.007      ;
; 25991.183 ; RemoteController:inst|cont[3]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 9.005      ;
; 25991.189 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.091     ; 8.980      ;
; 25991.204 ; RemoteController:inst|cont[4]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 8.984      ;
; 25991.233 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 8.942      ;
; 25991.234 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 8.936      ;
; 25991.249 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 8.924      ;
; 25991.315 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 8.855      ;
; 25991.319 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.093     ; 8.848      ;
; 25991.328 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 8.845      ;
; 25991.399 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 8.774      ;
; 25991.403 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 8.773      ;
; 25991.408 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 8.762      ;
; 25991.432 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 8.747      ;
; 25991.438 ; RemoteController:inst|cont[2]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 8.750      ;
; 25991.453 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 8.726      ;
; 25991.487 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.093     ; 8.680      ;
; 25991.490 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 8.698      ;
; 25991.495 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 8.662      ;
; 25991.569 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.086     ; 8.605      ;
; 25991.576 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 8.581      ;
; 25991.577 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 8.596      ;
; 25991.604 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.074     ; 8.582      ;
; 25991.608 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.093     ; 8.559      ;
; 25991.660 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 8.513      ;
; 25991.667 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.091     ; 8.502      ;
; 25991.669 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 8.488      ;
; 25991.687 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 8.492      ;
; 25991.688 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.091     ; 8.481      ;
; 25991.700 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 8.476      ;
; 25991.721 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 8.455      ;
; 25991.733 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.109     ; 8.418      ;
; 25991.751 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 8.424      ;
; 25991.751 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.086     ; 8.423      ;
; 25991.786 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.074     ; 8.400      ;
; 25991.814 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.109     ; 8.337      ;
; 25991.823 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 8.334      ;
; 25991.830 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.086     ; 8.344      ;
; 25991.853 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.324      ;
; 25991.865 ; RemoteController:inst|cont[0]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.074     ; 8.321      ;
; 25991.904 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 8.253      ;
; 25991.922 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.091     ; 8.247      ;
; 25991.937 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.109     ; 8.214      ;
; 25991.955 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 8.221      ;
; 25991.970 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 8.200      ;
; 25991.997 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.102     ; 8.161      ;
; 25992.001 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 8.156      ;
; 25992.021 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.089     ; 8.150      ;
; 25992.024 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.091     ; 8.145      ;
; 25992.032 ; RemoteController:inst|data[1]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 8.138      ;
; 25992.035 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.142      ;
; 25992.078 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.102     ; 8.080      ;
; 25992.083 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 8.092      ;
; 25992.088 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.093     ; 8.079      ;
; 25992.113 ; RemoteController:inst|data[0]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 8.057      ;
; 25992.114 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.063      ;
; 25992.121 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.086     ; 8.053      ;
; 25992.144 ; RemoteController:inst|cont[5]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 8.044      ;
; 25992.171 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.102     ; 7.987      ;
; 25992.206 ; RemoteController:inst|data[2]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.964      ;
; 25992.231 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 7.926      ;
; 25992.253 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 7.923      ;
; 25992.270 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.093     ; 7.897      ;
; 25992.281 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.099     ; 7.880      ;
; 25992.282 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.102     ; 7.876      ;
; 25992.288 ; RemoteController:inst|cont[1]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.072     ; 7.900      ;
; 25992.300 ; RemoteController:inst|data[7]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.870      ;
; 25992.303 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.086     ; 7.871      ;
; 25992.349 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.093     ; 7.818      ;
; 25992.362 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.099     ; 7.799      ;
; 25992.382 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.086     ; 7.792      ;
; 25992.396 ; RemoteController:inst|data[5]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.774      ;
; 25992.405 ; RemoteController:inst|cont[5]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.085     ; 7.770      ;
; 25992.429 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.109     ; 7.722      ;
; 25992.455 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.099     ; 7.706      ;
; 25992.516 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.109     ; 7.635      ;
; 25992.519 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 7.638      ;
; 25992.537 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 7.642      ;
; 25992.549 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.102     ; 7.609      ;
; 25992.561 ; RemoteController:inst|data[7]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.103     ; 7.596      ;
; 25992.562 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.108     ; 7.590      ;
; 25992.579 ; RemoteController:inst|data[3]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.591      ;
; 25992.597 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.109     ; 7.554      ;
; 25992.614 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.102     ; 7.544      ;
; 25992.630 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.102     ; 7.528      ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.403 ; RemoteController:inst|ready~_Duplicate_1 ; RemoteController:inst|ready~_Duplicate_1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.451 ; RemoteController:inst|data_inv[0]        ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.453 ; RemoteController:inst|data_inv[5]        ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.588 ; RemoteController:inst|data[4]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
; 0.596 ; RemoteController:inst|data[2]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.863      ;
; 0.645 ; RemoteController:inst|data_inv[3]        ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.912      ;
; 0.649 ; RemoteController:inst|data_inv[2]        ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.916      ;
; 0.661 ; RemoteController:inst|data[5]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.666 ; RemoteController:inst|data[6]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.675 ; RemoteController:inst|data[3]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.680 ; RemoteController:inst|data[1]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.947      ;
; 0.681 ; RemoteController:inst|data[0]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.866 ; RemoteController:inst|data_inv[1]        ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.147      ;
; 0.979 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.244      ;
; 0.980 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.246      ;
; 0.981 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.246      ;
; 0.989 ; RemoteController:inst|data_inv[6]        ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.270      ;
; 1.013 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.278      ;
; 1.017 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.282      ;
; 1.075 ; RemoteController:inst|data_inv[4]        ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.327      ;
; 1.214 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.479      ;
; 1.225 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.490      ;
; 1.260 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.525      ;
; 1.261 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.526      ;
; 1.262 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.527      ;
; 1.262 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.527      ;
; 1.311 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.578      ;
; 1.337 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.602      ;
; 1.349 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.614      ;
; 1.463 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.728      ;
; 1.507 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.774      ;
; 1.508 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.775      ;
; 1.627 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.894      ;
; 1.628 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.895      ;
; 1.644 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.909      ;
; 1.659 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.924      ;
; 1.692 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.957      ;
; 1.693 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.958      ;
; 1.694 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.959      ;
; 1.695 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.960      ;
; 1.711 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.978      ;
; 1.714 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.981      ;
; 1.718 ; RemoteController:inst|cont[5]            ; RemoteController:inst|ready~_Duplicate_1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.985      ;
; 1.741 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.006      ;
; 1.758 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.025      ;
; 1.759 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.026      ;
; 1.761 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.028      ;
; 1.770 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.035      ;
; 1.774 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.056      ;
; 1.774 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.056      ;
; 1.775 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.039      ;
; 1.781 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.063      ;
; 1.792 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.059      ;
; 1.793 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.060      ;
; 1.795 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.062      ;
; 1.798 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.064      ;
; 1.817 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.082      ;
; 1.853 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.120      ;
; 1.856 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.123      ;
; 1.891 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.173      ;
; 1.902 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.166      ;
; 1.914 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.178      ;
; 1.935 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.218      ;
; 1.935 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.218      ;
; 1.937 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.220      ;
; 1.937 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.220      ;
; 1.938 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.221      ;
; 1.938 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.221      ;
; 1.939 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.222      ;
; 1.940 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.223      ;
; 1.940 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.222      ;
; 1.946 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.228      ;
; 1.947 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.229      ;
; 1.981 ; RemoteController:inst|data[6]            ; RemoteController:inst|tecla[6]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.131      ;
; 1.993 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.260      ;
; 1.995 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.262      ;
; 1.996 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.263      ;
; 1.996 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.260      ;
; 2.004 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.286      ;
; 2.022 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.304      ;
; 2.028 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.292      ;
; 2.035 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.317      ;
; 2.073 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.355      ;
; 2.079 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.361      ;
; 2.080 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.362      ;
; 2.131 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.414      ;
; 2.131 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.414      ;
; 2.132 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.415      ;
; 2.133 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.416      ;
; 2.133 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.416      ;
; 2.134 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.417      ;
; 2.135 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.418      ;
; 2.135 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.418      ;
; 2.146 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.428      ;
; 2.151 ; RemoteController:inst|cont[4]            ; RemoteController:inst|ready~_Duplicate_1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.418      ;
; 2.151 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.433      ;
; 2.152 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.434      ;
; 2.164 ; RemoteController:inst|cont[0]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.430      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 110.04 MHz ; 110.04 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 25991.289 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; CLOCK_50                                          ; 9.799     ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 12999.898 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                         ; To Node                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 25991.289 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 8.906      ;
; 25991.298 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 8.897      ;
; 25991.523 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 8.672      ;
; 25991.535 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.646      ;
; 25991.544 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.637      ;
; 25991.668 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.070     ; 8.526      ;
; 25991.715 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.089     ; 8.460      ;
; 25991.746 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.089     ; 8.429      ;
; 25991.769 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.412      ;
; 25991.803 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.378      ;
; 25991.834 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.347      ;
; 25991.857 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.070     ; 8.337      ;
; 25991.914 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 8.266      ;
; 25991.915 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.089     ; 8.260      ;
; 25991.919 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.070     ; 8.275      ;
; 25991.954 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.080     ; 8.230      ;
; 25991.985 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.080     ; 8.199      ;
; 25991.992 ; RemoteController:inst|cont[3]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 8.203      ;
; 25992.003 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 8.178      ;
; 25992.023 ; RemoteController:inst|cont[4]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 8.172      ;
; 25992.050 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 8.124      ;
; 25992.076 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 8.101      ;
; 25992.098 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 8.082      ;
; 25992.138 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 8.042      ;
; 25992.145 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 8.032      ;
; 25992.154 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.080     ; 8.030      ;
; 25992.165 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 8.015      ;
; 25992.192 ; RemoteController:inst|cont[2]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 8.003      ;
; 25992.194 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 7.983      ;
; 25992.216 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.958      ;
; 25992.239 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.078     ; 7.947      ;
; 25992.261 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.078     ; 7.925      ;
; 25992.283 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 7.912      ;
; 25992.289 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.885      ;
; 25992.289 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 7.894      ;
; 25992.304 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 7.876      ;
; 25992.317 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 7.846      ;
; 25992.327 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.070     ; 7.867      ;
; 25992.377 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.084     ; 7.803      ;
; 25992.386 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 7.777      ;
; 25992.435 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 7.728      ;
; 25992.435 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.107     ; 7.722      ;
; 25992.439 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.078     ; 7.747      ;
; 25992.447 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.089     ; 7.728      ;
; 25992.455 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 7.728      ;
; 25992.471 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.080     ; 7.713      ;
; 25992.478 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.089     ; 7.697      ;
; 25992.493 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.070     ; 7.701      ;
; 25992.502 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.080     ; 7.682      ;
; 25992.504 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.107     ; 7.653      ;
; 25992.523 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 7.640      ;
; 25992.528 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 7.655      ;
; 25992.529 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 7.652      ;
; 25992.553 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.107     ; 7.604      ;
; 25992.566 ; RemoteController:inst|cont[0]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.070     ; 7.628      ;
; 25992.574 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.079     ; 7.611      ;
; 25992.592 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 7.571      ;
; 25992.641 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 7.522      ;
; 25992.647 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.089     ; 7.528      ;
; 25992.671 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.080     ; 7.513      ;
; 25992.674 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.098     ; 7.492      ;
; 25992.689 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.089     ; 7.486      ;
; 25992.698 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 7.479      ;
; 25992.712 ; RemoteController:inst|data[1]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 7.465      ;
; 25992.740 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.079     ; 7.445      ;
; 25992.743 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.098     ; 7.423      ;
; 25992.777 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 7.404      ;
; 25992.781 ; RemoteController:inst|data[0]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 7.396      ;
; 25992.782 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.392      ;
; 25992.790 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.086     ; 7.388      ;
; 25992.792 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.098     ; 7.374      ;
; 25992.806 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 7.377      ;
; 25992.813 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.079     ; 7.372      ;
; 25992.830 ; RemoteController:inst|data[2]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 7.347      ;
; 25992.907 ; RemoteController:inst|cont[5]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 7.288      ;
; 25992.928 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.080     ; 7.256      ;
; 25992.939 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 7.224      ;
; 25992.948 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.226      ;
; 25992.959 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.096     ; 7.209      ;
; 25992.966 ; RemoteController:inst|cont[1]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.069     ; 7.229      ;
; 25992.971 ; RemoteController:inst|data[7]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 7.206      ;
; 25992.972 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 7.211      ;
; 25993.021 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.090     ; 7.153      ;
; 25993.028 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.096     ; 7.140      ;
; 25993.036 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.100     ; 7.128      ;
; 25993.045 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.081     ; 7.138      ;
; 25993.057 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.107     ; 7.100      ;
; 25993.058 ; RemoteController:inst|data[5]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.087     ; 7.119      ;
; 25993.077 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.096     ; 7.091      ;
; 25993.145 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 7.018      ;
; 25993.153 ; RemoteController:inst|cont[5]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.083     ; 7.028      ;
; 25993.167 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.107     ; 6.990      ;
; 25993.169 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.106     ; 6.989      ;
; 25993.191 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.098     ; 6.975      ;
; 25993.212 ; RemoteController:inst|data[7]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.101     ; 6.951      ;
; 25993.213 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.078     ; 6.973      ;
; 25993.236 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.107     ; 6.921      ;
; 25993.257 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.100     ; 6.907      ;
; 25993.260 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.098     ; 6.906      ;
; 25993.285 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.107     ; 6.872      ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.354 ; RemoteController:inst|ready~_Duplicate_1 ; RemoteController:inst|ready~_Duplicate_1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.416 ; RemoteController:inst|data_inv[0]        ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; RemoteController:inst|data_inv[5]        ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.541 ; RemoteController:inst|data[4]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.546 ; RemoteController:inst|data[2]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.789      ;
; 0.590 ; RemoteController:inst|data_inv[3]        ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.594 ; RemoteController:inst|data_inv[2]        ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.837      ;
; 0.606 ; RemoteController:inst|data[5]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.610 ; RemoteController:inst|data[6]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.617 ; RemoteController:inst|data[3]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.623 ; RemoteController:inst|data[1]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.623 ; RemoteController:inst|data[0]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.787 ; RemoteController:inst|data_inv[1]        ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.046      ;
; 0.893 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.896 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.138      ;
; 0.925 ; RemoteController:inst|data_inv[6]        ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.184      ;
; 0.930 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.172      ;
; 0.934 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.176      ;
; 1.004 ; RemoteController:inst|data_inv[4]        ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.231      ;
; 1.121 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.363      ;
; 1.124 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.366      ;
; 1.149 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.391      ;
; 1.151 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.151 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.152 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.394      ;
; 1.201 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.444      ;
; 1.205 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.447      ;
; 1.233 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.475      ;
; 1.315 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.557      ;
; 1.371 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.614      ;
; 1.372 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.615      ;
; 1.474 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.716      ;
; 1.488 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.731      ;
; 1.489 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.732      ;
; 1.523 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.765      ;
; 1.541 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.783      ;
; 1.542 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.784      ;
; 1.543 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.785      ;
; 1.544 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.786      ;
; 1.578 ; RemoteController:inst|cont[5]            ; RemoteController:inst|ready~_Duplicate_1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.821      ;
; 1.584 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.826      ;
; 1.597 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.840      ;
; 1.600 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.842      ;
; 1.601 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.844      ;
; 1.601 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.843      ;
; 1.603 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.846      ;
; 1.604 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.863      ;
; 1.612 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.871      ;
; 1.612 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.871      ;
; 1.617 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.860      ;
; 1.618 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.861      ;
; 1.628 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.871      ;
; 1.629 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.872      ;
; 1.630 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.873      ;
; 1.632 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.875      ;
; 1.658 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.900      ;
; 1.712 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.954      ;
; 1.719 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.962      ;
; 1.721 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.980      ;
; 1.723 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.966      ;
; 1.759 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.019      ;
; 1.759 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.001      ;
; 1.760 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.020      ;
; 1.761 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.021      ;
; 1.762 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.022      ;
; 1.762 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.022      ;
; 1.763 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.023      ;
; 1.764 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.024      ;
; 1.765 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.025      ;
; 1.769 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.028      ;
; 1.775 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.034      ;
; 1.777 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.036      ;
; 1.808 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.051      ;
; 1.812 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.055      ;
; 1.815 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.058      ;
; 1.818 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.077      ;
; 1.822 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.064      ;
; 1.836 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.078      ;
; 1.840 ; RemoteController:inst|data[6]            ; RemoteController:inst|tecla[6]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.963      ;
; 1.843 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.102      ;
; 1.850 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.109      ;
; 1.888 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.147      ;
; 1.894 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.153      ;
; 1.896 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.156      ;
; 1.896 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.155      ;
; 1.897 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.157      ;
; 1.898 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.158      ;
; 1.899 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.159      ;
; 1.899 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.159      ;
; 1.900 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.160      ;
; 1.901 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.161      ;
; 1.902 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.162      ;
; 1.928 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.187      ;
; 1.934 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.193      ;
; 1.936 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.195      ;
; 1.950 ; RemoteController:inst|cont[0]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.193      ;
; 1.959 ; RemoteController:inst|cont[0]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.218      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 25995.480 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; CLOCK_50                                          ; 9.400     ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 12999.970 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                         ; To Node                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 25995.480 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 4.808      ;
; 25995.509 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 4.779      ;
; 25995.574 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.707      ;
; 25995.596 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 4.692      ;
; 25995.603 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.678      ;
; 25995.612 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.030     ; 4.674      ;
; 25995.673 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.045     ; 4.598      ;
; 25995.690 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.591      ;
; 25995.697 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.030     ; 4.589      ;
; 25995.702 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.045     ; 4.569      ;
; 25995.706 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.573      ;
; 25995.722 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.559      ;
; 25995.751 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.530      ;
; 25995.761 ; RemoteController:inst|cont[3]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 4.527      ;
; 25995.789 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.045     ; 4.482      ;
; 25995.790 ; RemoteController:inst|cont[4]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 4.498      ;
; 25995.791 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.490      ;
; 25995.791 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.488      ;
; 25995.801 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.030     ; 4.485      ;
; 25995.805 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.047     ; 4.464      ;
; 25995.820 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.461      ;
; 25995.838 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.443      ;
; 25995.840 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 4.430      ;
; 25995.854 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.425      ;
; 25995.877 ; RemoteController:inst|cont[2]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 4.411      ;
; 25995.884 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 4.386      ;
; 25995.890 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.047     ; 4.379      ;
; 25995.893 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.030     ; 4.393      ;
; 25995.895 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.384      ;
; 25995.897 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 4.373      ;
; 25995.907 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.374      ;
; 25995.923 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.356      ;
; 25995.934 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.329      ;
; 25995.939 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.340      ;
; 25995.948 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.034     ; 4.334      ;
; 25995.977 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.034     ; 4.305      ;
; 25995.978 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.285      ;
; 25995.978 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.030     ; 4.308      ;
; 25995.991 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.272      ;
; 25995.994 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.047     ; 4.275      ;
; 25996.008 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.271      ;
; 25996.016 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 4.272      ;
; 25996.033 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.063     ; 4.220      ;
; 25996.043 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.236      ;
; 25996.064 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.034     ; 4.218      ;
; 25996.077 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.063     ; 4.176      ;
; 25996.079 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.202      ;
; 25996.080 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.036     ; 4.200      ;
; 25996.082 ; RemoteController:inst|cont[0]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.030     ; 4.204      ;
; 25996.082 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.181      ;
; 25996.090 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.063     ; 4.163      ;
; 25996.094 ; RemoteController:inst|cont[3]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.045     ; 4.177      ;
; 25996.108 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.173      ;
; 25996.110 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.171      ;
; 25996.112 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.167      ;
; 25996.121 ; RemoteController:inst|data[1]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 4.149      ;
; 25996.123 ; RemoteController:inst|cont[4]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.045     ; 4.148      ;
; 25996.126 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.137      ;
; 25996.139 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.124      ;
; 25996.151 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.112      ;
; 25996.165 ; RemoteController:inst|data[0]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 4.105      ;
; 25996.165 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.036     ; 4.115      ;
; 25996.178 ; RemoteController:inst|data[2]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 4.092      ;
; 25996.195 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.068      ;
; 25996.195 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.086      ;
; 25996.208 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 4.055      ;
; 25996.209 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.045     ; 4.062      ;
; 25996.210 ; RemoteController:inst|cont[2]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.045     ; 4.061      ;
; 25996.211 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 4.068      ;
; 25996.225 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.044     ; 4.047      ;
; 25996.226 ; RemoteController:inst|data_inv[0] ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.047     ; 4.043      ;
; 25996.244 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 4.026      ;
; 25996.258 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 4.023      ;
; 25996.269 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.036     ; 4.011      ;
; 25996.284 ; RemoteController:inst|cont[5]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 4.004      ;
; 25996.296 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 3.983      ;
; 25996.297 ; RemoteController:inst|cont[1]     ; RemoteController:inst|ready    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.028     ; 3.991      ;
; 25996.308 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.052     ; 3.956      ;
; 25996.311 ; RemoteController:inst|data_inv[1] ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.047     ; 3.958      ;
; 25996.319 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.051     ; 3.946      ;
; 25996.327 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 3.954      ;
; 25996.338 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 3.925      ;
; 25996.352 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.052     ; 3.912      ;
; 25996.365 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.052     ; 3.899      ;
; 25996.378 ; RemoteController:inst|cont[5]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.035     ; 3.903      ;
; 25996.393 ; RemoteController:inst|data[7]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 3.877      ;
; 25996.400 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.037     ; 3.879      ;
; 25996.415 ; RemoteController:inst|cont[0]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.047     ; 3.854      ;
; 25996.418 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.061     ; 3.837      ;
; 25996.433 ; RemoteController:inst|data[5]     ; RemoteController:inst|tecla[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.046     ; 3.837      ;
; 25996.437 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.063     ; 3.816      ;
; 25996.439 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 3.824      ;
; 25996.454 ; RemoteController:inst|data[1]     ; RemoteController:inst|tecla[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.063     ; 3.799      ;
; 25996.467 ; RemoteController:inst|data_inv[2] ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.051     ; 3.798      ;
; 25996.477 ; RemoteController:inst|cont[5]     ; RemoteController:inst|tecla[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.045     ; 3.794      ;
; 25996.483 ; RemoteController:inst|data[0]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 3.780      ;
; 25996.484 ; RemoteController:inst|cont[1]     ; RemoteController:inst|tecla[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.034     ; 3.798      ;
; 25996.486 ; RemoteController:inst|data[6]     ; RemoteController:inst|tecla[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 3.777      ;
; 25996.487 ; RemoteController:inst|data[7]     ; RemoteController:inst|tecla[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 3.776      ;
; 25996.496 ; RemoteController:inst|data[2]     ; RemoteController:inst|tecla[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 26000.377    ; -0.053     ; 3.767      ;
+-----------+-----------------------------------+--------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.182 ; RemoteController:inst|ready~_Duplicate_1 ; RemoteController:inst|ready~_Duplicate_1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.200 ; RemoteController:inst|data_inv[0]        ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.202 ; RemoteController:inst|data_inv[5]        ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.268 ; RemoteController:inst|data[4]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.271 ; RemoteController:inst|data[2]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.397      ;
; 0.295 ; RemoteController:inst|data_inv[3]        ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; RemoteController:inst|data_inv[2]        ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.423      ;
; 0.301 ; RemoteController:inst|data[5]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.304 ; RemoteController:inst|data[6]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.309 ; RemoteController:inst|data[3]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.311 ; RemoteController:inst|data[0]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.437      ;
; 0.314 ; RemoteController:inst|data[1]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.440      ;
; 0.390 ; RemoteController:inst|data_inv[1]        ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.449 ; RemoteController:inst|data_inv[6]        ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.588      ;
; 0.452 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.578      ;
; 0.459 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.583      ;
; 0.462 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.502 ; RemoteController:inst|data_inv[4]        ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.613      ;
; 0.538 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.662      ;
; 0.562 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.686      ;
; 0.588 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.712      ;
; 0.589 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.713      ;
; 0.590 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.714      ;
; 0.590 ; RemoteController:inst|cont[3]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.714      ;
; 0.608 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.734      ;
; 0.619 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.743      ;
; 0.624 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.748      ;
; 0.686 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.812      ;
; 0.686 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.812      ;
; 0.686 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.810      ;
; 0.750 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.874      ;
; 0.754 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.880      ;
; 0.754 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.880      ;
; 0.755 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.879      ;
; 0.777 ; RemoteController:inst|cont[5]            ; RemoteController:inst|ready~_Duplicate_1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.903      ;
; 0.783 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.909      ;
; 0.786 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.912      ;
; 0.788 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.912      ;
; 0.788 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.912      ;
; 0.788 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.912      ;
; 0.789 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.913      ;
; 0.790 ; RemoteController:inst|cont[5]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.914      ;
; 0.812 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.952      ;
; 0.817 ; RemoteController:inst|cont[1]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.941      ;
; 0.819 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.942      ;
; 0.830 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.956      ;
; 0.831 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.957      ;
; 0.842 ; RemoteController:inst|cont[2]            ; RemoteController:inst|cont[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.966      ;
; 0.847 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.973      ;
; 0.851 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.977      ;
; 0.854 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.980      ;
; 0.862 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.987      ;
; 0.867 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.993      ;
; 0.867 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.993      ;
; 0.869 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.995      ;
; 0.873 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.013      ;
; 0.874 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.014      ;
; 0.880 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.020      ;
; 0.885 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.008      ;
; 0.890 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.013      ;
; 0.895 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.037      ;
; 0.895 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.037      ;
; 0.896 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.038      ;
; 0.897 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.039      ;
; 0.897 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.039      ;
; 0.898 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.040      ;
; 0.899 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.041      ;
; 0.899 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.041      ;
; 0.903 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.043      ;
; 0.908 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.048      ;
; 0.908 ; RemoteController:inst|cont[5]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.048      ;
; 0.923 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.046      ;
; 0.928 ; RemoteController:inst|data[6]            ; RemoteController:inst|tecla[6]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.003      ;
; 0.930 ; RemoteController:inst|cont[4]            ; RemoteController:inst|cont[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.056      ;
; 0.952 ; RemoteController:inst|cont[0]            ; RemoteController:inst|cont[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.075      ;
; 0.954 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[0]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.096      ;
; 0.954 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[1]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.096      ;
; 0.955 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[6]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.097      ;
; 0.956 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[5]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.098      ;
; 0.956 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[7]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.098      ;
; 0.956 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.082      ;
; 0.957 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.083      ;
; 0.957 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[3]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.099      ;
; 0.958 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[4]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.100      ;
; 0.958 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data[2]            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.100      ;
; 0.965 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.105      ;
; 0.970 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.110      ;
; 0.972 ; RemoteController:inst|cont[3]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.112      ;
; 0.977 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.117      ;
; 0.979 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.119      ;
; 0.983 ; RemoteController:inst|cont[4]            ; RemoteController:inst|ready~_Duplicate_1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.109      ;
; 0.984 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.124      ;
; 0.984 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.124      ;
; 0.986 ; RemoteController:inst|cont[4]            ; RemoteController:inst|data_inv[3]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.126      ;
; 1.003 ; RemoteController:inst|cont[1]            ; RemoteController:inst|data_inv[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.143      ;
; 1.006 ; RemoteController:inst|data[7]            ; RemoteController:inst|tecla[7]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.081      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+----------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 25990.385 ; 0.182 ; N/A      ; N/A     ; 9.400               ;
;  CLOCK_50                                          ; N/A       ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 25990.385 ; 0.182 ; N/A      ; N/A     ; 12999.898           ;
; Design-wide TNS                                    ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3757     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3757     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 30    ; 30   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRDA_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRDA_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 01 00:28:45 2021
Info: Command: quartus_sta RemoteController -c RemoteController
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'RemoteController.out.sdc'
Warning (332174): Ignored filter at RemoteController.out.sdc(42): clk could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 42
Warning (332049): Ignored create_clock at RemoteController.out.sdc(42): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 42
    Info (332050): create_clock -name {clk} -period 26000.000 -waveform { 0.000 13000.000 } [get_ports {clk}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 42
Warning (332174): Ignored filter at RemoteController.out.sdc(61): clk could not be matched with a clock File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at RemoteController.out.sdc(61): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 61
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at RemoteController.out.sdc(61): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at RemoteController.out.sdc(62): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 62
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at RemoteController.out.sdc(62): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at RemoteController.out.sdc(63): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 63
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at RemoteController.out.sdc(63): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at RemoteController.out.sdc(64): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 64
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at RemoteController.out.sdc(64): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 64
Warning (332049): Ignored set_input_delay at RemoteController.out.sdc(71): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 71
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {clk}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 71
Warning (332049): Ignored set_input_delay at RemoteController.out.sdc(71): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 71
Warning (332174): Ignored filter at RemoteController.out.sdc(72): rst could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at RemoteController.out.sdc(72): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 72
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {rst}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at RemoteController.out.sdc(72): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 72
Warning (332174): Ignored filter at RemoteController.out.sdc(73): serial could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at RemoteController.out.sdc(73): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 73
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {serial}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at RemoteController.out.sdc(73): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 73
Warning (332174): Ignored filter at RemoteController.out.sdc(80): ready could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 80
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(80): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 80
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {ready}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 80
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(80): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 80
Warning (332174): Ignored filter at RemoteController.out.sdc(81): tecla[0] could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 81
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(81): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 81
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {tecla[0]}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 81
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(81): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 81
Warning (332174): Ignored filter at RemoteController.out.sdc(82): tecla[1] could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 82
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(82): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 82
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {tecla[1]}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 82
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(82): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 82
Warning (332174): Ignored filter at RemoteController.out.sdc(83): tecla[2] could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 83
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(83): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 83
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {tecla[2]}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 83
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(83): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 83
Warning (332174): Ignored filter at RemoteController.out.sdc(84): tecla[3] could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 84
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(84): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 84
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {tecla[3]}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 84
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(84): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 84
Warning (332174): Ignored filter at RemoteController.out.sdc(85): tecla[4] could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 85
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(85): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 85
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {tecla[4]}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 85
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(85): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 85
Warning (332174): Ignored filter at RemoteController.out.sdc(86): tecla[5] could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 86
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(86): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 86
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {tecla[5]}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 86
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(86): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 86
Warning (332174): Ignored filter at RemoteController.out.sdc(87): tecla[6] could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 87
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(87): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 87
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {tecla[6]}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 87
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(87): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 87
Warning (332174): Ignored filter at RemoteController.out.sdc(88): tecla[7] could not be matched with a port File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 88
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(88): Argument <targets> is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 88
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2600.000 [get_ports {tecla[7]}] File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 88
Warning (332049): Ignored set_output_delay at RemoteController.out.sdc(88): Argument -clock is an empty collection File: E:/ENGG56/RemoteController/RemoteController.out.sdc Line: 88
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 68901 -multiply_by 53 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 25990.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 25990.385               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119): 12999.898               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 25991.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 25991.289               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119): 12999.898               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 25995.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 25995.480               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119): 12999.970               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4939 megabytes
    Info: Processing ended: Wed Dec 01 00:28:46 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


