// Seed: 4079937961
`define pp_15 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_0 id_15 (
      .id_0(1'h0),
      .id_1(1),
      .id_2(1)
  );
  logic id_16;
  logic id_17;
  logic id_18 = 1;
  logic id_19;
  logic id_20;
  always @(posedge id_18 or id_16 && id_8) begin
    if (id_6) {id_8, 1'b0, id_10} <= 1'b0;
  end
endmodule
