$date
	Thu Nov  2 19:46:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hola_tb $end
$var wire 1 ! B $end
$var reg 1 " A $end
$scope module my_hola $end
$var wire 1 " a $end
$var wire 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#10000
1!
1"
#20000
0!
0"
#30000
1!
1"
#40000
0!
0"
