tst r0, r1 
mvnne r2, r1 
mov r0, r2 
mvn r3, r0 
add r0, r3, r3 
