{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671203427059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671203427059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 12:10:26 2022 " "Processing started: Fri Dec 16 12:10:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671203427059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203427059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203427059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671203427170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671203427170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Codificador_Botoes.v 1 1 " "Found 1 design units, including 1 entities, in source file Codificador_Botoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Codificador_Botoes " "Found entity 1: Codificador_Botoes" {  } { { "Codificador_Botoes.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Codificador_Botoes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LevelToPulseMoore.v 1 1 " "Found 1 design units, including 1 entities, in source file LevelToPulseMoore.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMoore " "Found entity 1: LevelToPulseMoore" {  } { { "LevelToPulseMoore.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/LevelToPulseMoore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF_Senha_DEBUG.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF_Senha_DEBUG.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_Senha_DEBUG " "Found entity 1: MEF_Senha_DEBUG" {  } { { "MEF_Senha_DEBUG.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/MEF_Senha_DEBUG.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF_Principal_DEBUG.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF_Principal_DEBUG.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_Principal_DEBUG " "Found entity 1: MEF_Principal_DEBUG" {  } { { "MEF_Principal_DEBUG.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/MEF_Principal_DEBUG.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor_Frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file Divisor_Frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frequencia " "Found entity 1: Divisor_Frequencia" {  } { { "Divisor_Frequencia.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Divisor_Frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador_Segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file Decodificador_Segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador_Segmentos " "Found entity 1: Decodificador_Segmentos" {  } { { "Decodificador_Segmentos.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Decodificador_Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Turn_On_Digit.v 1 1 " "Found 1 design units, including 1 entities, in source file Turn_On_Digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Turn_On_Digit " "Found entity 1: Turn_On_Digit" {  } { { "Turn_On_Digit.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Turn_On_Digit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Scheduler.v 1 1 " "Found 1 design units, including 1 entities, in source file Scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scheduler " "Found entity 1: Scheduler" {  } { { "Scheduler.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Scheduler.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "On_Display.v 1 1 " "Found 1 design units, including 1 entities, in source file On_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 On_Display " "Found entity 1: On_Display" {  } { { "On_Display.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/On_Display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller_RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file Controller_RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_RGB " "Found entity 1: Controller_RGB" {  } { { "Controller_RGB.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Controller_RGB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller_Cancela.v 1 1 " "Found 1 design units, including 1 entities, in source file Controller_Cancela.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Cancela " "Found entity 1: Controller_Cancela" {  } { { "Controller_Cancela.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Controller_Cancela.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Codificador_Estados.v 1 1 " "Found 1 design units, including 1 entities, in source file Codificador_Estados.v" { { "Info" "ISGN_ENTITY_NAME" "1 Codificador_Estados " "Found entity 1: Codificador_Estados" {  } { { "Codificador_Estados.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Codificador_Estados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor_Frequencia_1Hz.v 1 1 " "Found 1 design units, including 1 entities, in source file Divisor_Frequencia_1Hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frequencia_1Hz " "Found entity 1: Divisor_Frequencia_1Hz" {  } { { "Divisor_Frequencia_1Hz.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Divisor_Frequencia_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Temporizador_20s.v 1 1 " "Found 1 design units, including 1 entities, in source file Temporizador_20s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador_20s " "Found entity 1: Temporizador_20s" {  } { { "Temporizador_20s.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Temporizador_20s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Primeiro_Divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file Primeiro_Divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Primeiro_Divisor " "Found entity 1: Primeiro_Divisor" {  } { { "Primeiro_Divisor.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Primeiro_Divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671203432119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671203432152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Primeiro_Divisor Primeiro_Divisor:divisor_c " "Elaborating entity \"Primeiro_Divisor\" for hierarchy \"Primeiro_Divisor:divisor_c\"" {  } { { "main.v" "divisor_c" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevelToPulseMoore LevelToPulseMoore:l0 " "Elaborating entity \"LevelToPulseMoore\" for hierarchy \"LevelToPulseMoore:l0\"" {  } { { "main.v" "l0" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Codificador_Botoes Codificador_Botoes:codificador1 " "Elaborating entity \"Codificador_Botoes\" for hierarchy \"Codificador_Botoes:codificador1\"" {  } { { "main.v" "codificador1" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_Principal_DEBUG MEF_Principal_DEBUG:mef1 " "Elaborating entity \"MEF_Principal_DEBUG\" for hierarchy \"MEF_Principal_DEBUG:mef1\"" {  } { { "main.v" "mef1" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_Senha_DEBUG MEF_Senha_DEBUG:mef2 " "Elaborating entity \"MEF_Senha_DEBUG\" for hierarchy \"MEF_Senha_DEBUG:mef2\"" {  } { { "main.v" "mef2" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_RGB Controller_RGB:controller1 " "Elaborating entity \"Controller_RGB\" for hierarchy \"Controller_RGB:controller1\"" {  } { { "main.v" "controller1" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_Cancela Controller_Cancela:controller2 " "Elaborating entity \"Controller_Cancela\" for hierarchy \"Controller_Cancela:controller2\"" {  } { { "main.v" "controller2" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Codificador_Estados Codificador_Estados:codificador2 " "Elaborating entity \"Codificador_Estados\" for hierarchy \"Codificador_Estados:codificador2\"" {  } { { "main.v" "codificador2" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frequencia Divisor_Frequencia:divisor_freq " "Elaborating entity \"Divisor_Frequencia\" for hierarchy \"Divisor_Frequencia:divisor_freq\"" {  } { { "main.v" "divisor_freq" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frequencia_1Hz Divisor_Frequencia_1Hz:divisor_1hz " "Elaborating entity \"Divisor_Frequencia_1Hz\" for hierarchy \"Divisor_Frequencia_1Hz:divisor_1hz\"" {  } { { "main.v" "divisor_1hz" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador_20s Temporizador_20s:timer " "Elaborating entity \"Temporizador_20s\" for hierarchy \"Temporizador_20s:timer\"" {  } { { "main.v" "timer" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador_Segmentos Decodificador_Segmentos:decoder1 " "Elaborating entity \"Decodificador_Segmentos\" for hierarchy \"Decodificador_Segmentos:decoder1\"" {  } { { "main.v" "decoder1" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "On_Display On_Display:on_off_display " "Elaborating entity \"On_Display\" for hierarchy \"On_Display:on_off_display\"" {  } { { "main.v" "on_off_display" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scheduler Scheduler:escalonador_digito " "Elaborating entity \"Scheduler\" for hierarchy \"Scheduler:escalonador_digito\"" {  } { { "main.v" "escalonador_digito" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turn_On_Digit Turn_On_Digit:hh " "Elaborating entity \"Turn_On_Digit\" for hierarchy \"Turn_On_Digit:hh\"" {  } { { "main.v" "hh" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671203432165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671203432465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671203432470 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671203432470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671203432470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671203432470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671203432497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 12:10:32 2022 " "Processing ended: Fri Dec 16 12:10:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671203432497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671203432497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671203432497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671203432497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1671203433105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671203433105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 12:10:32 2022 " "Processing started: Fri Dec 16 12:10:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671203433105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671203433105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off p3 -c p3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off p3 -c p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671203433106 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671203433132 ""}
{ "Info" "0" "" "Project  = p3" {  } {  } 0 0 "Project  = p3" 0 0 "Fitter" 0 0 1671203433132 ""}
{ "Info" "0" "" "Revision = p3" {  } {  } 0 0 "Revision = p3" 0 0 "Fitter" 0 0 1671203433132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1671203433168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671203433168 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "p3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"p3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671203433170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671203433223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671203433223 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671203433247 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671203433249 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671203433278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671203433278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671203433278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671203433278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671203433278 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671203433278 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p3.sdc " "Synopsys Design Constraints File file not found: 'p3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671203433309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671203433310 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1671203433312 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1671203433312 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671203433312 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671203433312 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLK_FPGA " "   1.000     CLK_FPGA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671203433312 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Primeiro_Divisor:divisor_c\|Out\[20\] " "   1.000 Primeiro_Divisor:divisor_c\|Out\[20\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671203433312 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1671203433312 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671203433315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671203433316 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1671203433317 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_FPGA Global clock in PIN 12 " "Automatically promoted signal \"CLK_FPGA\" to use Global clock in PIN 12" {  } { { "main.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/main.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1671203433323 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Primeiro_Divisor:divisor_c\|Out\[20\] Global clock " "Automatically promoted some destinations of signal \"Primeiro_Divisor:divisor_c\|Out\[20\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Primeiro_Divisor:divisor_c\|Out\[20\] " "Destination \"Primeiro_Divisor:divisor_c\|Out\[20\]\" may be non-global or may not use global clock" {  } { { "Primeiro_Divisor.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Primeiro_Divisor.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1671203433323 ""}  } { { "Primeiro_Divisor.v" "" { Text "/home/aluno/Downloads/p2/problema_03(1)/problema_03/Primeiro_Divisor.v" 12 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1671203433323 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1671203433323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1671203433325 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1671203433334 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1671203433340 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1671203433341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671203433341 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671203433341 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debugp\[0\] " "Node \"debugp\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugp\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1671203433346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debugp\[1\] " "Node \"debugp\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugp\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1671203433346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debugp\[2\] " "Node \"debugp\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugp\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1671203433346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debugs\[0\] " "Node \"debugs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1671203433346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debugs\[1\] " "Node \"debugs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1671203433346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debugs\[2\] " "Node \"debugs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1671203433346 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1671203433346 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671203433346 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1671203433348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671203433422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671203433476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671203433477 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671203433721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671203433721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671203433736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/p2/problema_03(1)/problema_03/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1671203433805 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671203433805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1671203433869 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671203433869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671203433870 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1671203433880 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671203433885 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1671203433892 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1671203433892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/p2/problema_03(1)/problema_03/output_files/p3.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/p2/problema_03(1)/problema_03/output_files/p3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671203433909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671203433918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 12:10:33 2022 " "Processing ended: Fri Dec 16 12:10:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671203433918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671203433918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671203433918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671203433918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671203434555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671203434555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 12:10:34 2022 " "Processing started: Fri Dec 16 12:10:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671203434555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671203434555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off p3 -c p3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off p3 -c p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671203434555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1671203434678 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671203434691 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671203434692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671203434734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 12:10:34 2022 " "Processing ended: Fri Dec 16 12:10:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671203434734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671203434734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671203434734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671203434734 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671203434813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671203435297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671203435298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 12:10:35 2022 " "Processing started: Fri Dec 16 12:10:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671203435298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1671203435298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta p3 -c p3 " "Command: quartus_sta p3 -c p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1671203435298 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1671203435326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1671203435372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1671203435372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671203435425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671203435425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1671203435487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1671203435570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p3.sdc " "Synopsys Design Constraints File file not found: 'p3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1671203435588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1671203435589 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Primeiro_Divisor:divisor_c\|Out\[20\] Primeiro_Divisor:divisor_c\|Out\[20\] " "create_clock -period 1.000 -name Primeiro_Divisor:divisor_c\|Out\[20\] Primeiro_Divisor:divisor_c\|Out\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671203435590 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671203435590 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671203435590 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1671203435591 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1671203435596 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1671203435597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.239 " "Worst-case setup slack is -8.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.239            -164.141 Primeiro_Divisor:divisor_c\|Out\[20\]  " "   -8.239            -164.141 Primeiro_Divisor:divisor_c\|Out\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.948            -350.441 CLK_FPGA  " "   -6.948            -350.441 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671203435597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.065 " "Worst-case hold slack is -2.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.065              -2.065 CLK_FPGA  " "   -2.065              -2.065 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.650               0.000 Primeiro_Divisor:divisor_c\|Out\[20\]  " "    1.650               0.000 Primeiro_Divisor:divisor_c\|Out\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671203435598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1671203435599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1671203435599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK_FPGA  " "   -2.289              -2.289 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Primeiro_Divisor:divisor_c\|Out\[20\]  " "    0.234               0.000 Primeiro_Divisor:divisor_c\|Out\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671203435599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671203435599 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1671203435610 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671203435614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671203435614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671203435625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 12:10:35 2022 " "Processing ended: Fri Dec 16 12:10:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671203435625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671203435625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671203435625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671203435625 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671203435700 ""}
