Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/sratt/Desktop/xillinx prog/SR_FlipFlop_BehaviourModelling/Srflipflop_Behaviourmodelling_isim_beh.exe -prj C:/Users/sratt/Desktop/xillinx prog/SR_FlipFlop_BehaviourModelling/Srflipflop_Behaviourmodelling_beh.prj work.Srflipflop_Behaviourmodelling 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/sratt/Desktop/xillinx prog/SR_FlipFlop_BehaviourModelling/Sr_flipFlop_behaviourmodelling.vhd" into library work
Parsing VHDL file "C:/Users/sratt/Desktop/xillinx prog/SR_FlipFlop_BehaviourModelling/Srflipflop_Behaviourmodelling.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Sr_flipFlop_behaviourmodelling [sr_flipflop_behaviourmodelling_d...]
Compiling architecture behavior of entity srflipflop_behaviourmodelling
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/sratt/Desktop/xillinx prog/SR_FlipFlop_BehaviourModelling/Srflipflop_Behaviourmodelling_isim_beh.exe
Fuse Memory Usage: 29988 KB
Fuse CPU Usage: 561 ms
