Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 10 00:13:10 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BD_wrapper_control_sets_placed.rpt
| Design       : BD_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   883 |
|    Minimum number of control sets                        |   883 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2283 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   883 |
| >= 0 to < 4        |    76 |
| >= 4 to < 6        |   284 |
| >= 6 to < 8        |    36 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    34 |
| >= 14 to < 16      |    15 |
| >= 16              |   397 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9782 |         2503 |
| No           | No                    | Yes                    |             188 |           59 |
| No           | Yes                   | No                     |            2795 |         1091 |
| Yes          | No                    | No                     |            6127 |         1754 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            2983 |          776 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                              | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                           |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                         |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                     |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                  | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                     |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                              | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                             |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i     |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i               |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i       |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              4 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                            |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              4 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__165_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__166_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__167_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__168_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__172_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__171_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__170_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__169_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1__113_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              4 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__220_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/g_inst/inst/SLOT_4.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/g_inst/inst/SLOT_5.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1__109_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__133_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1__108_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1__107_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1__106_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1__105_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1__104_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1__103_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1__102_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1__101_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1__100_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1__99_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__134_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1__98_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1__97_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__123_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1__118_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1__117_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1__116_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1__115_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1__114_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[207].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1__112_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1__111_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1__110_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                           |                4 |              4 |         1.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                               |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__199_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__200_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__201_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__202_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__130_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__203_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1__204_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1__205_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__142_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__124_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[200].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[201].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[202].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[203].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[204].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1__96_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1__95_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1__94_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1__93_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1__92_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1__91_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1__90_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1__89_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__135_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1__88_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__136_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__137_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__138_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[168].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[169].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__139_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[170].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[171].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[172].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[173].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[174].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[175].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[176].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[177].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[178].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[179].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__140_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[180].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[181].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[182].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[183].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[184].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[185].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[186].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[187].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[188].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[189].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__141_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[190].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[191].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[199].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[192].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[193].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[194].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[195].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[196].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[197].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[198].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[205].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[206].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[208].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[209].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__143_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[210].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[211].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[212].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[213].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[214].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[215].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[216].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[217].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[218].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[219].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__144_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__145_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__146_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__147_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__148_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__149_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__150_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__151_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__158_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__152_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__125_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__153_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__154_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__155_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__156_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__157_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__159_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__160_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__161_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__162_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__126_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__163_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__164_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__127_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__173_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__174_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__175_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__176_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__177_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__178_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__179_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__180_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__181_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__182_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__128_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__183_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__184_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__185_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__186_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__187_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__188_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__189_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__190_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__191_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__192_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__129_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__193_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__194_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__195_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__196_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__197_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__198_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1__206_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1__207_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1__208_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1__209_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1__210_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1__211_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1__212_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__131_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1__121_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1__213_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1__214_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1__215_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1__216_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1__217_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1__218_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1__122_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1__120_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1__119_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__132_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_0/inst/ms2xs_inst/dout/read_pointer                                                                                                                                                                                                            | BD_i/ms2xs_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                              | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_0/inst/ms2xs_inst/din/E[0]                                                                                                                                                                                                                     | BD_i/ms2xs_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                                |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                  | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                       |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                               |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                              | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                              | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                     | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                            |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                     | BD_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                            |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                         | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                     | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
| ~BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_0/inst/ms2xs_inst/Control_M/j                                                                                                                                                                                                                  | BD_i/ms2xs_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                                |                1 |              4 |         4.00 |
| ~BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_0/inst/ms2xs_inst/Control_M/operate                                                                                                                                                                                                            | BD_i/ms2xs_0/inst/ms2xs_inst/Control_M/k[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                         |                2 |              4 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                            | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                |                1 |              5 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                    | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                               | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                              |                3 |              5 |         1.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                          |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              5 |         1.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                    | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                3 |              5 |         1.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/dout/count                                                                                                                                                                                                         | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                      |                1 |              5 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                            | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                           |                1 |              5 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                3 |              5 |         1.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                  | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                      |                1 |              5 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_0/inst/ms2xs_inst/dout/count                                                                                                                                                                                                                   | BD_i/ms2xs_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                                |                1 |              5 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                          |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                            | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                              |                1 |              5 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                   |                1 |              5 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                1 |              5 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                              |                2 |              5 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              6 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                           |                2 |              6 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                    | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                  |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                2 |              6 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | BD_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | BD_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |              6 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                             |                1 |              7 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              7 |         2.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_0/inst/ms2xs_inst/Control_M/operate                                                                                                                                                                                                            | BD_i/ms2xs_0/inst/ms2xs_inst/Control_M/nc[6]_i_1_n_0                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                3 |              7 |         2.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              7 |         1.75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                           |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                              |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                             | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                          |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                      |                4 |              7 |         1.75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/ms2xs_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                                |                3 |              7 |         2.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              7 |         1.75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                             |                1 |              7 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              7 |         2.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              7 |         2.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                          | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                          |                2 |              7 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                    |                3 |              8 |         2.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                3 |              8 |         2.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                         |                3 |              8 |         2.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                     |                3 |              8 |         2.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                     | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                |                4 |              8 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                    | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |                3 |              9 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                          | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                    |                3 |              9 |         3.00 |
| ~BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/Control_M/j                                                                                                                                                                                                        | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                      |                6 |              9 |         1.50 |
| ~BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/Control_M/operate                                                                                                                                                                                                  | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/Control_M/k[8]_i_1_n_0                                                                                                                                                                           |                5 |              9 |         1.80 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                3 |              9 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                5 |              9 |         1.80 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                2 |              9 |         4.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/din/write_pointer                                                                                                                                                                                                  | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/dout/read_pointer                                                                                                                                                                                                  | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/dout/axis_tlast_delay_reg_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                5 |              9 |         1.80 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                4 |              9 |         2.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                4 |              9 |         2.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg     |                2 |              9 |         4.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                          |                3 |             10 |         3.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                      |                5 |             10 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                     |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                          |                4 |             10 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                             |                3 |             12 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                5 |             12 |         2.40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                    | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                |                3 |             12 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                             |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                         | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                 |                3 |             12 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                    | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                5 |             12 |         2.40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                4 |             12 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                            |                3 |             13 |         4.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]    |                5 |             13 |         2.60 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                       |                3 |             13 |         4.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             13 |         3.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                       |                3 |             13 |         4.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                        |                6 |             13 |         2.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                4 |             14 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                     | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                |                2 |             14 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                5 |             14 |         2.80 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                             | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                           |                4 |             14 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                       |                4 |             14 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                       |                3 |             14 |         4.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                       |                2 |             14 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             14 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                4 |             15 |         3.75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             15 |         3.75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                4 |             15 |         3.75 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_0/inst/ms2xs_inst/din/p_0_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                               |               10 |             16 |         1.60 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             17 |         2.43 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                |               10 |             18 |         1.80 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/Control_M/operate                                                                                                                                                                                                  | BD_i/ms2xs_mult11bit_0/inst/ms2xs_inst/dout/din_axis_aresetn_0                                                                                                                                                                          |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                           |                6 |             18 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                        |                5 |             19 |         3.80 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                3 |             19 |         6.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ms2xs_0/inst/ms2xs_inst/din/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             21 |         2.10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                     | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                              |                4 |             21 |         5.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |               10 |             24 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |               10 |             24 |         2.40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                7 |             24 |         3.43 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                8 |             24 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                8 |             24 |         3.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[216].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[215].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             25 |         1.47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[214].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[213].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[212].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[211].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[209].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[180].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[181].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[182].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[183].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[189].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[208].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[207].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[206].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[205].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[210].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[204].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[198].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[197].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[196].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[199].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[190].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[200].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[201].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[202].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[203].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[191].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[188].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[168].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[169].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[170].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[171].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[172].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[173].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[174].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[175].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[176].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[177].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[178].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[179].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[217].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[218].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[219].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                    |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                            |                6 |             29 |         4.83 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | BD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                        |               16 |             29 |         1.81 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |                9 |             30 |         3.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                 | BD_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                                      |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |         3.44 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_1[0]                                                                                                                                      | BD_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                             |                5 |             32 |         6.40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                       |                7 |             32 |         4.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                              | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                       |                6 |             32 |         5.33 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | BD_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                         |               18 |             32 |         1.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_0[0]                                                                                                                                      | BD_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                             |                7 |             32 |         4.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                   | BD_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                             |                5 |             32 |         6.40 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                     | BD_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                             |                7 |             32 |         4.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                   | BD_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                             |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |         3.20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                     | BD_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                             |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |               10 |             32 |         3.20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                        |               11 |             33 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |         3.09 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                        | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                      |                8 |             34 |         4.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                     |               11 |             34 |         3.09 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                 |                8 |             35 |         4.38 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             36 |         2.57 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                     |                5 |             36 |         7.20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                     |               12 |             37 |         3.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                |               12 |             37 |         3.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             37 |         3.70 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             39 |         3.90 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                         |                5 |             39 |         7.80 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             39 |         3.90 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             40 |         3.64 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                             |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             40 |         5.71 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |               13 |             41 |         3.15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                         |               11 |             41 |         3.73 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                7 |             41 |         5.86 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                         |                6 |             42 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                      |                7 |             43 |         6.14 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                     | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                            |                8 |             47 |         5.88 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | BD_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                            |                8 |             47 |         5.88 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                     |                8 |             48 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |                8 |             48 |         6.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[192].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             49 |         2.88 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[184].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[185].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[186].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[187].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[193].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             49 |         2.45 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             49 |         2.88 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[194].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[195].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             51 |         4.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             51 |         4.25 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             51 |         4.64 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             51 |         5.10 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             55 |         3.44 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |               25 |             55 |         2.20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             56 |         3.50 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               18 |             58 |         3.22 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             60 |         2.73 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i   |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             63 |         3.32 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                         |               20 |             63 |         3.15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                            |               26 |             63 |         2.42 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             67 |         4.47 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             67 |         5.15 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |             70 |         4.67 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               16 |             73 |         4.56 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                          |               17 |             73 |         4.29 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             73 |         6.08 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             73 |         6.64 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               16 |             75 |         4.69 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                               | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               14 |             75 |         5.36 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                   |               15 |             76 |         5.07 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               15 |             78 |         5.20 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               16 |             79 |         4.94 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               17 |             82 |         4.82 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               17 |             85 |         5.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                         |               14 |            112 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                         |               14 |            112 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                         |               14 |            112 |         8.00 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                         |              138 |            220 |         1.59 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               61 |            241 |         3.95 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                               |              127 |            354 |         2.79 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | BD_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                 |              230 |            470 |         2.04 |
|  BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |             2486 |          10094 |         4.06 |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


