0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/getni/ENGN4213-FPGA-Assignment/uart_rx/uart_rx.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uart_rx/uart_rx.srcs/sim_1/new/uart_rx_tb.v,1744438295,verilog,,,,uart_rx_fsm_tb,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uart_rx/uart_rx.srcs/sources_1/imports/new/clockDividerHB.v,1741661717,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uart_rx/uart_rx.srcs/sources_1/new/uart_rx.v,,clockDividerHB,,,,,,,,
C:/Users/getni/ENGN4213-FPGA-Assignment/uart_rx/uart_rx.srcs/sources_1/new/uart_rx.v,1744438190,verilog,,C:/Users/getni/ENGN4213-FPGA-Assignment/uart_rx/uart_rx.srcs/sim_1/new/uart_rx_tb.v,,uart_rx_fsm,,,,,,,,
