#################################################################
# Makefile generated by Xilinx Platform Studio 
# Project:/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/system.xmp
#
# WARNING : This file will be re-generated every time a command
# to run a make target is invoked. So, any changes made to this  
# file manually, will be lost when make is invoked next. 
#################################################################

XILINX_EDK_DIR = /opt/Xilinx/EDK/9.1.02

SYSTEM = system

MHSFILE = system.mhs

MSSFILE = system.mss

FPGA_ARCH = virtex2p

DEVICE = xc2vp30ff896-7

LANGUAGE = vhdl

SEARCHPATHOPT = 

SUBMODULE_OPT = 

PLATGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) $(SEARCHPATHOPT) $(SUBMODULE_OPT)

LIBGEN_OPTIONS = -mhs $(MHSFILE) -p $(DEVICE) $(SEARCHPATHOPT)

VPGEN_OPTIONS = -p $(DEVICE) $(SEARCHPATHOPT)

MICROBLAZE_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop.elf
PPC405_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc405/ppc_bootloop.elf
PPC440_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc440/ppc440_bootloop.elf
BOOTLOOP_DIR = bootloops

PPC405_0_BOOTLOOP = $(BOOTLOOP_DIR)/ppc405_0.elf

PPC405_1_BOOTLOOP = $(BOOTLOOP_DIR)/ppc405_1.elf

BRAMINIT_ELF_FILES =   $(PPC405_0_BOOTLOOP) 
BRAMINIT_ELF_FILE_ARGS =   -pe ppc405_0  $(PPC405_0_BOOTLOOP) 

ALL_USER_ELF_FILES = 

SIM_CMD = vsim

BEHAVIORAL_SIM_SCRIPT = simulation/behavioral/$(SYSTEM).do

STRUCTURAL_SIM_SCRIPT = simulation/structural/$(SYSTEM).do

TIMING_SIM_SCRIPT = simulation/timing/$(SYSTEM).do

DEFAULT_SIM_SCRIPT = $(BEHAVIORAL_SIM_SCRIPT)

MIX_LANG_SIM_OPT = -mixed yes

SIMGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) $(SEARCHPATHOPT) $(BRAMINIT_ELF_FILE_ARGS) $(MIX_LANG_SIM_OPT)  -s mti


LIBRARIES =  \
       ppc405_0/lib/libxil.a  \
       ppc405_1/lib/libxil.a 
VPEXEC = virtualplatform/vpexec

LIBSCLEAN_TARGETS = ppc405_0_libsclean ppc405_1_libsclean 

PROGRAMCLEAN_TARGETS = 

CORE_STATE_DEVELOPMENT_FILES = /home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/netlist/dcr_ila.edn \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/netlist/dcr_ila.edn \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/hw_task_v1_01_b/netlist/burst_ram.edn \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/hw_task_v1_01_b/netlist/burst_ram.edn \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_pkg.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_control.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_pkg.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_cmp.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ctrl_reg.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/burst_size_calc.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_sim.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_support.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_64_top.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd \
/opt/Xilinx/EDK/9.1.02/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/reconos_v2_00_a/hdl/vhdl/reconos_pkg.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/hdl/vhdl/bus_master.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/hdl/vhdl/bus_slave_regs.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/hdl/vhdl/dcr_slave_regs.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/hdl/vhdl/command_decoder.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/hdl/vhdl/fifo_mgr.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/hdl/vhdl/user_logic.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/osif_v2_00_a/hdl/vhdl/osif.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/hw_task_v1_01_b/hdl/vhdl/hwt_data.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/hw_task_v1_01_b/hdl/vhdl/hw_task.vhd \
/home/luebbers/work/reconos/trunk/tests/benchmarks/data/hw/pcores/dcr_timebase_v1_00_a/hdl/vhdl/dcr_timebase.vhd

WRAPPER_NGC_FILES = implementation/ppc405_0_wrapper.ngc \
implementation/ppc405_1_wrapper.ngc \
implementation/jtagppc_0_wrapper.ngc \
implementation/reset_block_wrapper.ngc \
implementation/plb_wrapper.ngc \
implementation/opb_wrapper.ngc \
implementation/plb2opb_wrapper.ngc \
implementation/rs232_uart_1_wrapper.ngc \
implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc \
implementation/plb_bram_if_cntlr_1_wrapper.ngc \
implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc \
implementation/opb_intc_0_wrapper.ngc \
implementation/sysclk_inv_wrapper.ngc \
implementation/clk90_inv_wrapper.ngc \
implementation/ddr_clk90_inv_wrapper.ngc \
implementation/dcm_0_wrapper.ngc \
implementation/dcm_1_wrapper.ngc \
implementation/opb_timebase_wdt_0_wrapper.ngc \
implementation/plb_bram_if_cntlr_0_wrapper.ngc \
implementation/bram_block_0_wrapper.ngc \
implementation/opb_bram_if_cntlr_0_wrapper.ngc \
implementation/bram_block_1_wrapper.ngc \
implementation/opb_hwicap_0_wrapper.ngc \
implementation/dcr_wrapper.ngc \
implementation/sysace_compactflash_wrapper.ngc \
implementation/osif_0_wrapper.ngc \
implementation/osif_1_wrapper.ngc \
implementation/hw_task_0_wrapper.ngc \
implementation/hw_task_1_wrapper.ngc \
implementation/mbox_fifo_0_wrapper.ngc \
implementation/dcr_timebase_0_wrapper.ngc

POSTSYN_NETLIST = implementation/$(SYSTEM).ngc

SYSTEM_BIT = implementation/$(SYSTEM).bit

DOWNLOAD_BIT = implementation/download.bit

SYSTEM_ACE = implementation/$(SYSTEM).ace

UCF_FILE = data/system.ucf

BMM_FILE = implementation/$(SYSTEM).bmm

BITGEN_UT_FILE = etc/bitgen.ut

XFLOW_OPT_FILE = etc/fast_runtime.opt
XFLOW_DEPENDENCY = __xps/xpsxflow.opt $(XFLOW_OPT_FILE)

XPLORER_DEPENDENCY = __xps/xplorer.opt
XPLORER_OPTIONS = -p $(DEVICE) -uc $(SYSTEM).ucf -bm $(SYSTEM).bmm -max_runs 7

FPGA_IMP_DEPENDENCY = $(BMM_FILE) $(POSTSYN_NETLIST) $(UCF_FILE) $(BITGEN_UT_FILE) $(XFLOW_DEPENDENCY)
