// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/03/2022 20:56:32"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Multiplier (
	Clk,
	Reset_Load_Clear,
	Run,
	Din,
	HexAUout,
	HexALout,
	HexBUout,
	HexBLout,
	Aval,
	Bval,
	Xval);
input 	Clk;
input 	Reset_Load_Clear;
input 	Run;
input 	[7:0] Din;
output 	[6:0] HexAUout;
output 	[6:0] HexALout;
output 	[6:0] HexBUout;
output 	[6:0] HexBLout;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	Xval;

// Design Ports Information
// HexAUout[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexAUout[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexAUout[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexAUout[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexAUout[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexAUout[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexAUout[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexALout[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexALout[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexALout[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexALout[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexALout[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexALout[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexALout[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBUout[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBUout[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBUout[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBUout[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBUout[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBUout[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBUout[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBLout[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBLout[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBLout[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBLout[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBLout[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBLout[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HexBLout[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Aval[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xval	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Din[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Din[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Din[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Din[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_Load_Clear	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Din[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Din[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Din[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HexAUout[0]~output_o ;
wire \HexAUout[1]~output_o ;
wire \HexAUout[2]~output_o ;
wire \HexAUout[3]~output_o ;
wire \HexAUout[4]~output_o ;
wire \HexAUout[5]~output_o ;
wire \HexAUout[6]~output_o ;
wire \HexALout[0]~output_o ;
wire \HexALout[1]~output_o ;
wire \HexALout[2]~output_o ;
wire \HexALout[3]~output_o ;
wire \HexALout[4]~output_o ;
wire \HexALout[5]~output_o ;
wire \HexALout[6]~output_o ;
wire \HexBUout[0]~output_o ;
wire \HexBUout[1]~output_o ;
wire \HexBUout[2]~output_o ;
wire \HexBUout[3]~output_o ;
wire \HexBUout[4]~output_o ;
wire \HexBUout[5]~output_o ;
wire \HexBUout[6]~output_o ;
wire \HexBLout[0]~output_o ;
wire \HexBLout[1]~output_o ;
wire \HexBLout[2]~output_o ;
wire \HexBLout[3]~output_o ;
wire \HexBLout[4]~output_o ;
wire \HexBLout[5]~output_o ;
wire \HexBLout[6]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \Xval~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset_Load_Clear~input_o ;
wire \Run~input_o ;
wire \Control|curr_state~26_combout ;
wire \Control|curr_state.add_1~q ;
wire \Control|curr_state~34_combout ;
wire \Control|curr_state.shift_1~q ;
wire \Control|curr_state~27_combout ;
wire \Control|curr_state.add_2~q ;
wire \Control|curr_state~35_combout ;
wire \Control|curr_state.shift_2~q ;
wire \Control|curr_state~28_combout ;
wire \Control|curr_state.add_3~q ;
wire \Control|curr_state~36_combout ;
wire \Control|curr_state.shift_3~q ;
wire \Control|curr_state~29_combout ;
wire \Control|curr_state.add_4~q ;
wire \Control|curr_state~37_combout ;
wire \Control|curr_state.shift_4~q ;
wire \Control|curr_state~30_combout ;
wire \Control|curr_state.add_5~q ;
wire \Control|curr_state~38_combout ;
wire \Control|curr_state.shift_5~q ;
wire \Control|curr_state~31_combout ;
wire \Control|curr_state.add_6~q ;
wire \Control|curr_state~39_combout ;
wire \Control|curr_state.shift_6~q ;
wire \Control|curr_state~32_combout ;
wire \Control|curr_state.add_7~q ;
wire \Control|curr_state~40_combout ;
wire \Control|curr_state.shift_7~q ;
wire \Control|curr_state~25_combout ;
wire \Control|curr_state.sub_8~q ;
wire \Control|curr_state~41_combout ;
wire \Control|curr_state.shift_8~q ;
wire \Control|Selector17~0_combout ;
wire \Control|curr_state.hold_state~q ;
wire \Control|curr_state~33_combout ;
wire \Control|curr_state.reset_state~q ;
wire \Control|WideOr18~1_combout ;
wire \Control|WideOr18~0_combout ;
wire \Din[0]~input_o ;
wire \Din[1]~input_o ;
wire \Din[2]~input_o ;
wire \Din[5]~input_o ;
wire \Control|Clear~0_combout ;
wire \Control|Add~0_combout ;
wire \add_sub_9|B_[1]~9_combout ;
wire \Control|Sub~0_combout ;
wire \add_sub_9|task_adder|RA_9b[0]|cout~0_combout ;
wire \add_sub_9|task_adder|RA_9b[2]|S~0_combout ;
wire \add_sub_9|task_adder|RA_9b[2]|S~combout ;
wire \add_sub_9|task_adder|RA_9b[5]|cout~0_combout ;
wire \Din[6]~input_o ;
wire \add_sub_9|B_[6]~11_combout ;
wire \add_sub_9|task_adder|RA_9b[5]|cout~1_combout ;
wire \Din[4]~input_o ;
wire \add_sub_9|B_[4]~10_combout ;
wire \Din[3]~input_o ;
wire \add_sub_9|B_[3]~8_combout ;
wire \add_sub_9|task_adder|RA_9b[2]|cout~0_combout ;
wire \add_sub_9|task_adder|RA_9b[2]|cout~1_combout ;
wire \add_sub_9|task_adder|RA_9b[2]|cout~2_combout ;
wire \add_sub_9|task_adder|RA_9b[3]|cout~0_combout ;
wire \add_sub_9|task_adder|RA_9b[5]|cout~2_combout ;
wire \add_sub_9|task_adder|RA_9b[6]|S~combout ;
wire \RegA|Data_Out~6_combout ;
wire \Control|WideOr17~0_combout ;
wire \Control|WideOr17~1_combout ;
wire \RegA|Data_Out[0]~4_combout ;
wire \add_sub_9|task_adder|RA_9b[5]|S~0_combout ;
wire \add_sub_9|task_adder|RA_9b[5]|S~combout ;
wire \RegA|Data_Out~5_combout ;
wire \RegA|Data_Out~2_combout ;
wire \RegA|Data_Out~3_combout ;
wire \add_sub_9|task_adder|RA_9b[3]|S~combout ;
wire \RegA|Data_Out~13_combout ;
wire \RegA|Data_Out~12_combout ;
wire \RegA|Data_Out~10_combout ;
wire \RegA|Data_Out~11_combout ;
wire \add_sub_9|task_adder|RA_9b[0]|S~combout ;
wire \RegA|Data_Out~9_combout ;
wire \Din[7]~input_o ;
wire \RegB|Data_Out~4_combout ;
wire \RegB|Data_Out[1]~1_combout ;
wire \RegB|Data_Out~3_combout ;
wire \RegB|Data_Out~2_combout ;
wire \RegB|Data_Out~0_combout ;
wire \RegB|Data_Out~8_combout ;
wire \RegB|Data_Out~7_combout ;
wire \RegB|Data_Out~6_combout ;
wire \RegB|Data_Out~5_combout ;
wire \Load~0_combout ;
wire \RegA|Data_Out~14_combout ;
wire \add_sub_9|task_adder|RA_9b[7]|S~0_combout ;
wire \RegX|Shift_Out~2_combout ;
wire \RegX|Shift_Out~0_combout ;
wire \RegX|Shift_Out~1_combout ;
wire \add_sub_9|task_adder|RA_9b[6]|cout~0_combout ;
wire \RegX|Shift_Out~3_combout ;
wire \RegX|Shift_Out~q ;
wire \RegA|Data_Out~7_combout ;
wire \RegA|Data_Out~8_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire [7:0] \RegB|Data_Out ;
wire [7:0] \RegA|Data_Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HexAUout[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexAUout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexAUout[0]~output .bus_hold = "false";
defparam \HexAUout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HexAUout[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexAUout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexAUout[1]~output .bus_hold = "false";
defparam \HexAUout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HexAUout[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexAUout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexAUout[2]~output .bus_hold = "false";
defparam \HexAUout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HexAUout[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexAUout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexAUout[3]~output .bus_hold = "false";
defparam \HexAUout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HexAUout[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexAUout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexAUout[4]~output .bus_hold = "false";
defparam \HexAUout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HexAUout[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexAUout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexAUout[5]~output .bus_hold = "false";
defparam \HexAUout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HexAUout[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexAUout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexAUout[6]~output .bus_hold = "false";
defparam \HexAUout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HexALout[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexALout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexALout[0]~output .bus_hold = "false";
defparam \HexALout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HexALout[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexALout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexALout[1]~output .bus_hold = "false";
defparam \HexALout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HexALout[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexALout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexALout[2]~output .bus_hold = "false";
defparam \HexALout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HexALout[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexALout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexALout[3]~output .bus_hold = "false";
defparam \HexALout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HexALout[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexALout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexALout[4]~output .bus_hold = "false";
defparam \HexALout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HexALout[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexALout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexALout[5]~output .bus_hold = "false";
defparam \HexALout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HexALout[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexALout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexALout[6]~output .bus_hold = "false";
defparam \HexALout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HexBUout[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBUout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBUout[0]~output .bus_hold = "false";
defparam \HexBUout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HexBUout[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBUout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBUout[1]~output .bus_hold = "false";
defparam \HexBUout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HexBUout[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBUout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBUout[2]~output .bus_hold = "false";
defparam \HexBUout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HexBUout[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBUout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBUout[3]~output .bus_hold = "false";
defparam \HexBUout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HexBUout[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBUout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBUout[4]~output .bus_hold = "false";
defparam \HexBUout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HexBUout[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBUout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBUout[5]~output .bus_hold = "false";
defparam \HexBUout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HexBUout[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBUout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBUout[6]~output .bus_hold = "false";
defparam \HexBUout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HexBLout[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBLout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBLout[0]~output .bus_hold = "false";
defparam \HexBLout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HexBLout[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBLout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBLout[1]~output .bus_hold = "false";
defparam \HexBLout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HexBLout[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBLout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBLout[2]~output .bus_hold = "false";
defparam \HexBLout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HexBLout[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBLout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBLout[3]~output .bus_hold = "false";
defparam \HexBLout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HexBLout[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBLout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBLout[4]~output .bus_hold = "false";
defparam \HexBLout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HexBLout[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBLout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBLout[5]~output .bus_hold = "false";
defparam \HexBLout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HexBLout[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HexBLout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HexBLout[6]~output .bus_hold = "false";
defparam \HexBLout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N23
fiftyfivenm_io_obuf \Aval[0]~output (
	.i(\RegA|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \Aval[1]~output (
	.i(\RegA|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \Aval[2]~output (
	.i(\RegA|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N16
fiftyfivenm_io_obuf \Aval[3]~output (
	.i(\RegA|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \Aval[4]~output (
	.i(\RegA|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \Aval[5]~output (
	.i(\RegA|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \Aval[6]~output (
	.i(\RegA|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \Aval[7]~output (
	.i(\RegA|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \Bval[0]~output (
	.i(\RegB|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \Bval[1]~output (
	.i(\RegB|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \Bval[2]~output (
	.i(\RegB|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \Bval[3]~output (
	.i(\RegB|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \Bval[4]~output (
	.i(\RegB|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \Bval[5]~output (
	.i(\RegB|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \Bval[6]~output (
	.i(\RegB|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \Bval[7]~output (
	.i(\RegB|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \Xval~output (
	.i(\RegX|Shift_Out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Xval~output_o ),
	.obar());
// synopsys translate_off
defparam \Xval~output .bus_hold = "false";
defparam \Xval~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Reset_Load_Clear~input (
	.i(Reset_Load_Clear),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset_Load_Clear~input_o ));
// synopsys translate_off
defparam \Reset_Load_Clear~input .bus_hold = "false";
defparam \Reset_Load_Clear~input .listen_to_nsleep_signal = "false";
defparam \Reset_Load_Clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N22
fiftyfivenm_lcell_comb \Control|curr_state~26 (
// Equation(s):
// \Control|curr_state~26_combout  = (\Reset_Load_Clear~input_o  & (!\Control|curr_state.reset_state~q  & !\Run~input_o ))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(\Control|curr_state.reset_state~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~26 .lut_mask = 16'h000A;
defparam \Control|curr_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N23
dffeas \Control|curr_state.add_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.add_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.add_1 .is_wysiwyg = "true";
defparam \Control|curr_state.add_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N28
fiftyfivenm_lcell_comb \Control|curr_state~34 (
// Equation(s):
// \Control|curr_state~34_combout  = (\Control|curr_state.add_1~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(\Control|curr_state.add_1~q ),
	.datac(gnd),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~34 .lut_mask = 16'hCC00;
defparam \Control|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N29
dffeas \Control|curr_state.shift_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.shift_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.shift_1 .is_wysiwyg = "true";
defparam \Control|curr_state.shift_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N16
fiftyfivenm_lcell_comb \Control|curr_state~27 (
// Equation(s):
// \Control|curr_state~27_combout  = (\Reset_Load_Clear~input_o  & \Control|curr_state.shift_1~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control|curr_state.shift_1~q ),
	.cin(gnd),
	.combout(\Control|curr_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~27 .lut_mask = 16'hAA00;
defparam \Control|curr_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N17
dffeas \Control|curr_state.add_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.add_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.add_2 .is_wysiwyg = "true";
defparam \Control|curr_state.add_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N14
fiftyfivenm_lcell_comb \Control|curr_state~35 (
// Equation(s):
// \Control|curr_state~35_combout  = (\Control|curr_state.add_2~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|curr_state.add_2~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~35 .lut_mask = 16'hF000;
defparam \Control|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N15
dffeas \Control|curr_state.shift_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.shift_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.shift_2 .is_wysiwyg = "true";
defparam \Control|curr_state.shift_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N18
fiftyfivenm_lcell_comb \Control|curr_state~28 (
// Equation(s):
// \Control|curr_state~28_combout  = (\Reset_Load_Clear~input_o  & \Control|curr_state.shift_2~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(\Control|curr_state.shift_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~28 .lut_mask = 16'hA0A0;
defparam \Control|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N19
dffeas \Control|curr_state.add_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.add_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.add_3 .is_wysiwyg = "true";
defparam \Control|curr_state.add_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N12
fiftyfivenm_lcell_comb \Control|curr_state~36 (
// Equation(s):
// \Control|curr_state~36_combout  = (\Control|curr_state.add_3~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|curr_state.add_3~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~36 .lut_mask = 16'hF000;
defparam \Control|curr_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N13
dffeas \Control|curr_state.shift_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.shift_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.shift_3 .is_wysiwyg = "true";
defparam \Control|curr_state.shift_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N4
fiftyfivenm_lcell_comb \Control|curr_state~29 (
// Equation(s):
// \Control|curr_state~29_combout  = (\Reset_Load_Clear~input_o  & \Control|curr_state.shift_3~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control|curr_state.shift_3~q ),
	.cin(gnd),
	.combout(\Control|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~29 .lut_mask = 16'hAA00;
defparam \Control|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N5
dffeas \Control|curr_state.add_4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.add_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.add_4 .is_wysiwyg = "true";
defparam \Control|curr_state.add_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N26
fiftyfivenm_lcell_comb \Control|curr_state~37 (
// Equation(s):
// \Control|curr_state~37_combout  = (\Control|curr_state.add_4~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|curr_state.add_4~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~37 .lut_mask = 16'hF000;
defparam \Control|curr_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N27
dffeas \Control|curr_state.shift_4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.shift_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.shift_4 .is_wysiwyg = "true";
defparam \Control|curr_state.shift_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N8
fiftyfivenm_lcell_comb \Control|curr_state~30 (
// Equation(s):
// \Control|curr_state~30_combout  = (\Reset_Load_Clear~input_o  & \Control|curr_state.shift_4~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(\Control|curr_state.shift_4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~30 .lut_mask = 16'hA0A0;
defparam \Control|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N9
dffeas \Control|curr_state.add_5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.add_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.add_5 .is_wysiwyg = "true";
defparam \Control|curr_state.add_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N28
fiftyfivenm_lcell_comb \Control|curr_state~38 (
// Equation(s):
// \Control|curr_state~38_combout  = (\Control|curr_state.add_5~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|curr_state.add_5~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~38 .lut_mask = 16'hF000;
defparam \Control|curr_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N29
dffeas \Control|curr_state.shift_5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.shift_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.shift_5 .is_wysiwyg = "true";
defparam \Control|curr_state.shift_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N30
fiftyfivenm_lcell_comb \Control|curr_state~31 (
// Equation(s):
// \Control|curr_state~31_combout  = (\Reset_Load_Clear~input_o  & \Control|curr_state.shift_5~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control|curr_state.shift_5~q ),
	.cin(gnd),
	.combout(\Control|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~31 .lut_mask = 16'hAA00;
defparam \Control|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N31
dffeas \Control|curr_state.add_6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.add_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.add_6 .is_wysiwyg = "true";
defparam \Control|curr_state.add_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N22
fiftyfivenm_lcell_comb \Control|curr_state~39 (
// Equation(s):
// \Control|curr_state~39_combout  = (\Control|curr_state.add_6~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|curr_state.add_6~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~39 .lut_mask = 16'hF000;
defparam \Control|curr_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N23
dffeas \Control|curr_state.shift_6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.shift_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.shift_6 .is_wysiwyg = "true";
defparam \Control|curr_state.shift_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N12
fiftyfivenm_lcell_comb \Control|curr_state~32 (
// Equation(s):
// \Control|curr_state~32_combout  = (\Reset_Load_Clear~input_o  & \Control|curr_state.shift_6~q )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Control|curr_state.shift_6~q ),
	.cin(gnd),
	.combout(\Control|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~32 .lut_mask = 16'hAA00;
defparam \Control|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N13
dffeas \Control|curr_state.add_7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.add_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.add_7 .is_wysiwyg = "true";
defparam \Control|curr_state.add_7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N24
fiftyfivenm_lcell_comb \Control|curr_state~40 (
// Equation(s):
// \Control|curr_state~40_combout  = (\Control|curr_state.add_7~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|curr_state.add_7~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~40 .lut_mask = 16'hF000;
defparam \Control|curr_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N25
dffeas \Control|curr_state.shift_7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.shift_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.shift_7 .is_wysiwyg = "true";
defparam \Control|curr_state.shift_7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N18
fiftyfivenm_lcell_comb \Control|curr_state~25 (
// Equation(s):
// \Control|curr_state~25_combout  = (\Control|curr_state.shift_7~q  & \Reset_Load_Clear~input_o )

	.dataa(\Control|curr_state.shift_7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~25 .lut_mask = 16'hAA00;
defparam \Control|curr_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N19
dffeas \Control|curr_state.sub_8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.sub_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.sub_8 .is_wysiwyg = "true";
defparam \Control|curr_state.sub_8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N30
fiftyfivenm_lcell_comb \Control|curr_state~41 (
// Equation(s):
// \Control|curr_state~41_combout  = (\Control|curr_state.sub_8~q  & \Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|curr_state.sub_8~q ),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~41 .lut_mask = 16'hF000;
defparam \Control|curr_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N31
dffeas \Control|curr_state.shift_8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.shift_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.shift_8 .is_wysiwyg = "true";
defparam \Control|curr_state.shift_8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N20
fiftyfivenm_lcell_comb \Control|Selector17~0 (
// Equation(s):
// \Control|Selector17~0_combout  = (\Control|curr_state.shift_8~q ) # ((\Control|curr_state.hold_state~q  & !\Run~input_o ))

	.dataa(\Control|curr_state.shift_8~q ),
	.datab(gnd),
	.datac(\Control|curr_state.hold_state~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Control|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector17~0 .lut_mask = 16'hAAFA;
defparam \Control|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N21
dffeas \Control|curr_state.hold_state (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.hold_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.hold_state .is_wysiwyg = "true";
defparam \Control|curr_state.hold_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N8
fiftyfivenm_lcell_comb \Control|curr_state~33 (
// Equation(s):
// \Control|curr_state~33_combout  = (\Reset_Load_Clear~input_o  & (((!\Control|curr_state.hold_state~q  & \Control|curr_state.reset_state~q )) # (!\Run~input_o )))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\Control|curr_state.hold_state~q ),
	.datac(\Control|curr_state.reset_state~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Control|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \Control|curr_state~33 .lut_mask = 16'h20AA;
defparam \Control|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N9
dffeas \Control|curr_state.reset_state (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Control|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|curr_state.reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|curr_state.reset_state .is_wysiwyg = "true";
defparam \Control|curr_state.reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N6
fiftyfivenm_lcell_comb \Control|WideOr18~1 (
// Equation(s):
// \Control|WideOr18~1_combout  = (\Control|curr_state.add_6~q ) # ((\Control|curr_state.add_5~q ) # (\Control|curr_state.add_7~q ))

	.dataa(\Control|curr_state.add_6~q ),
	.datab(gnd),
	.datac(\Control|curr_state.add_5~q ),
	.datad(\Control|curr_state.add_7~q ),
	.cin(gnd),
	.combout(\Control|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr18~1 .lut_mask = 16'hFFFA;
defparam \Control|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N6
fiftyfivenm_lcell_comb \Control|WideOr18~0 (
// Equation(s):
// \Control|WideOr18~0_combout  = (\Control|curr_state.add_1~q ) # ((\Control|curr_state.add_2~q ) # ((\Control|curr_state.add_4~q ) # (\Control|curr_state.add_3~q )))

	.dataa(\Control|curr_state.add_1~q ),
	.datab(\Control|curr_state.add_2~q ),
	.datac(\Control|curr_state.add_4~q ),
	.datad(\Control|curr_state.add_3~q ),
	.cin(gnd),
	.combout(\Control|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr18~0 .lut_mask = 16'hFFFE;
defparam \Control|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \Din[0]~input (
	.i(Din[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[0]~input_o ));
// synopsys translate_off
defparam \Din[0]~input .bus_hold = "false";
defparam \Din[0]~input .listen_to_nsleep_signal = "false";
defparam \Din[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \Din[1]~input (
	.i(Din[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[1]~input_o ));
// synopsys translate_off
defparam \Din[1]~input .bus_hold = "false";
defparam \Din[1]~input .listen_to_nsleep_signal = "false";
defparam \Din[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \Din[2]~input (
	.i(Din[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[2]~input_o ));
// synopsys translate_off
defparam \Din[2]~input .bus_hold = "false";
defparam \Din[2]~input .listen_to_nsleep_signal = "false";
defparam \Din[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \Din[5]~input (
	.i(Din[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[5]~input_o ));
// synopsys translate_off
defparam \Din[5]~input .bus_hold = "false";
defparam \Din[5]~input .listen_to_nsleep_signal = "false";
defparam \Din[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N30
fiftyfivenm_lcell_comb \Control|Clear~0 (
// Equation(s):
// \Control|Clear~0_combout  = (!\Control|curr_state.reset_state~q  & ((!\Run~input_o ) # (!\Reset_Load_Clear~input_o )))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\Run~input_o ),
	.datac(gnd),
	.datad(\Control|curr_state.reset_state~q ),
	.cin(gnd),
	.combout(\Control|Clear~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Clear~0 .lut_mask = 16'h0077;
defparam \Control|Clear~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N20
fiftyfivenm_lcell_comb \Control|Add~0 (
// Equation(s):
// \Control|Add~0_combout  = (\RegB|Data_Out [0] & ((\Control|WideOr18~0_combout ) # (\Control|WideOr18~1_combout )))

	.dataa(gnd),
	.datab(\RegB|Data_Out [0]),
	.datac(\Control|WideOr18~0_combout ),
	.datad(\Control|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\Control|Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Add~0 .lut_mask = 16'hCCC0;
defparam \Control|Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N0
fiftyfivenm_lcell_comb \add_sub_9|B_[1]~9 (
// Equation(s):
// \add_sub_9|B_[1]~9_combout  = (\Din[1]~input_o  & (\Control|Add~0_combout  & ((!\RegB|Data_Out [0]) # (!\Control|curr_state.sub_8~q )))) # (!\Din[1]~input_o  & (\Control|curr_state.sub_8~q  & (\RegB|Data_Out [0])))

	.dataa(\Din[1]~input_o ),
	.datab(\Control|curr_state.sub_8~q ),
	.datac(\RegB|Data_Out [0]),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|B_[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|B_[1]~9 .lut_mask = 16'h6A40;
defparam \add_sub_9|B_[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N30
fiftyfivenm_lcell_comb \Control|Sub~0 (
// Equation(s):
// \Control|Sub~0_combout  = (\RegB|Data_Out [0] & \Control|curr_state.sub_8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RegB|Data_Out [0]),
	.datad(\Control|curr_state.sub_8~q ),
	.cin(gnd),
	.combout(\Control|Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Sub~0 .lut_mask = 16'hF000;
defparam \Control|Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N8
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[0]|cout~0 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[0]|cout~0_combout  = (\Din[0]~input_o  & (\RegA|Data_Out [0] & ((\Control|Sub~0_combout ) # (\Control|Add~0_combout )))) # (!\Din[0]~input_o  & (((\Control|Sub~0_combout ))))

	.dataa(\RegA|Data_Out [0]),
	.datab(\Din[0]~input_o ),
	.datac(\Control|Sub~0_combout ),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[0]|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[0]|cout~0 .lut_mask = 16'hB8B0;
defparam \add_sub_9|task_adder|RA_9b[0]|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N12
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[2]|S~0 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[2]|S~0_combout  = \RegA|Data_Out [2] $ (((\Control|Sub~0_combout  & (!\Din[2]~input_o )) # (!\Control|Sub~0_combout  & (\Din[2]~input_o  & \Control|Add~0_combout ))))

	.dataa(\RegA|Data_Out [2]),
	.datab(\Control|Sub~0_combout ),
	.datac(\Din[2]~input_o ),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[2]|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[2]|S~0 .lut_mask = 16'h96A6;
defparam \add_sub_9|task_adder|RA_9b[2]|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N10
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[2]|S (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[2]|S~combout  = \add_sub_9|task_adder|RA_9b[2]|S~0_combout  $ (((\add_sub_9|B_[1]~9_combout  & ((\RegA|Data_Out [1]) # (\add_sub_9|task_adder|RA_9b[0]|cout~0_combout ))) # (!\add_sub_9|B_[1]~9_combout  & (\RegA|Data_Out [1] & 
// \add_sub_9|task_adder|RA_9b[0]|cout~0_combout ))))

	.dataa(\add_sub_9|B_[1]~9_combout ),
	.datab(\RegA|Data_Out [1]),
	.datac(\add_sub_9|task_adder|RA_9b[0]|cout~0_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[2]|S~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[2]|S~combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[2]|S .lut_mask = 16'h17E8;
defparam \add_sub_9|task_adder|RA_9b[2]|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N10
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[5]|cout~0 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[5]|cout~0_combout  = (\RegA|Data_Out [5] & ((\Control|Sub~0_combout  & (!\Din[5]~input_o )) # (!\Control|Sub~0_combout  & (\Din[5]~input_o  & \Control|Add~0_combout ))))

	.dataa(\Control|Sub~0_combout ),
	.datab(\Din[5]~input_o ),
	.datac(\RegA|Data_Out [5]),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[5]|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[5]|cout~0 .lut_mask = 16'h6020;
defparam \add_sub_9|task_adder|RA_9b[5]|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \Din[6]~input (
	.i(Din[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[6]~input_o ));
// synopsys translate_off
defparam \Din[6]~input .bus_hold = "false";
defparam \Din[6]~input .listen_to_nsleep_signal = "false";
defparam \Din[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N4
fiftyfivenm_lcell_comb \add_sub_9|B_[6]~11 (
// Equation(s):
// \add_sub_9|B_[6]~11_combout  = (\Din[6]~input_o  & (\Control|Add~0_combout  & ((!\RegB|Data_Out [0]) # (!\Control|curr_state.sub_8~q )))) # (!\Din[6]~input_o  & (\Control|curr_state.sub_8~q  & (\RegB|Data_Out [0])))

	.dataa(\Din[6]~input_o ),
	.datab(\Control|curr_state.sub_8~q ),
	.datac(\RegB|Data_Out [0]),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|B_[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|B_[6]~11 .lut_mask = 16'h6A40;
defparam \add_sub_9|B_[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N28
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[5]|cout~1 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[5]|cout~1_combout  = (\RegA|Data_Out [5]) # ((\Control|Sub~0_combout  & (!\Din[5]~input_o )) # (!\Control|Sub~0_combout  & (\Din[5]~input_o  & \Control|Add~0_combout )))

	.dataa(\Control|Sub~0_combout ),
	.datab(\Din[5]~input_o ),
	.datac(\RegA|Data_Out [5]),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[5]|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[5]|cout~1 .lut_mask = 16'hF6F2;
defparam \add_sub_9|task_adder|RA_9b[5]|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \Din[4]~input (
	.i(Din[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[4]~input_o ));
// synopsys translate_off
defparam \Din[4]~input .bus_hold = "false";
defparam \Din[4]~input .listen_to_nsleep_signal = "false";
defparam \Din[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N26
fiftyfivenm_lcell_comb \add_sub_9|B_[4]~10 (
// Equation(s):
// \add_sub_9|B_[4]~10_combout  = (\Din[4]~input_o  & (\Control|Add~0_combout  & ((!\RegB|Data_Out [0]) # (!\Control|curr_state.sub_8~q )))) # (!\Din[4]~input_o  & (\Control|curr_state.sub_8~q  & (\RegB|Data_Out [0])))

	.dataa(\Din[4]~input_o ),
	.datab(\Control|curr_state.sub_8~q ),
	.datac(\RegB|Data_Out [0]),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|B_[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|B_[4]~10 .lut_mask = 16'h6A40;
defparam \add_sub_9|B_[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \Din[3]~input (
	.i(Din[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[3]~input_o ));
// synopsys translate_off
defparam \Din[3]~input .bus_hold = "false";
defparam \Din[3]~input .listen_to_nsleep_signal = "false";
defparam \Din[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N6
fiftyfivenm_lcell_comb \add_sub_9|B_[3]~8 (
// Equation(s):
// \add_sub_9|B_[3]~8_combout  = (\Din[3]~input_o  & (\Control|Add~0_combout  & ((!\RegB|Data_Out [0]) # (!\Control|curr_state.sub_8~q )))) # (!\Din[3]~input_o  & (\Control|curr_state.sub_8~q  & (\RegB|Data_Out [0])))

	.dataa(\Din[3]~input_o ),
	.datab(\Control|curr_state.sub_8~q ),
	.datac(\RegB|Data_Out [0]),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|B_[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|B_[3]~8 .lut_mask = 16'h6A40;
defparam \add_sub_9|B_[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N16
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[2]|cout~0 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[2]|cout~0_combout  = (\RegA|Data_Out [2] & ((\Din[2]~input_o  & (!\Control|Sub~0_combout  & \Control|Add~0_combout )) # (!\Din[2]~input_o  & (\Control|Sub~0_combout ))))

	.dataa(\Din[2]~input_o ),
	.datab(\RegA|Data_Out [2]),
	.datac(\Control|Sub~0_combout ),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[2]|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[2]|cout~0 .lut_mask = 16'h4840;
defparam \add_sub_9|task_adder|RA_9b[2]|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N22
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[2]|cout~1 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[2]|cout~1_combout  = (\RegA|Data_Out [2]) # ((\Din[2]~input_o  & (!\Control|Sub~0_combout  & \Control|Add~0_combout )) # (!\Din[2]~input_o  & (\Control|Sub~0_combout )))

	.dataa(\Din[2]~input_o ),
	.datab(\RegA|Data_Out [2]),
	.datac(\Control|Sub~0_combout ),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[2]|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[2]|cout~1 .lut_mask = 16'hDEDC;
defparam \add_sub_9|task_adder|RA_9b[2]|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N14
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[2]|cout~2 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[2]|cout~2_combout  = (\add_sub_9|task_adder|RA_9b[2]|cout~1_combout  & ((\RegA|Data_Out [1] & ((\add_sub_9|task_adder|RA_9b[0]|cout~0_combout ) # (\add_sub_9|B_[1]~9_combout ))) # (!\RegA|Data_Out [1] & 
// (\add_sub_9|task_adder|RA_9b[0]|cout~0_combout  & \add_sub_9|B_[1]~9_combout ))))

	.dataa(\add_sub_9|task_adder|RA_9b[2]|cout~1_combout ),
	.datab(\RegA|Data_Out [1]),
	.datac(\add_sub_9|task_adder|RA_9b[0]|cout~0_combout ),
	.datad(\add_sub_9|B_[1]~9_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[2]|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[2]|cout~2 .lut_mask = 16'hA880;
defparam \add_sub_9|task_adder|RA_9b[2]|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N18
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[3]|cout~0 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[3]|cout~0_combout  = (\RegA|Data_Out [3] & ((\add_sub_9|B_[3]~8_combout ) # ((\add_sub_9|task_adder|RA_9b[2]|cout~0_combout ) # (\add_sub_9|task_adder|RA_9b[2]|cout~2_combout )))) # (!\RegA|Data_Out [3] & 
// (\add_sub_9|B_[3]~8_combout  & ((\add_sub_9|task_adder|RA_9b[2]|cout~0_combout ) # (\add_sub_9|task_adder|RA_9b[2]|cout~2_combout ))))

	.dataa(\RegA|Data_Out [3]),
	.datab(\add_sub_9|B_[3]~8_combout ),
	.datac(\add_sub_9|task_adder|RA_9b[2]|cout~0_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[2]|cout~2_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[3]|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[3]|cout~0 .lut_mask = 16'hEEE8;
defparam \add_sub_9|task_adder|RA_9b[3]|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N28
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[5]|cout~2 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[5]|cout~2_combout  = (\add_sub_9|task_adder|RA_9b[5]|cout~1_combout  & ((\RegA|Data_Out [4] & ((\add_sub_9|B_[4]~10_combout ) # (\add_sub_9|task_adder|RA_9b[3]|cout~0_combout ))) # (!\RegA|Data_Out [4] & 
// (\add_sub_9|B_[4]~10_combout  & \add_sub_9|task_adder|RA_9b[3]|cout~0_combout ))))

	.dataa(\RegA|Data_Out [4]),
	.datab(\add_sub_9|task_adder|RA_9b[5]|cout~1_combout ),
	.datac(\add_sub_9|B_[4]~10_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[3]|cout~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[5]|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[5]|cout~2 .lut_mask = 16'hC880;
defparam \add_sub_9|task_adder|RA_9b[5]|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N24
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[6]|S (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[6]|S~combout  = \RegA|Data_Out [6] $ (\add_sub_9|B_[6]~11_combout  $ (((\add_sub_9|task_adder|RA_9b[5]|cout~0_combout ) # (\add_sub_9|task_adder|RA_9b[5]|cout~2_combout ))))

	.dataa(\add_sub_9|task_adder|RA_9b[5]|cout~0_combout ),
	.datab(\RegA|Data_Out [6]),
	.datac(\add_sub_9|B_[6]~11_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[5]|cout~2_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[6]|S~combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[6]|S .lut_mask = 16'hC396;
defparam \add_sub_9|task_adder|RA_9b[6]|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N8
fiftyfivenm_lcell_comb \RegA|Data_Out~6 (
// Equation(s):
// \RegA|Data_Out~6_combout  = (!\Control|Clear~0_combout  & ((\Load~0_combout  & ((\add_sub_9|task_adder|RA_9b[6]|S~combout ))) # (!\Load~0_combout  & (\RegA|Data_Out [7]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\Load~0_combout ),
	.datac(\Control|Clear~0_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[6]|S~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~6 .lut_mask = 16'h0E02;
defparam \RegA|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N24
fiftyfivenm_lcell_comb \Control|WideOr17~0 (
// Equation(s):
// \Control|WideOr17~0_combout  = (!\Control|curr_state.shift_3~q  & (!\Control|curr_state.shift_1~q  & (!\Control|curr_state.shift_2~q  & !\Control|curr_state.shift_4~q )))

	.dataa(\Control|curr_state.shift_3~q ),
	.datab(\Control|curr_state.shift_1~q ),
	.datac(\Control|curr_state.shift_2~q ),
	.datad(\Control|curr_state.shift_4~q ),
	.cin(gnd),
	.combout(\Control|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr17~0 .lut_mask = 16'h0001;
defparam \Control|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N20
fiftyfivenm_lcell_comb \Control|WideOr17~1 (
// Equation(s):
// \Control|WideOr17~1_combout  = (!\Control|curr_state.shift_8~q  & (!\Control|curr_state.shift_7~q  & (!\Control|curr_state.shift_6~q  & !\Control|curr_state.shift_5~q )))

	.dataa(\Control|curr_state.shift_8~q ),
	.datab(\Control|curr_state.shift_7~q ),
	.datac(\Control|curr_state.shift_6~q ),
	.datad(\Control|curr_state.shift_5~q ),
	.cin(gnd),
	.combout(\Control|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr17~1 .lut_mask = 16'h0001;
defparam \Control|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N26
fiftyfivenm_lcell_comb \RegA|Data_Out[0]~4 (
// Equation(s):
// \RegA|Data_Out[0]~4_combout  = (((\Control|Clear~0_combout ) # (\Load~0_combout )) # (!\Control|WideOr17~1_combout )) # (!\Control|WideOr17~0_combout )

	.dataa(\Control|WideOr17~0_combout ),
	.datab(\Control|WideOr17~1_combout ),
	.datac(\Control|Clear~0_combout ),
	.datad(\Load~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out[0]~4 .lut_mask = 16'hFFF7;
defparam \RegA|Data_Out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N9
dffeas \RegA|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[6] .is_wysiwyg = "true";
defparam \RegA|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N12
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[5]|S~0 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[5]|S~0_combout  = \RegA|Data_Out [5] $ (((\Control|Sub~0_combout  & (!\Din[5]~input_o )) # (!\Control|Sub~0_combout  & (\Din[5]~input_o  & \Control|Add~0_combout ))))

	.dataa(\Control|Sub~0_combout ),
	.datab(\Din[5]~input_o ),
	.datac(\RegA|Data_Out [5]),
	.datad(\Control|Add~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[5]|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[5]|S~0 .lut_mask = 16'h96D2;
defparam \add_sub_9|task_adder|RA_9b[5]|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N14
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[5]|S (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[5]|S~combout  = \add_sub_9|task_adder|RA_9b[5]|S~0_combout  $ (((\RegA|Data_Out [4] & ((\add_sub_9|B_[4]~10_combout ) # (\add_sub_9|task_adder|RA_9b[3]|cout~0_combout ))) # (!\RegA|Data_Out [4] & (\add_sub_9|B_[4]~10_combout  & 
// \add_sub_9|task_adder|RA_9b[3]|cout~0_combout ))))

	.dataa(\add_sub_9|task_adder|RA_9b[5]|S~0_combout ),
	.datab(\RegA|Data_Out [4]),
	.datac(\add_sub_9|B_[4]~10_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[3]|cout~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[5]|S~combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[5]|S .lut_mask = 16'h566A;
defparam \add_sub_9|task_adder|RA_9b[5]|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N10
fiftyfivenm_lcell_comb \RegA|Data_Out~5 (
// Equation(s):
// \RegA|Data_Out~5_combout  = (!\Control|Clear~0_combout  & ((\Load~0_combout  & ((\add_sub_9|task_adder|RA_9b[5]|S~combout ))) # (!\Load~0_combout  & (\RegA|Data_Out [6]))))

	.dataa(\Control|Clear~0_combout ),
	.datab(\RegA|Data_Out [6]),
	.datac(\add_sub_9|task_adder|RA_9b[5]|S~combout ),
	.datad(\Load~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~5 .lut_mask = 16'h5044;
defparam \RegA|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N11
dffeas \RegA|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[5] .is_wysiwyg = "true";
defparam \RegA|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N0
fiftyfivenm_lcell_comb \RegA|Data_Out~2 (
// Equation(s):
// \RegA|Data_Out~2_combout  = (\Load~0_combout  & (\add_sub_9|B_[4]~10_combout  $ (\RegA|Data_Out [4] $ (\add_sub_9|task_adder|RA_9b[3]|cout~0_combout ))))

	.dataa(\add_sub_9|B_[4]~10_combout ),
	.datab(\Load~0_combout ),
	.datac(\RegA|Data_Out [4]),
	.datad(\add_sub_9|task_adder|RA_9b[3]|cout~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~2 .lut_mask = 16'h8448;
defparam \RegA|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N4
fiftyfivenm_lcell_comb \RegA|Data_Out~3 (
// Equation(s):
// \RegA|Data_Out~3_combout  = (!\Control|Clear~0_combout  & ((\RegA|Data_Out~2_combout ) # ((!\Load~0_combout  & \RegA|Data_Out [5]))))

	.dataa(\Control|Clear~0_combout ),
	.datab(\Load~0_combout ),
	.datac(\RegA|Data_Out [5]),
	.datad(\RegA|Data_Out~2_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~3 .lut_mask = 16'h5510;
defparam \RegA|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N5
dffeas \RegA|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[4] .is_wysiwyg = "true";
defparam \RegA|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N2
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[3]|S (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[3]|S~combout  = \RegA|Data_Out [3] $ (\add_sub_9|B_[3]~8_combout  $ (((\add_sub_9|task_adder|RA_9b[2]|cout~0_combout ) # (\add_sub_9|task_adder|RA_9b[2]|cout~2_combout ))))

	.dataa(\RegA|Data_Out [3]),
	.datab(\add_sub_9|B_[3]~8_combout ),
	.datac(\add_sub_9|task_adder|RA_9b[2]|cout~0_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[2]|cout~2_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[3]|S~combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[3]|S .lut_mask = 16'h9996;
defparam \add_sub_9|task_adder|RA_9b[3]|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N20
fiftyfivenm_lcell_comb \RegA|Data_Out~13 (
// Equation(s):
// \RegA|Data_Out~13_combout  = (!\Control|Clear~0_combout  & ((\Load~0_combout  & ((\add_sub_9|task_adder|RA_9b[3]|S~combout ))) # (!\Load~0_combout  & (\RegA|Data_Out [4]))))

	.dataa(\Control|Clear~0_combout ),
	.datab(\Load~0_combout ),
	.datac(\RegA|Data_Out [4]),
	.datad(\add_sub_9|task_adder|RA_9b[3]|S~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~13 .lut_mask = 16'h5410;
defparam \RegA|Data_Out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N21
dffeas \RegA|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[3] .is_wysiwyg = "true";
defparam \RegA|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N6
fiftyfivenm_lcell_comb \RegA|Data_Out~12 (
// Equation(s):
// \RegA|Data_Out~12_combout  = (!\Control|Clear~0_combout  & ((\Load~0_combout  & (\add_sub_9|task_adder|RA_9b[2]|S~combout )) # (!\Load~0_combout  & ((\RegA|Data_Out [3])))))

	.dataa(\add_sub_9|task_adder|RA_9b[2]|S~combout ),
	.datab(\RegA|Data_Out [3]),
	.datac(\Control|Clear~0_combout ),
	.datad(\Load~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~12 .lut_mask = 16'h0A0C;
defparam \RegA|Data_Out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N7
dffeas \RegA|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[2] .is_wysiwyg = "true";
defparam \RegA|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N18
fiftyfivenm_lcell_comb \RegA|Data_Out~10 (
// Equation(s):
// \RegA|Data_Out~10_combout  = (\Load~0_combout  & (\add_sub_9|B_[1]~9_combout  $ (\RegA|Data_Out [1] $ (\add_sub_9|task_adder|RA_9b[0]|cout~0_combout ))))

	.dataa(\add_sub_9|B_[1]~9_combout ),
	.datab(\RegA|Data_Out [1]),
	.datac(\add_sub_9|task_adder|RA_9b[0]|cout~0_combout ),
	.datad(\Load~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~10 .lut_mask = 16'h9600;
defparam \RegA|Data_Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N4
fiftyfivenm_lcell_comb \RegA|Data_Out~11 (
// Equation(s):
// \RegA|Data_Out~11_combout  = (!\Control|Clear~0_combout  & ((\RegA|Data_Out~10_combout ) # ((\RegA|Data_Out [2] & !\Load~0_combout ))))

	.dataa(\RegA|Data_Out [2]),
	.datab(\Load~0_combout ),
	.datac(\Control|Clear~0_combout ),
	.datad(\RegA|Data_Out~10_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~11 .lut_mask = 16'h0F02;
defparam \RegA|Data_Out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N5
dffeas \RegA|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[1] .is_wysiwyg = "true";
defparam \RegA|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N0
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[0]|S (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[0]|S~combout  = \RegA|Data_Out [0] $ (((\Din[0]~input_o  & ((\Control|Add~0_combout ) # (\Control|Sub~0_combout )))))

	.dataa(\Din[0]~input_o ),
	.datab(\RegA|Data_Out [0]),
	.datac(\Control|Add~0_combout ),
	.datad(\Control|Sub~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[0]|S~combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[0]|S .lut_mask = 16'h666C;
defparam \add_sub_9|task_adder|RA_9b[0]|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N2
fiftyfivenm_lcell_comb \RegA|Data_Out~9 (
// Equation(s):
// \RegA|Data_Out~9_combout  = (!\Control|Clear~0_combout  & ((\Load~0_combout  & ((\add_sub_9|task_adder|RA_9b[0]|S~combout ))) # (!\Load~0_combout  & (\RegA|Data_Out [1]))))

	.dataa(\Control|Clear~0_combout ),
	.datab(\Load~0_combout ),
	.datac(\RegA|Data_Out [1]),
	.datad(\add_sub_9|task_adder|RA_9b[0]|S~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~9 .lut_mask = 16'h5410;
defparam \RegA|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N3
dffeas \RegA|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[0] .is_wysiwyg = "true";
defparam \RegA|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \Din[7]~input (
	.i(Din[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Din[7]~input_o ));
// synopsys translate_off
defparam \Din[7]~input .bus_hold = "false";
defparam \Din[7]~input .listen_to_nsleep_signal = "false";
defparam \Din[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N30
fiftyfivenm_lcell_comb \RegB|Data_Out~4 (
// Equation(s):
// \RegB|Data_Out~4_combout  = (\Reset_Load_Clear~input_o  & (\RegA|Data_Out [0])) # (!\Reset_Load_Clear~input_o  & ((\Din[7]~input_o )))

	.dataa(gnd),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(\RegA|Data_Out [0]),
	.datad(\Din[7]~input_o ),
	.cin(gnd),
	.combout(\RegB|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~4 .lut_mask = 16'hF3C0;
defparam \RegB|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N8
fiftyfivenm_lcell_comb \RegB|Data_Out[1]~1 (
// Equation(s):
// \RegB|Data_Out[1]~1_combout  = ((!\Control|WideOr17~0_combout ) # (!\Control|WideOr17~1_combout )) # (!\Reset_Load_Clear~input_o )

	.dataa(gnd),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(\Control|WideOr17~1_combout ),
	.datad(\Control|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\RegB|Data_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out[1]~1 .lut_mask = 16'h3FFF;
defparam \RegB|Data_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N31
dffeas \RegB|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[7] .is_wysiwyg = "true";
defparam \RegB|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N20
fiftyfivenm_lcell_comb \RegB|Data_Out~3 (
// Equation(s):
// \RegB|Data_Out~3_combout  = (\Reset_Load_Clear~input_o  & (\RegB|Data_Out [7])) # (!\Reset_Load_Clear~input_o  & ((\Din[6]~input_o )))

	.dataa(\RegB|Data_Out [7]),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(gnd),
	.datad(\Din[6]~input_o ),
	.cin(gnd),
	.combout(\RegB|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~3 .lut_mask = 16'hBB88;
defparam \RegB|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N21
dffeas \RegB|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[6] .is_wysiwyg = "true";
defparam \RegB|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N26
fiftyfivenm_lcell_comb \RegB|Data_Out~2 (
// Equation(s):
// \RegB|Data_Out~2_combout  = (\Reset_Load_Clear~input_o  & ((\RegB|Data_Out [6]))) # (!\Reset_Load_Clear~input_o  & (\Din[5]~input_o ))

	.dataa(gnd),
	.datab(\Din[5]~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\RegB|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~2 .lut_mask = 16'hFC0C;
defparam \RegB|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N27
dffeas \RegB|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[5] .is_wysiwyg = "true";
defparam \RegB|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N24
fiftyfivenm_lcell_comb \RegB|Data_Out~0 (
// Equation(s):
// \RegB|Data_Out~0_combout  = (\Reset_Load_Clear~input_o  & (\RegB|Data_Out [5])) # (!\Reset_Load_Clear~input_o  & ((\Din[4]~input_o )))

	.dataa(\RegB|Data_Out [5]),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\Din[4]~input_o ),
	.cin(gnd),
	.combout(\RegB|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~0 .lut_mask = 16'hAFA0;
defparam \RegB|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N25
dffeas \RegB|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[4] .is_wysiwyg = "true";
defparam \RegB|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N2
fiftyfivenm_lcell_comb \RegB|Data_Out~8 (
// Equation(s):
// \RegB|Data_Out~8_combout  = (\Reset_Load_Clear~input_o  & (\RegB|Data_Out [4])) # (!\Reset_Load_Clear~input_o  & ((\Din[3]~input_o )))

	.dataa(gnd),
	.datab(\RegB|Data_Out [4]),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\Din[3]~input_o ),
	.cin(gnd),
	.combout(\RegB|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~8 .lut_mask = 16'hCFC0;
defparam \RegB|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N3
dffeas \RegB|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[3] .is_wysiwyg = "true";
defparam \RegB|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N0
fiftyfivenm_lcell_comb \RegB|Data_Out~7 (
// Equation(s):
// \RegB|Data_Out~7_combout  = (\Reset_Load_Clear~input_o  & ((\RegB|Data_Out [3]))) # (!\Reset_Load_Clear~input_o  & (\Din[2]~input_o ))

	.dataa(\Din[2]~input_o ),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\RegB|Data_Out [3]),
	.cin(gnd),
	.combout(\RegB|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~7 .lut_mask = 16'hFA0A;
defparam \RegB|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N1
dffeas \RegB|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[2] .is_wysiwyg = "true";
defparam \RegB|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N14
fiftyfivenm_lcell_comb \RegB|Data_Out~6 (
// Equation(s):
// \RegB|Data_Out~6_combout  = (\Reset_Load_Clear~input_o  & ((\RegB|Data_Out [2]))) # (!\Reset_Load_Clear~input_o  & (\Din[1]~input_o ))

	.dataa(\Din[1]~input_o ),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\RegB|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~6 .lut_mask = 16'hFA0A;
defparam \RegB|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N15
dffeas \RegB|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[1] .is_wysiwyg = "true";
defparam \RegB|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N24
fiftyfivenm_lcell_comb \RegB|Data_Out~5 (
// Equation(s):
// \RegB|Data_Out~5_combout  = (\Reset_Load_Clear~input_o  & ((\RegB|Data_Out [1]))) # (!\Reset_Load_Clear~input_o  & (\Din[0]~input_o ))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\Din[0]~input_o ),
	.datac(gnd),
	.datad(\RegB|Data_Out [1]),
	.cin(gnd),
	.combout(\RegB|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~5 .lut_mask = 16'hEE44;
defparam \RegB|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N25
dffeas \RegB|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[0] .is_wysiwyg = "true";
defparam \RegB|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N24
fiftyfivenm_lcell_comb \Load~0 (
// Equation(s):
// \Load~0_combout  = (\RegB|Data_Out [0] & ((\Control|WideOr18~1_combout ) # ((\Control|curr_state.sub_8~q ) # (\Control|WideOr18~0_combout ))))

	.dataa(\Control|WideOr18~1_combout ),
	.datab(\Control|curr_state.sub_8~q ),
	.datac(\Control|WideOr18~0_combout ),
	.datad(\RegB|Data_Out [0]),
	.cin(gnd),
	.combout(\Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \Load~0 .lut_mask = 16'hFE00;
defparam \Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N2
fiftyfivenm_lcell_comb \RegA|Data_Out~14 (
// Equation(s):
// \RegA|Data_Out~14_combout  = (\Load~0_combout  & ((\Control|curr_state.reset_state~q ) # ((\Reset_Load_Clear~input_o  & \Run~input_o ))))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\Control|curr_state.reset_state~q ),
	.datac(\Run~input_o ),
	.datad(\Load~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~14 .lut_mask = 16'hEC00;
defparam \RegA|Data_Out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N22
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[7]|S~0 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[7]|S~0_combout  = \RegA|Data_Out [7] $ (((\Din[7]~input_o  & (\Control|Add~0_combout  & !\Control|Sub~0_combout )) # (!\Din[7]~input_o  & ((\Control|Sub~0_combout )))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\Din[7]~input_o ),
	.datac(\Control|Add~0_combout ),
	.datad(\Control|Sub~0_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[7]|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[7]|S~0 .lut_mask = 16'h996A;
defparam \add_sub_9|task_adder|RA_9b[7]|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N28
fiftyfivenm_lcell_comb \RegX|Shift_Out~2 (
// Equation(s):
// \RegX|Shift_Out~2_combout  = (\RegA|Data_Out [7]) # ((\Din[7]~input_o  & (\Control|Add~0_combout  & !\Control|Sub~0_combout )) # (!\Din[7]~input_o  & ((\Control|Sub~0_combout ))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\Din[7]~input_o ),
	.datac(\Control|Add~0_combout ),
	.datad(\Control|Sub~0_combout ),
	.cin(gnd),
	.combout(\RegX|Shift_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegX|Shift_Out~2 .lut_mask = 16'hBBEA;
defparam \RegX|Shift_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N16
fiftyfivenm_lcell_comb \RegX|Shift_Out~0 (
// Equation(s):
// \RegX|Shift_Out~0_combout  = (\RegA|Data_Out [7] & ((\Din[7]~input_o  & (\Control|Add~0_combout  & !\Control|Sub~0_combout )) # (!\Din[7]~input_o  & ((\Control|Sub~0_combout )))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\Din[7]~input_o ),
	.datac(\Control|Add~0_combout ),
	.datad(\Control|Sub~0_combout ),
	.cin(gnd),
	.combout(\RegX|Shift_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegX|Shift_Out~0 .lut_mask = 16'h2280;
defparam \RegX|Shift_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N30
fiftyfivenm_lcell_comb \RegX|Shift_Out~1 (
// Equation(s):
// \RegX|Shift_Out~1_combout  = (!\Control|Clear~0_combout  & ((\Load~0_combout  & ((\RegX|Shift_Out~0_combout ))) # (!\Load~0_combout  & (\RegX|Shift_Out~q ))))

	.dataa(\RegX|Shift_Out~q ),
	.datab(\Load~0_combout ),
	.datac(\Control|Clear~0_combout ),
	.datad(\RegX|Shift_Out~0_combout ),
	.cin(gnd),
	.combout(\RegX|Shift_Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegX|Shift_Out~1 .lut_mask = 16'h0E02;
defparam \RegX|Shift_Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N20
fiftyfivenm_lcell_comb \add_sub_9|task_adder|RA_9b[6]|cout~0 (
// Equation(s):
// \add_sub_9|task_adder|RA_9b[6]|cout~0_combout  = (\RegA|Data_Out [6] & ((\add_sub_9|task_adder|RA_9b[5]|cout~0_combout ) # ((\add_sub_9|B_[6]~11_combout ) # (\add_sub_9|task_adder|RA_9b[5]|cout~2_combout )))) # (!\RegA|Data_Out [6] & 
// (\add_sub_9|B_[6]~11_combout  & ((\add_sub_9|task_adder|RA_9b[5]|cout~0_combout ) # (\add_sub_9|task_adder|RA_9b[5]|cout~2_combout ))))

	.dataa(\add_sub_9|task_adder|RA_9b[5]|cout~0_combout ),
	.datab(\RegA|Data_Out [6]),
	.datac(\add_sub_9|B_[6]~11_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[5]|cout~2_combout ),
	.cin(gnd),
	.combout(\add_sub_9|task_adder|RA_9b[6]|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_sub_9|task_adder|RA_9b[6]|cout~0 .lut_mask = 16'hFCE8;
defparam \add_sub_9|task_adder|RA_9b[6]|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N26
fiftyfivenm_lcell_comb \RegX|Shift_Out~3 (
// Equation(s):
// \RegX|Shift_Out~3_combout  = (\RegX|Shift_Out~1_combout ) # ((\RegA|Data_Out~14_combout  & (\RegX|Shift_Out~2_combout  & !\add_sub_9|task_adder|RA_9b[6]|cout~0_combout )))

	.dataa(\RegA|Data_Out~14_combout ),
	.datab(\RegX|Shift_Out~2_combout ),
	.datac(\RegX|Shift_Out~1_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[6]|cout~0_combout ),
	.cin(gnd),
	.combout(\RegX|Shift_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegX|Shift_Out~3 .lut_mask = 16'hF0F8;
defparam \RegX|Shift_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N27
dffeas \RegX|Shift_Out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegX|Shift_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegX|Shift_Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegX|Shift_Out .is_wysiwyg = "true";
defparam \RegX|Shift_Out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N22
fiftyfivenm_lcell_comb \RegA|Data_Out~7 (
// Equation(s):
// \RegA|Data_Out~7_combout  = (\RegX|Shift_Out~q  & (!\Control|Clear~0_combout  & !\Load~0_combout ))

	.dataa(\RegX|Shift_Out~q ),
	.datab(gnd),
	.datac(\Control|Clear~0_combout ),
	.datad(\Load~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~7 .lut_mask = 16'h000A;
defparam \RegA|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N16
fiftyfivenm_lcell_comb \RegA|Data_Out~8 (
// Equation(s):
// \RegA|Data_Out~8_combout  = (\RegA|Data_Out~7_combout ) # ((\RegA|Data_Out~14_combout  & (\add_sub_9|task_adder|RA_9b[7]|S~0_combout  $ (\add_sub_9|task_adder|RA_9b[6]|cout~0_combout ))))

	.dataa(\RegA|Data_Out~14_combout ),
	.datab(\add_sub_9|task_adder|RA_9b[7]|S~0_combout ),
	.datac(\RegA|Data_Out~7_combout ),
	.datad(\add_sub_9|task_adder|RA_9b[6]|cout~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~8 .lut_mask = 16'hF2F8;
defparam \RegA|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N17
dffeas \RegA|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[7] .is_wysiwyg = "true";
defparam \RegA|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N12
fiftyfivenm_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\RegA|Data_Out [7] & (\RegA|Data_Out [4] & (\RegA|Data_Out [6] $ (\RegA|Data_Out [5])))) # (!\RegA|Data_Out [7] & (!\RegA|Data_Out [5] & (\RegA|Data_Out [6] $ (\RegA|Data_Out [4]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [6]),
	.datac(\RegA|Data_Out [4]),
	.datad(\RegA|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h2094;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N6
fiftyfivenm_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\RegA|Data_Out [7] & ((\RegA|Data_Out [4] & ((\RegA|Data_Out [5]))) # (!\RegA|Data_Out [4] & (\RegA|Data_Out [6])))) # (!\RegA|Data_Out [7] & (\RegA|Data_Out [6] & (\RegA|Data_Out [4] $ (\RegA|Data_Out [5]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [6]),
	.datac(\RegA|Data_Out [4]),
	.datad(\RegA|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N8
fiftyfivenm_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\RegA|Data_Out [7] & (\RegA|Data_Out [6] & ((\RegA|Data_Out [5]) # (!\RegA|Data_Out [4])))) # (!\RegA|Data_Out [7] & (!\RegA|Data_Out [6] & (!\RegA|Data_Out [4] & \RegA|Data_Out [5])))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [6]),
	.datac(\RegA|Data_Out [4]),
	.datad(\RegA|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N18
fiftyfivenm_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\RegA|Data_Out [5] & ((\RegA|Data_Out [6] & ((\RegA|Data_Out [4]))) # (!\RegA|Data_Out [6] & (\RegA|Data_Out [7] & !\RegA|Data_Out [4])))) # (!\RegA|Data_Out [5] & (!\RegA|Data_Out [7] & (\RegA|Data_Out [6] $ (\RegA|Data_Out 
// [4]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [6]),
	.datac(\RegA|Data_Out [4]),
	.datad(\RegA|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'hC214;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N16
fiftyfivenm_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\RegA|Data_Out [5] & (!\RegA|Data_Out [7] & ((\RegA|Data_Out [4])))) # (!\RegA|Data_Out [5] & ((\RegA|Data_Out [6] & (!\RegA|Data_Out [7])) # (!\RegA|Data_Out [6] & ((\RegA|Data_Out [4])))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [6]),
	.datac(\RegA|Data_Out [4]),
	.datad(\RegA|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h5074;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N14
fiftyfivenm_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\RegA|Data_Out [6] & (\RegA|Data_Out [4] & (\RegA|Data_Out [7] $ (\RegA|Data_Out [5])))) # (!\RegA|Data_Out [6] & (!\RegA|Data_Out [7] & ((\RegA|Data_Out [4]) # (\RegA|Data_Out [5]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [6]),
	.datac(\RegA|Data_Out [4]),
	.datad(\RegA|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h5190;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N4
fiftyfivenm_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\RegA|Data_Out [4] & ((\RegA|Data_Out [7]) # (\RegA|Data_Out [6] $ (\RegA|Data_Out [5])))) # (!\RegA|Data_Out [4] & ((\RegA|Data_Out [5]) # (\RegA|Data_Out [7] $ (\RegA|Data_Out [6]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [6]),
	.datac(\RegA|Data_Out [4]),
	.datad(\RegA|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N0
fiftyfivenm_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\RegA|Data_Out [2] & (!\RegA|Data_Out [1] & (\RegA|Data_Out [0] $ (!\RegA|Data_Out [3])))) # (!\RegA|Data_Out [2] & (\RegA|Data_Out [0] & (\RegA|Data_Out [1] $ (!\RegA|Data_Out [3]))))

	.dataa(\RegA|Data_Out [1]),
	.datab(\RegA|Data_Out [2]),
	.datac(\RegA|Data_Out [0]),
	.datad(\RegA|Data_Out [3]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h6014;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N26
fiftyfivenm_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\RegA|Data_Out [1] & ((\RegA|Data_Out [0] & ((\RegA|Data_Out [3]))) # (!\RegA|Data_Out [0] & (\RegA|Data_Out [2])))) # (!\RegA|Data_Out [1] & (\RegA|Data_Out [2] & (\RegA|Data_Out [0] $ (\RegA|Data_Out [3]))))

	.dataa(\RegA|Data_Out [1]),
	.datab(\RegA|Data_Out [2]),
	.datac(\RegA|Data_Out [0]),
	.datad(\RegA|Data_Out [3]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
fiftyfivenm_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\RegA|Data_Out [2] & (\RegA|Data_Out [3] & ((\RegA|Data_Out [1]) # (!\RegA|Data_Out [0])))) # (!\RegA|Data_Out [2] & (\RegA|Data_Out [1] & (!\RegA|Data_Out [0] & !\RegA|Data_Out [3])))

	.dataa(\RegA|Data_Out [1]),
	.datab(\RegA|Data_Out [2]),
	.datac(\RegA|Data_Out [0]),
	.datad(\RegA|Data_Out [3]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'h8C02;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
fiftyfivenm_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\RegA|Data_Out [1] & ((\RegA|Data_Out [2] & (\RegA|Data_Out [0])) # (!\RegA|Data_Out [2] & (!\RegA|Data_Out [0] & \RegA|Data_Out [3])))) # (!\RegA|Data_Out [1] & (!\RegA|Data_Out [3] & (\RegA|Data_Out [2] $ (\RegA|Data_Out 
// [0]))))

	.dataa(\RegA|Data_Out [1]),
	.datab(\RegA|Data_Out [2]),
	.datac(\RegA|Data_Out [0]),
	.datad(\RegA|Data_Out [3]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'h8294;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N16
fiftyfivenm_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\RegA|Data_Out [1] & (((\RegA|Data_Out [0] & !\RegA|Data_Out [3])))) # (!\RegA|Data_Out [1] & ((\RegA|Data_Out [2] & ((!\RegA|Data_Out [3]))) # (!\RegA|Data_Out [2] & (\RegA|Data_Out [0]))))

	.dataa(\RegA|Data_Out [1]),
	.datab(\RegA|Data_Out [2]),
	.datac(\RegA|Data_Out [0]),
	.datad(\RegA|Data_Out [3]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h10F4;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
fiftyfivenm_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\RegA|Data_Out [1] & (!\RegA|Data_Out [3] & ((\RegA|Data_Out [0]) # (!\RegA|Data_Out [2])))) # (!\RegA|Data_Out [1] & (\RegA|Data_Out [0] & (\RegA|Data_Out [2] $ (!\RegA|Data_Out [3]))))

	.dataa(\RegA|Data_Out [1]),
	.datab(\RegA|Data_Out [2]),
	.datac(\RegA|Data_Out [0]),
	.datad(\RegA|Data_Out [3]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h40B2;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
fiftyfivenm_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\RegA|Data_Out [0] & ((\RegA|Data_Out [3]) # (\RegA|Data_Out [1] $ (\RegA|Data_Out [2])))) # (!\RegA|Data_Out [0] & ((\RegA|Data_Out [1]) # (\RegA|Data_Out [2] $ (\RegA|Data_Out [3]))))

	.dataa(\RegA|Data_Out [1]),
	.datab(\RegA|Data_Out [2]),
	.datac(\RegA|Data_Out [0]),
	.datad(\RegA|Data_Out [3]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N16
fiftyfivenm_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\RegB|Data_Out [7] & (\RegB|Data_Out [4] & (\RegB|Data_Out [5] $ (\RegB|Data_Out [6])))) # (!\RegB|Data_Out [7] & (!\RegB|Data_Out [5] & (\RegB|Data_Out [4] $ (\RegB|Data_Out [6]))))

	.dataa(\RegB|Data_Out [5]),
	.datab(\RegB|Data_Out [4]),
	.datac(\RegB|Data_Out [7]),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h4184;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N22
fiftyfivenm_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\RegB|Data_Out [5] & ((\RegB|Data_Out [4] & (\RegB|Data_Out [7])) # (!\RegB|Data_Out [4] & ((\RegB|Data_Out [6]))))) # (!\RegB|Data_Out [5] & (\RegB|Data_Out [6] & (\RegB|Data_Out [4] $ (\RegB|Data_Out [7]))))

	.dataa(\RegB|Data_Out [5]),
	.datab(\RegB|Data_Out [4]),
	.datac(\RegB|Data_Out [7]),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hB680;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N12
fiftyfivenm_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\RegB|Data_Out [7] & (\RegB|Data_Out [6] & ((\RegB|Data_Out [5]) # (!\RegB|Data_Out [4])))) # (!\RegB|Data_Out [7] & (\RegB|Data_Out [5] & (!\RegB|Data_Out [4] & !\RegB|Data_Out [6])))

	.dataa(\RegB|Data_Out [5]),
	.datab(\RegB|Data_Out [4]),
	.datac(\RegB|Data_Out [7]),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'hB002;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N10
fiftyfivenm_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\RegB|Data_Out [5] & ((\RegB|Data_Out [4] & ((\RegB|Data_Out [6]))) # (!\RegB|Data_Out [4] & (\RegB|Data_Out [7] & !\RegB|Data_Out [6])))) # (!\RegB|Data_Out [5] & (!\RegB|Data_Out [7] & (\RegB|Data_Out [4] $ (\RegB|Data_Out 
// [6]))))

	.dataa(\RegB|Data_Out [5]),
	.datab(\RegB|Data_Out [4]),
	.datac(\RegB|Data_Out [7]),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N4
fiftyfivenm_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\RegB|Data_Out [5] & (\RegB|Data_Out [4] & (!\RegB|Data_Out [7]))) # (!\RegB|Data_Out [5] & ((\RegB|Data_Out [6] & ((!\RegB|Data_Out [7]))) # (!\RegB|Data_Out [6] & (\RegB|Data_Out [4]))))

	.dataa(\RegB|Data_Out [5]),
	.datab(\RegB|Data_Out [4]),
	.datac(\RegB|Data_Out [7]),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N6
fiftyfivenm_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\RegB|Data_Out [5] & (!\RegB|Data_Out [7] & ((\RegB|Data_Out [4]) # (!\RegB|Data_Out [6])))) # (!\RegB|Data_Out [5] & (\RegB|Data_Out [4] & (\RegB|Data_Out [7] $ (!\RegB|Data_Out [6]))))

	.dataa(\RegB|Data_Out [5]),
	.datab(\RegB|Data_Out [4]),
	.datac(\RegB|Data_Out [7]),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h480E;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N28
fiftyfivenm_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\RegB|Data_Out [4] & ((\RegB|Data_Out [7]) # (\RegB|Data_Out [5] $ (\RegB|Data_Out [6])))) # (!\RegB|Data_Out [4] & ((\RegB|Data_Out [5]) # (\RegB|Data_Out [7] $ (\RegB|Data_Out [6]))))

	.dataa(\RegB|Data_Out [5]),
	.datab(\RegB|Data_Out [4]),
	.datac(\RegB|Data_Out [7]),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
fiftyfivenm_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\RegB|Data_Out [3] & (\RegB|Data_Out [0] & (\RegB|Data_Out [1] $ (\RegB|Data_Out [2])))) # (!\RegB|Data_Out [3] & (!\RegB|Data_Out [1] & (\RegB|Data_Out [0] $ (\RegB|Data_Out [2]))))

	.dataa(\RegB|Data_Out [1]),
	.datab(\RegB|Data_Out [3]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h4190;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N10
fiftyfivenm_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\RegB|Data_Out [1] & ((\RegB|Data_Out [0] & (\RegB|Data_Out [3])) # (!\RegB|Data_Out [0] & ((\RegB|Data_Out [2]))))) # (!\RegB|Data_Out [1] & (\RegB|Data_Out [2] & (\RegB|Data_Out [3] $ (\RegB|Data_Out [0]))))

	.dataa(\RegB|Data_Out [1]),
	.datab(\RegB|Data_Out [3]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'h9E80;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
fiftyfivenm_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\RegB|Data_Out [3] & (\RegB|Data_Out [2] & ((\RegB|Data_Out [1]) # (!\RegB|Data_Out [0])))) # (!\RegB|Data_Out [3] & (\RegB|Data_Out [1] & (!\RegB|Data_Out [0] & !\RegB|Data_Out [2])))

	.dataa(\RegB|Data_Out [1]),
	.datab(\RegB|Data_Out [3]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h8C02;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
fiftyfivenm_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\RegB|Data_Out [1] & ((\RegB|Data_Out [0] & ((\RegB|Data_Out [2]))) # (!\RegB|Data_Out [0] & (\RegB|Data_Out [3] & !\RegB|Data_Out [2])))) # (!\RegB|Data_Out [1] & (!\RegB|Data_Out [3] & (\RegB|Data_Out [0] $ (\RegB|Data_Out 
// [2]))))

	.dataa(\RegB|Data_Out [1]),
	.datab(\RegB|Data_Out [3]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hA118;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
fiftyfivenm_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\RegB|Data_Out [1] & (!\RegB|Data_Out [3] & (\RegB|Data_Out [0]))) # (!\RegB|Data_Out [1] & ((\RegB|Data_Out [2] & (!\RegB|Data_Out [3])) # (!\RegB|Data_Out [2] & ((\RegB|Data_Out [0])))))

	.dataa(\RegB|Data_Out [1]),
	.datab(\RegB|Data_Out [3]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h3170;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
fiftyfivenm_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\RegB|Data_Out [1] & (!\RegB|Data_Out [3] & ((\RegB|Data_Out [0]) # (!\RegB|Data_Out [2])))) # (!\RegB|Data_Out [1] & (\RegB|Data_Out [0] & (\RegB|Data_Out [3] $ (!\RegB|Data_Out [2]))))

	.dataa(\RegB|Data_Out [1]),
	.datab(\RegB|Data_Out [3]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h6032;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
fiftyfivenm_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\RegB|Data_Out [0] & ((\RegB|Data_Out [3]) # (\RegB|Data_Out [1] $ (\RegB|Data_Out [2])))) # (!\RegB|Data_Out [0] & ((\RegB|Data_Out [1]) # (\RegB|Data_Out [3] $ (\RegB|Data_Out [2]))))

	.dataa(\RegB|Data_Out [1]),
	.datab(\RegB|Data_Out [3]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HexAUout[0] = \HexAUout[0]~output_o ;

assign HexAUout[1] = \HexAUout[1]~output_o ;

assign HexAUout[2] = \HexAUout[2]~output_o ;

assign HexAUout[3] = \HexAUout[3]~output_o ;

assign HexAUout[4] = \HexAUout[4]~output_o ;

assign HexAUout[5] = \HexAUout[5]~output_o ;

assign HexAUout[6] = \HexAUout[6]~output_o ;

assign HexALout[0] = \HexALout[0]~output_o ;

assign HexALout[1] = \HexALout[1]~output_o ;

assign HexALout[2] = \HexALout[2]~output_o ;

assign HexALout[3] = \HexALout[3]~output_o ;

assign HexALout[4] = \HexALout[4]~output_o ;

assign HexALout[5] = \HexALout[5]~output_o ;

assign HexALout[6] = \HexALout[6]~output_o ;

assign HexBUout[0] = \HexBUout[0]~output_o ;

assign HexBUout[1] = \HexBUout[1]~output_o ;

assign HexBUout[2] = \HexBUout[2]~output_o ;

assign HexBUout[3] = \HexBUout[3]~output_o ;

assign HexBUout[4] = \HexBUout[4]~output_o ;

assign HexBUout[5] = \HexBUout[5]~output_o ;

assign HexBUout[6] = \HexBUout[6]~output_o ;

assign HexBLout[0] = \HexBLout[0]~output_o ;

assign HexBLout[1] = \HexBLout[1]~output_o ;

assign HexBLout[2] = \HexBLout[2]~output_o ;

assign HexBLout[3] = \HexBLout[3]~output_o ;

assign HexBLout[4] = \HexBLout[4]~output_o ;

assign HexBLout[5] = \HexBLout[5]~output_o ;

assign HexBLout[6] = \HexBLout[6]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign Xval = \Xval~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
