$date
  Thu Feb  6 15:32:08 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench_full_adder $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ s $end
$var reg 1 % cout $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$var reg 1 ) s $end
$var reg 1 * cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#100000000
1!
1$
1&
1)
#110000000
0!
1"
0&
1'
#120000000
1!
0$
1%
1&
0)
1*
#130000000
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
#140000000
1!
0$
1%
1&
0)
1*
#150000000
0!
1"
0&
1'
#160000000
1!
1$
1&
1)
#170000000
#270000000
0"
0#
0%
0'
0(
0*
#280000000
0!
1"
0&
1'
#290000000
1!
0$
1%
1&
0)
1*
#300000000
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
#310000000
1!
0$
1%
1&
0)
1*
#320000000
0!
1"
0&
1'
#330000000
1!
1$
1&
1)
#340000000
#440000000
0"
0#
0%
0'
0(
0*
#450000000
0!
1"
0&
1'
#460000000
1!
0$
1%
1&
0)
1*
#470000000
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
#480000000
1!
0$
1%
1&
0)
1*
#490000000
0!
1"
0&
1'
#500000000
1!
1$
1&
1)
