#ifndef PS_HPP
#define PS_HPP

// GP0 Read Memory Map
#define GP0_RD_CSR_SYS_RESETN     (GP0_ADDR_BASE                  )
#define GP0_RD_CSR_TAG_BITBANG    (GP0_RD_CSR_SYS_RESETN     + 0x4)
#define GP0_RD_CSR_DRAM_INITED    (GP0_RD_CSR_TAG_BITBANG    + 0x4)
#define GP0_RD_CSR_DRAM_BASE      (GP0_RD_CSR_DRAM_INITED    + 0x4)
#define GP0_RD_CSR_BOOTROM_ADDR   (GP0_RD_CSR_DRAM_BASE      + 0x4)

#ifdef COV_EN
#define GP0_RD_CSR_COV_EN         (GP0_RD_CSR_BOOTROM_ADDR   + 0x4)
#define GP0_RD_PL2PS_FIFO_0_DATA  (GP0_RD_CSR_COV_EN         + 0x4)
#else
#define GP0_RD_PL2PS_FIFO_0_DATA  (GP0_RD_CSR_BOOTROM_ADDR   + 0x4)
#endif
#define GP0_RD_PL2PS_FIFO_1_DATA  (GP0_RD_PL2PS_FIFO_0_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_2_DATA  (GP0_RD_PL2PS_FIFO_1_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_3_DATA  (GP0_RD_PL2PS_FIFO_2_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_4_DATA  (GP0_RD_PL2PS_FIFO_3_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_5_DATA  (GP0_RD_PL2PS_FIFO_4_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_6_DATA  (GP0_RD_PL2PS_FIFO_5_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_7_DATA  (GP0_RD_PL2PS_FIFO_6_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_8_DATA  (GP0_RD_PL2PS_FIFO_7_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_9_DATA  (GP0_RD_PL2PS_FIFO_8_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_10_DATA (GP0_RD_PL2PS_FIFO_9_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_11_DATA (GP0_RD_PL2PS_FIFO_10_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_12_DATA (GP0_RD_PL2PS_FIFO_11_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_13_DATA (GP0_RD_PL2PS_FIFO_12_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_14_DATA (GP0_RD_PL2PS_FIFO_13_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_15_DATA (GP0_RD_PL2PS_FIFO_14_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_16_DATA (GP0_RD_PL2PS_FIFO_15_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_17_DATA (GP0_RD_PL2PS_FIFO_16_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_18_DATA (GP0_RD_PL2PS_FIFO_17_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_19_DATA (GP0_RD_PL2PS_FIFO_18_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_20_DATA (GP0_RD_PL2PS_FIFO_19_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_21_DATA (GP0_RD_PL2PS_FIFO_20_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_22_DATA (GP0_RD_PL2PS_FIFO_21_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_23_DATA (GP0_RD_PL2PS_FIFO_22_DATA  + 0x4)

#define GP0_RD_PL2PS_FIFO_0_CTRS  (GP0_RD_PL2PS_FIFO_23_DATA  + 0x4)
#define GP0_RD_PL2PS_FIFO_1_CTRS  (GP0_RD_PL2PS_FIFO_0_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_2_CTRS  (GP0_RD_PL2PS_FIFO_1_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_3_CTRS  (GP0_RD_PL2PS_FIFO_2_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_4_CTRS  (GP0_RD_PL2PS_FIFO_3_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_5_CTRS  (GP0_RD_PL2PS_FIFO_4_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_6_CTRS  (GP0_RD_PL2PS_FIFO_5_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_7_CTRS  (GP0_RD_PL2PS_FIFO_6_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_8_CTRS  (GP0_RD_PL2PS_FIFO_7_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_9_CTRS  (GP0_RD_PL2PS_FIFO_8_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_10_CTRS (GP0_RD_PL2PS_FIFO_9_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_11_CTRS (GP0_RD_PL2PS_FIFO_10_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_12_CTRS (GP0_RD_PL2PS_FIFO_11_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_13_CTRS (GP0_RD_PL2PS_FIFO_12_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_14_CTRS (GP0_RD_PL2PS_FIFO_13_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_15_CTRS (GP0_RD_PL2PS_FIFO_14_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_16_CTRS (GP0_RD_PL2PS_FIFO_15_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_17_CTRS (GP0_RD_PL2PS_FIFO_16_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_18_CTRS (GP0_RD_PL2PS_FIFO_17_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_19_CTRS (GP0_RD_PL2PS_FIFO_18_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_20_CTRS (GP0_RD_PL2PS_FIFO_19_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_21_CTRS (GP0_RD_PL2PS_FIFO_20_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_22_CTRS (GP0_RD_PL2PS_FIFO_21_CTRS  + 0x4)
#define GP0_RD_PL2PS_FIFO_23_CTRS (GP0_RD_PL2PS_FIFO_22_CTRS  + 0x4)
#define GP0_RD_PS2PL_FIFO_CTRS    (GP0_RD_PL2PS_FIFO_23_CTRS  + 0x4)
#define GP0_RD_REGS               (GP0_RD_PS2PL_FIFO_CTRS    + 0x4)
#define GP0_RD_MEM_PROF_0         (GP0_RD_REGS)
#define GP0_RD_MEM_PROF_1         (GP0_RD_MEM_PROF_0         + 0x4)
#define GP0_RD_MEM_PROF_2         (GP0_RD_MEM_PROF_1         + 0x4)
#define GP0_RD_MEM_PROF_3         (GP0_RD_MEM_PROF_2         + 0x4)
#define GP0_RD_BOOTROM_DATA       (GP0_RD_MEM_PROF_3         + 0x4)
#define GP0_RD_CYCLE              (GP0_RD_BOOTROM_DATA       + 0x4)
#define GP0_RD_MCYCLE             (GP0_RD_CYCLE              + 0x8)
#define GP0_RD_MINSTRET           (GP0_RD_MCYCLE             + 0x8)
#define GP0_RD_COUNTERS           (GP0_RD_CYCLE)

// GP0 Write Memory Map
#define GP0_WR_CSR_SYS_RESETN     GP0_RD_CSR_SYS_RESETN
#define GP0_WR_CSR_TAG_BITBANG    GP0_RD_CSR_TAG_BITBANG
#define GP0_WR_CSR_DRAM_INITED    GP0_RD_CSR_DRAM_INITED
#define GP0_WR_CSR_DRAM_BASE      GP0_RD_CSR_DRAM_BASE
#define GP0_WR_CSR_BOOTROM_ADDR   GP0_RD_CSR_BOOTROM_ADDR
#ifdef COV_EN
#define GP0_WR_CSR_COV_EN         GP0_RD_CSR_COV_EN
#define GP0_WR_PS2PL_FIFO_DATA    (GP0_WR_CSR_COV_EN + 0x4)
#else
#define GP0_WR_PS2PL_FIFO_DATA    (GP0_WR_CSR_BOOTROM_ADDR + 0x4)
#endif

// DMA
#define GP0_DMA_ADDR (GP0_ADDR_BASE + DMA_OFFSET)

// DRAM
#define DRAM_BASE_ADDR  0x80000000U
#define DRAM_MAX_ALLOC_SIZE 0x20000000U
// GP1
#define GP1_DRAM_BASE_ADDR GP1_ADDR_BASE
// TODO: Aperture has to be big enough for DRAM and CSR space 1G???
#define GP1_CSR_BASE_ADDR (GP1_DRAM_BASE_ADDR + DRAM_MAX_ALLOC_SIZE)

#define TAG_NUM_CLIENTS 16
#define TAG_MAX_LEN 1
#define TAG_CLIENT_PL_RESET_ID 0
#define TAG_CLIENT_PL_RESET_WIDTH 1
#define TAG_CLIENT_WD_RESET_ID 1
#define TAG_CLIENT_WD_RESET_WIDTH 1

#endif

