<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat May  4 02:36:45 2024" VIVADOVERSION="2023.2.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="block_design_0" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="11" NAME="BRAM_PORTA_addr" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addra">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_PORTA_clk" SIGIS="clk" SIGNAME="blk_mem_gen_0_clka">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_PORTA_din" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_dina">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_PORTA_en" SIGIS="undef" SIGNAME="blk_mem_gen_0_ena">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BRAM_PORTA_we" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_wea">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="BRAM_PORTB_addr" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_PORTB_clk" SIGIS="clk" SIGNAME="blk_mem_gen_0_clkb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clkb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BRAM_PORTB_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="doutb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_PORTB_en" SIGIS="undef" SIGNAME="blk_mem_gen_0_enb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="enb"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="descrambler_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="data_interleaver_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="data_delay_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="act_power_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="constellation_tracker_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="demapper_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="deinterleaver_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="viterbi_hard_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="output_ser2par_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="CLOCK"/>
        <CONNECTION INSTANCE="axi_regs_mux_0" PORT="CLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="DETECTION_THRESHOLD" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DETECTION_THRESHOLD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="DETECTION_THRESHOLD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="10" NAME="FPGA_REG_WRITE_ADDRESS" RIGHT="0" SIGIS="undef" SIGNAME="axi_regs_mux_0_FPGA_REG_WRITE_ADDRESS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regs_mux_0" PORT="FPGA_REG_WRITE_ADDRESS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="FPGA_REG_WRITE_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_regs_mux_0_FPGA_REG_WRITE_DATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regs_mux_0" PORT="FPGA_REG_WRITE_DATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FPGA_REG_WRITE_STROBE" SIGIS="undef" SIGNAME="axi_regs_mux_0_FPGA_REG_WRITE_STROBE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regs_mux_0" PORT="FPGA_REG_WRITE_STROBE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="POWER" RIGHT="0" SIGIS="undef" SIGNAME="act_power_0_POWER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="act_power_0" PORT="POWER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="RESET"/>
        <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="RESET"/>
        <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="RESET"/>
        <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="RESET"/>
        <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="RESET"/>
        <CONNECTION INSTANCE="descrambler_0" PORT="RESET"/>
        <CONNECTION INSTANCE="data_interleaver_0" PORT="RESET"/>
        <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="RESET"/>
        <CONNECTION INSTANCE="data_delay_0" PORT="RESET"/>
        <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="RESET"/>
        <CONNECTION INSTANCE="act_power_0" PORT="RESET"/>
        <CONNECTION INSTANCE="constellation_tracker_0" PORT="RESET"/>
        <CONNECTION INSTANCE="demapper_0" PORT="RESET"/>
        <CONNECTION INSTANCE="deinterleaver_0" PORT="RESET"/>
        <CONNECTION INSTANCE="viterbi_hard_0" PORT="RESET"/>
        <CONNECTION INSTANCE="output_ser2par_0" PORT="RESET"/>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RESET"/>
        <CONNECTION INSTANCE="axi_regs_mux_0" PORT="RESET"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="10000000" DIR="I" NAME="RX_CLOCK" SIGIS="clk" SIGNAME="External_Ports_RX_CLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_CLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RX_ENABLE" SIGIS="undef" SIGNAME="External_Ports_RX_ENABLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_ENABLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="RX_IDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RX_IDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="RX_QDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RX_QDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_QDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RX_RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RX_RESET">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_RESET"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RX_VALID" SIGIS="undef" SIGNAME="External_Ports_RX_VALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="RX_VALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="SELECT_AXI_REGS_MODE" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SELECT_AXI_REGS_MODE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regs_mux_0" PORT="SELECT_AXI_REGS_MODE"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_PORTA_addr"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_PORTA_clk"/>
        <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_PORTA_din"/>
        <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_PORTA_en"/>
        <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_PORTA_we"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET">
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_PORTB_addr"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_PORTB_clk"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_PORTB_dout"/>
        <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_PORTB_en"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1714748425" FULLNAME="/act_power_0" HWVERSION="1.0" INSTANCE="act_power_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="act_power" VLNV="xilinx.com:module_ref:act_power:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_act_power_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DATA_STROBE" SIGIS="undef" SIGNAME="data_delay_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="POWER" RIGHT="0" SIGIS="undef" SIGNAME="act_power_0_POWER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="POWER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="POWER_STROBE" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="QDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714774844" FULLNAME="/axi_regs_mux_0" HWVERSION="1.0" INSTANCE="axi_regs_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_regs_mux" VLNV="xilinx.com:module_ref:axi_regs_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_axi_regs_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CONSTELLATION_DATA_FIRST_SYMBOL_MARKER" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CONSTELLATION_DATA_VALID" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="CONSTELLATION_DATA_OUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="CONSTELLATION_IDATA" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="CONSTELLATION_IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="CONSTELLATION_QDATA" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="CONSTELLATION_QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DATA_STROBE" SIGIS="undef" SIGNAME="data_delay_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEINTERLEAVER_16QAM" RIGHT="191" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_16QAM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_16QAM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEINTERLEAVER_BPSK" RIGHT="47" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_BPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_BPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEINTERLEAVER_QPSK" RIGHT="95" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_QPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_QPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DEINTERLEAVER_STROBE" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="EQUALIZER_REG_WRITE_DATA" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FPGA_REG_WRITE_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="FPGA_REG_WRITE_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EQUALIZER_REG_WRITE_STROBE_PHASE_1" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="FPGA_REG_WRITE_STROBE_PHASE_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EQUALIZER_REG_WRITE_STROBE_PHASE_2" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="FPGA_REG_WRITE_STROBE_PHASE_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FFT_DATA_FIRST_SYMBOL_MARKER" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_DATA_OUT_FIRST_SYMBOL_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_DATA_OUT_FIRST_SYMBOL_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FFT_DATA_VALID" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_DATA_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_DATA_OUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="FFT_IDATA" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="FFT_QDATA" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="FPGA_REG_WRITE_ADDRESS" RIGHT="0" SIGIS="undef" SIGNAME="axi_regs_mux_0_FPGA_REG_WRITE_ADDRESS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FPGA_REG_WRITE_ADDRESS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="FPGA_REG_WRITE_DATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_regs_mux_0_FPGA_REG_WRITE_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FPGA_REG_WRITE_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPGA_REG_WRITE_STROBE" SIGIS="undef" SIGNAME="axi_regs_mux_0_FPGA_REG_WRITE_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FPGA_REG_WRITE_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PARALLEL_OUTPUT" RIGHT="0" SIGIS="undef" SIGNAME="output_ser2par_0_PARALLEL_OUTPUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_ser2par_0" PORT="PARALLEL_OUTPUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PARALLEL_OUTPUT_VALID" SIGIS="undef" SIGNAME="output_ser2par_0_PARALLEL_OUTPUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_ser2par_0" PORT="PARALLEL_OUTPUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="SELECT_AXI_REGS_MODE" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SELECT_AXI_REGS_MODE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SELECT_AXI_REGS_MODE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="VITERBI_SIGNAL" RIGHT="0" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_SIGNAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="VITERBI_SIGNAL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VITERBI_SIGNAL_VALID" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_SIGNAL_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="VITERBI_SIGNAL_VALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="4"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.915702 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="Simple_Dual_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="4096"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTA_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTB_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="blk_mem_gen_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTA_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="blk_mem_gen_0_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTB_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTA_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTB_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="blk_mem_gen_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTA_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="blk_mem_gen_0_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTB_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_0_imp" PORT="BRAM_PORTA_we"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1714748432" FULLNAME="/constellation_tracker_0" HWVERSION="1.0" INSTANCE="constellation_tracker_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="constellation_tracker" VLNV="xilinx.com:module_ref:constellation_tracker:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_constellation_tracker_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="5" NAME="ATAN_CONSTELLATION_IN_CNTR" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="ATAN_CONSTELLATION_IN_CNTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ATAN_CONSTELLATION_IN_I" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ATAN_CONSTELLATION_IN_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="ATAN_CONSTELLATION_IN_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ATAN_CONSTELLATION_IN_Q" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ATAN_CONSTELLATION_IN_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="ATAN_CONSTELLATION_IN_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ATAN_CONSTELLATION_IN_STROBE" SIGIS="undef" SIGNAME="constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="ATAN_CONSTELLATION_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ATAN_CONSTELLATION_PHASE_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="ATAN_CONSTELLATION_PHASE_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ATAN_CONSTELLATION_PHASE_OUT_CNTR" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT_CNTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="ATAN_CONSTELLATION_PHASE_OUT_CNTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ATAN_CONSTELLATION_PHASE_OUT_STROBE" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="ATAN_CONSTELLATION_PHASE_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="CONSTELLATION_DATA_FIRST_SYMBOL_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CONSTELLATION_DATA_OUT_VALID" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="CONSTELLATION_DATA_IN_VALID"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="CONSTELLATION_DATA_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="CONSTELLATION_IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="CONSTELLATION_IDATA_IN"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="CONSTELLATION_IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="CONSTELLATION_QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="CONSTELLATION_QDATA_IN"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="CONSTELLATION_QDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FFT_DATA_IN_FIRST_SYMBOL_MARKER" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_DATA_OUT_FIRST_SYMBOL_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_DATA_OUT_FIRST_SYMBOL_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FFT_DATA_IN_LAST" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_DATA_OUT_LAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_DATA_OUT_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FFT_DATA_IN_VALID" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_DATA_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_DATA_OUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="FFT_IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="FFT_QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ROTATION_CONSTELLATION_CNTR_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_CNTR_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ROTATION_CONSTELLATION_DATA_IN_STROBE" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ROTATION_CONSTELLATION_DATA_OUT_CNTR" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_rotation_constellati_0_ROTATION_CONSTELLATION_DATA_OUT_CNTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_DATA_OUT_CNTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROTATION_CONSTELLATION_DATA_OUT_STROBE" SIGIS="undef" SIGNAME="hier_rotation_constellation_rotation_constellati_0_ROTATION_CONSTELLATION_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ROTATION_CONSTELLATION_IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ROTATION_CONSTELLATION_IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_rotation_constellati_0_ROTATION_CONSTELLATION_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ROTATION_CONSTELLATION_PHASE_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_PHASE_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ROTATION_CONSTELLATION_QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ROTATION_CONSTELLATION_QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_rotation_constellati_0_ROTATION_CONSTELLATION_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="ROTATION_CONSTELLATION_QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748423" FULLNAME="/data_delay_0" HWVERSION="1.0" INSTANCE="data_delay_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_delay" VLNV="xilinx.com:module_ref:data_delay:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_data_delay_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DATA_IN_STROBE" SIGIS="undef" SIGNAME="data_interleaver_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_OUT_STROBE" SIGIS="undef" SIGNAME="data_delay_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="DATA_STROBE"/>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="DATA_IN_STROBE"/>
            <CONNECTION INSTANCE="act_power_0" PORT="DATA_STROBE"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="DATA_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="data_interleaver_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="IDATA"/>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="IDATA_IN"/>
            <CONNECTION INSTANCE="act_power_0" PORT="IDATA"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT_DELAY_16" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="IDATA_DELAY_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT_DELAY_32" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="IDATA_DELAY_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT_DELAY_48" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_48">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="IDATA_DELAY_48"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT_DELAY_64" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_64">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="IDATA_DELAY_64"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="data_interleaver_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="QDATA"/>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="QDATA_IN"/>
            <CONNECTION INSTANCE="act_power_0" PORT="QDATA"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="QDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT_DELAY_16" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="QDATA_DELAY_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT_DELAY_32" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="QDATA_DELAY_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT_DELAY_48" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_48">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="QDATA_DELAY_48"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT_DELAY_64" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_64">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="QDATA_DELAY_64"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748421" FULLNAME="/data_interleaver_0" HWVERSION="1.0" INSTANCE="data_interleaver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_interleaver" VLNV="xilinx.com:module_ref:data_interleaver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="interleave_period" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_data_interleaver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DATA_IN_STROBE" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_DATA_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="DATA_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_OUT_STROBE" SIGIS="undef" SIGNAME="data_interleaver_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_IDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="data_interleaver_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_QDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_clock_domain_cros_0" PORT="QDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="data_interleaver_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748434" FULLNAME="/deinterleaver_0" HWVERSION="1.0" INSTANCE="deinterleaver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="deinterleaver" VLNV="xilinx.com:module_ref:deinterleaver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_deinterleaver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DEINTERLEAVER_16QAM" RIGHT="191" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_16QAM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="DEINTERLEAVER_16QAM"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="DEINTERLEAVER_16QAM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DEINTERLEAVER_BPSK" RIGHT="47" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_BPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="DEINTERLEAVER_BPSK"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="DEINTERLEAVER_BPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DEINTERLEAVER_QPSK" RIGHT="95" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_QPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="DEINTERLEAVER_QPSK"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="DEINTERLEAVER_QPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DEINTERLEAVER_START_MARKER" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_START_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="DEINTERLEAVER_START_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DEINTERLEAVER_STROBE" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="DEINTERLEAVER_STROBE"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="DEINTERLEAVER_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEMAPPING_16QAM" RIGHT="207" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_16QAM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="DEMAPPING_16QAM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEMAPPING_BPSK" RIGHT="51" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_BPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="DEMAPPING_BPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEMAPPING_QPSK" RIGHT="103" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_QPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="DEMAPPING_QPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DEMAPPING_START_MARKER" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_START_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="DEMAPPING_START_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DEMAPPING_STROBE" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demapper_0" PORT="DEMAPPING_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748433" FULLNAME="/demapper_0" HWVERSION="1.0" INSTANCE="demapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="demapper" VLNV="xilinx.com:module_ref:demapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_demapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CONSTELLATION_DATA_IN_FIRST_SYMBOL_MARKER" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CONSTELLATION_DATA_IN_VALID" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="CONSTELLATION_DATA_OUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="CONSTELLATION_IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="CONSTELLATION_IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="CONSTELLATION_QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_CONSTELLATION_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="CONSTELLATION_QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DEMAPPING_16QAM" RIGHT="207" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_16QAM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEMAPPING_16QAM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DEMAPPING_BPSK" RIGHT="51" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_BPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEMAPPING_BPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DEMAPPING_QPSK" RIGHT="103" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_QPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEMAPPING_QPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DEMAPPING_START_MARKER" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_START_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEMAPPING_START_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DEMAPPING_STROBE" SIGIS="undef" SIGNAME="demapper_0_DEMAPPING_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEMAPPING_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="THRESH_16QAM" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748414" FULLNAME="/descrambler_0" HWVERSION="1.0" INSTANCE="descrambler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="descrambler" VLNV="xilinx.com:module_ref:descrambler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_descrambler_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DESCRAMBLED_OUTPUT" SIGIS="undef" SIGNAME="descrambler_0_DESCRAMBLED_OUTPUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_ser2par_0" PORT="DESCRAMBLED_OUTPUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DESCRAMBLED_OUTPUT_LAST" SIGIS="undef" SIGNAME="descrambler_0_DESCRAMBLED_OUTPUT_LAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_ser2par_0" PORT="DESCRAMBLED_OUTPUT_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DESCRAMBLED_OUTPUT_VALID" SIGIS="undef" SIGNAME="descrambler_0_DESCRAMBLED_OUTPUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_ser2par_0" PORT="DESCRAMBLED_OUTPUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VITERBI_DECODED_OUTPUT" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_DECODED_OUTPUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="VITERBI_DECODED_OUTPUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VITERBI_DECODED_OUTPUT_VALID" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_DECODED_OUTPUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="VITERBI_DECODED_OUTPUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VITERBI_RX_ENDED" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_RX_ENDED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="VITERBI_RX_ENDED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VITERBI_SIGNAL_VALID" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_SIGNAL_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="VITERBI_SIGNAL_VALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748424" FULLNAME="/equalizer_time_frequ_0" HWVERSION="1.0" INSTANCE="equalizer_time_frequ_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="equalizer_time_frequency" VLNV="xilinx.com:module_ref:equalizer_time_frequency:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_equalizer_time_frequ_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="ATAN_AUTOCORR_I" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ATAN_AUTOCORR_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="ATAN_AUTOCORR_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ATAN_AUTOCORR_Q" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ATAN_AUTOCORR_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="ATAN_AUTOCORR_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ATAN_AUTOCORR_STROBE" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ATAN_AUTOCORR_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="ATAN_AUTOCORR_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="ATAN_PHASE_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_ATAN_PHASE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="ATAN_PHASE_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ATAN_PHASE_OUT_STROBE" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_ATAN_PHASE_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="ATAN_PHASE_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DATA_IN_STROBE" SIGIS="undef" SIGNAME="data_delay_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DETECTION_SIGNAL_DETECTED" SIGIS="undef" SIGNAME="timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="DETECTION_SIGNAL_DETECTED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DETECTION_STROBE" SIGIS="undef" SIGNAME="timing_acquisition_8_0_DETECTION_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="DETECTION_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DETECTION_STS_AUTOCORR_I" RIGHT="0" SIGIS="undef" SIGNAME="timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="DETECTION_STS_AUTOCORR_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DETECTION_STS_AUTOCORR_Q" RIGHT="0" SIGIS="undef" SIGNAME="timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="timing_acquisition_8_0" PORT="DETECTION_STS_AUTOCORR_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FFT_DATA_IN_FIRST_SYMBOL_MARKER" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_DATA_IN_FIRST_SYMBOL_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FFT_DATA_IN_START" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_DATA_IN_START">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_DATA_IN_START"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FFT_DATA_IN_STROBE" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_DATA_IN_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FFT_IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_IDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FFT_QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_QDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="FFT_QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="FPGA_REG_WRITE_DATA" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FPGA_REG_WRITE_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="EQUALIZER_REG_WRITE_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPGA_REG_WRITE_STROBE_PHASE_1" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="EQUALIZER_REG_WRITE_STROBE_PHASE_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPGA_REG_WRITE_STROBE_PHASE_2" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="EQUALIZER_REG_WRITE_STROBE_PHASE_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ROTATION_DATA_IN_MARKER" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_DATA_IN_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ROTATION_DATA_IN_STROBE" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROTATION_DATA_OUT_MARKER" SIGIS="undef" SIGNAME="hier_rotation_rotation_block_0_ROTATION_DATA_OUT_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_DATA_OUT_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROTATION_DATA_OUT_STROBE" SIGIS="undef" SIGNAME="hier_rotation_rotation_block_0_ROTATION_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ROTATION_IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_IDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ROTATION_IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_rotation_block_0_ROTATION_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="ROTATION_PHASE_NEW_DIFF" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_PHASE_NEW_DIFF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ROTATION_PHASE_NEW_DIFF_STROBE" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_PHASE_NEW_DIFF_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ROTATION_QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_QDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ROTATION_QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_rotation_block_0_ROTATION_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="ROTATION_QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="STOP_RX_DONE" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_RX_ENDED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="viterbi_hard_0" PORT="VITERBI_RX_ENDED"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748427" FULLNAME="/hier_atan/atan_block_0" HWVERSION="1.0" INSTANCE="hier_atan_atan_block_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="atan_block" VLNV="xilinx.com:module_ref:atan_block:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_atan_block_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ATAN_AUTOCORR_I" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ATAN_AUTOCORR_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ATAN_AUTOCORR_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ATAN_AUTOCORR_Q" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ATAN_AUTOCORR_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ATAN_AUTOCORR_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ATAN_AUTOCORR_STROBE" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ATAN_AUTOCORR_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ATAN_AUTOCORR_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="ATAN_PHASE_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_ATAN_PHASE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ATAN_PHASE_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ATAN_PHASE_OUT_STROBE" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_ATAN_PHASE_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ATAN_PHASE_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="M_AXIS_DOUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_M_AXIS_DOUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_cordic_0" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_DOUT_tvalid" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_M_AXIS_DOUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_cordic_0" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S_AXIS_CARTESIAN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_S_AXIS_CARTESIAN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_cordic_0" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_CARTESIAN_tready" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_S_AXIS_CARTESIAN_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_cordic_0" PORT="s_axis_cartesian_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_CARTESIAN_tvalid" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_S_AXIS_CARTESIAN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_cordic_0" PORT="s_axis_cartesian_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="aclk" SIGIS="clk" SIGNAME="hier_atan_atan_block_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_cordic_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_atan_atan_block_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_cordic_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_atan_cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_atan_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 17} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_DOUT_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_DOUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_atan_atan_block_0_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_atan_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_CARTESIAN_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_CARTESIAN_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_CARTESIAN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1714748430" FULLNAME="/hier_atan_constellation/atan_constellation_b_0" HWVERSION="1.0" INSTANCE="hier_atan_constellation_atan_constellation_b_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="atan_constellation_block" VLNV="xilinx.com:module_ref:atan_constellation_block:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_atan_constellation_b_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="ATAN_CONSTELLATION_IN_CNTR" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ATAN_CONSTELLATION_IN_CNTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ATAN_CONSTELLATION_IN_I" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ATAN_CONSTELLATION_IN_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ATAN_CONSTELLATION_IN_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ATAN_CONSTELLATION_IN_Q" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ATAN_CONSTELLATION_IN_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ATAN_CONSTELLATION_IN_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ATAN_CONSTELLATION_IN_STROBE" SIGIS="undef" SIGNAME="constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ATAN_CONSTELLATION_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ATAN_CONSTELLATION_PHASE_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ATAN_CONSTELLATION_PHASE_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ATAN_CONSTELLATION_PHASE_OUT_CNTR" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT_CNTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ATAN_CONSTELLATION_PHASE_OUT_CNTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ATAN_CONSTELLATION_PHASE_OUT_STROBE" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_ATAN_CONSTELLATION_PHASE_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ATAN_CONSTELLATION_PHASE_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="M_AXIS_DOUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_M_AXIS_DOUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_cordic_0" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M_AXIS_DOUT_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_M_AXIS_DOUT_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_cordic_0" PORT="m_axis_dout_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_DOUT_tvalid" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_M_AXIS_DOUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_cordic_0" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="S_AXIS_CARTESIAN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_S_AXIS_CARTESIAN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_cordic_0" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXIS_CARTESIAN_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_S_AXIS_CARTESIAN_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_cordic_0" PORT="s_axis_cartesian_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_CARTESIAN_tvalid" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_S_AXIS_CARTESIAN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_cordic_0" PORT="s_axis_cartesian_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="aclk" SIGIS="clk" SIGNAME="hier_atan_constellation_atan_constellation_b_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_cordic_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_atan_constellation_atan_constellation_b_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_cordic_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_atan_constellation_cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_atan_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 21} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 6} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 6}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="6"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_DOUT_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="M_AXIS_DOUT_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_DOUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_atan_constellation_atan_constellation_b_0_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_atan_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="6"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_CARTESIAN_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="S_AXIS_CARTESIAN_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_CARTESIAN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/hier_atan_constellation/cordic_0" HWVERSION="6.0" INSTANCE="hier_atan_constellation_cordic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="2"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="1"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="3"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-2"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="true"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Parallel"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="true"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_cordic_0_2"/>
        <PARAMETER NAME="Data_Format" VALUE="SignedFraction"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Arc_Tan"/>
        <PARAMETER NAME="Input_Width" VALUE="24"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Phase_Format" VALUE="Scaled_Radians"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Maximum"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="true"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="6"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="hier_atan_constellation_atan_constellation_b_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_atan_constellation_atan_constellation_b_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_M_AXIS_DOUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="M_AXIS_DOUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_dout_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_M_AXIS_DOUT_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="M_AXIS_DOUT_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_M_AXIS_DOUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="M_AXIS_DOUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_S_AXIS_CARTESIAN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="S_AXIS_CARTESIAN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_cartesian_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_S_AXIS_CARTESIAN_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="S_AXIS_CARTESIAN_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="hier_atan_constellation_atan_constellation_b_0_S_AXIS_CARTESIAN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_constellation_atan_constellation_b_0" PORT="S_AXIS_CARTESIAN_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_atan_constellation_atan_constellation_b_0_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_atan_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="6"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_cartesian_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_atan_constellation_cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_atan_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 21} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 6} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 6}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="6"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_dout_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/hier_atan/cordic_0" HWVERSION="6.0" INSTANCE="hier_atan_cordic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="1"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="1"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="3"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="20"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-1"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="true"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Word_Serial"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="true"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_cordic_0_0"/>
        <PARAMETER NAME="Data_Format" VALUE="SignedFraction"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Arc_Tan"/>
        <PARAMETER NAME="Input_Width" VALUE="32"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Output_Width" VALUE="20"/>
        <PARAMETER NAME="Phase_Format" VALUE="Scaled_Radians"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Optimal"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="hier_atan_atan_block_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_atan_atan_block_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_M_AXIS_DOUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="M_AXIS_DOUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_M_AXIS_DOUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="M_AXIS_DOUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_S_AXIS_CARTESIAN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="S_AXIS_CARTESIAN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_cartesian_tready" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_S_AXIS_CARTESIAN_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="S_AXIS_CARTESIAN_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="hier_atan_atan_block_0_S_AXIS_CARTESIAN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_atan_atan_block_0" PORT="S_AXIS_CARTESIAN_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_atan_atan_block_0_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_atan_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_cartesian_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_atan_cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_atan_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value -2} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 17} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1714748420" FULLNAME="/hier_fft_ofdm/fft_ofdm_0" HWVERSION="1.0" INSTANCE="hier_fft_ofdm_fft_ofdm_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fft_ofdm" VLNV="xilinx.com:module_ref:fft_ofdm:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_fft_ofdm_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FFT_DATA_IN_FIRST_SYMBOL_MARKER" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="FFT_DATA_IN_FIRST_SYMBOL_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FFT_DATA_IN_START" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_DATA_IN_START">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="FFT_DATA_IN_START"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FFT_DATA_IN_STROBE" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_DATA_IN_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="FFT_DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FFT_DATA_OUT_FIRST_SYMBOL_MARKER" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_DATA_OUT_FIRST_SYMBOL_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="FFT_DATA_IN_FIRST_SYMBOL_MARKER"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="FFT_DATA_FIRST_SYMBOL_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FFT_DATA_OUT_LAST" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_DATA_OUT_LAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="FFT_DATA_IN_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FFT_DATA_OUT_VALID" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_DATA_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="FFT_DATA_IN_VALID"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="FFT_DATA_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FFT_IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_IDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="FFT_IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="FFT_IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="FFT_IDATA_IN"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="FFT_IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FFT_QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_FFT_QDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="FFT_QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="FFT_QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_FFT_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="FFT_QDATA_IN"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="FFT_QDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="M_AXIS_DATA_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_M_AXIS_DATA_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_DATA_tlast" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_M_AXIS_DATA_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="m_axis_data_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_DATA_tvalid" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_M_AXIS_DATA_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXIS_CONFIG_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_CONFIG_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="s_axis_config_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_CONFIG_tready" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_CONFIG_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="s_axis_config_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_CONFIG_tvalid" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_CONFIG_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="s_axis_config_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXIS_DATA_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_DATA_tlast" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="s_axis_data_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_DATA_tready" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="s_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_DATA_tvalid" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="aclk" SIGIS="clk" SIGNAME="hier_fft_ofdm_fft_ofdm_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_fft_ofdm_fft_ofdm_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_xfft_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_fft_ofdm_xfft_0_M_AXIS_DATA" NAME="M_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_fft_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3047} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_DATA_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_DATA_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_DATA_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_CONFIG" NAME="S_AXIS_CONFIG" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_fft_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_CONFIG_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_CONFIG_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_CONFIG_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA" NAME="S_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_fft_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_DATA_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_DATA_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_DATA_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_DATA_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/hier_fft_ofdm/xfft_0" HWVERSION="9.1" INSTANCE="hier_fft_ofdm_xfft_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xfft" VLNV="xilinx.com:ip:xfft:9.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xfft;v=v9_1;d=pg109-xfft.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCH" VALUE="4"/>
        <PARAMETER NAME="C_BFLY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BRAM_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CMPY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_BFP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CYCLIC_PREFIX" VALUE="0"/>
        <PARAMETER NAME="C_HAS_NATURAL_INPUT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_NATURAL_OUTPUT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_NFFT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVFLO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ROUNDING" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCALING" VALUE="0"/>
        <PARAMETER NAME="C_HAS_XK_INDEX" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_DATA_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_M_AXIS_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_STATUS_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NFFT_MAX" VALUE="6"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="23"/>
        <PARAMETER NAME="C_PART" VALUE="xc7z020clg484-1"/>
        <PARAMETER NAME="C_REORDER_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_CONFIG_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="0"/>
        <PARAMETER NAME="C_TWIDDLE_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_TWIDDLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_USE_FLT_PT" VALUE="0"/>
        <PARAMETER NAME="C_USE_HYBRID_RAM" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_xfft_0_0"/>
        <PARAMETER NAME="aclken" VALUE="false"/>
        <PARAMETER NAME="aresetn" VALUE="true"/>
        <PARAMETER NAME="butterfly_type" VALUE="use_luts"/>
        <PARAMETER NAME="channels" VALUE="1"/>
        <PARAMETER NAME="complex_mult_type" VALUE="use_mults_resources"/>
        <PARAMETER NAME="cyclic_prefix_insertion" VALUE="false"/>
        <PARAMETER NAME="data_format" VALUE="fixed_point"/>
        <PARAMETER NAME="implementation_options" VALUE="automatically_select"/>
        <PARAMETER NAME="input_width" VALUE="16"/>
        <PARAMETER NAME="memory_options_data" VALUE="block_ram"/>
        <PARAMETER NAME="memory_options_hybrid" VALUE="false"/>
        <PARAMETER NAME="memory_options_phase_factors" VALUE="block_ram"/>
        <PARAMETER NAME="memory_options_reorder" VALUE="block_ram"/>
        <PARAMETER NAME="number_of_stages_using_block_ram_for_data_and_phase_factors" VALUE="0"/>
        <PARAMETER NAME="output_ordering" VALUE="natural_order"/>
        <PARAMETER NAME="ovflo" VALUE="false"/>
        <PARAMETER NAME="phase_factor_width" VALUE="16"/>
        <PARAMETER NAME="rounding_modes" VALUE="truncation"/>
        <PARAMETER NAME="run_time_configurable_transform_length" VALUE="false"/>
        <PARAMETER NAME="scaling_options" VALUE="unscaled"/>
        <PARAMETER NAME="target_clock_frequency" VALUE="100"/>
        <PARAMETER NAME="target_data_throughput" VALUE="10"/>
        <PARAMETER NAME="throttle_scheme" VALUE="realtime"/>
        <PARAMETER NAME="transform_length" VALUE="64"/>
        <PARAMETER NAME="xk_index" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="hier_fft_ofdm_fft_ofdm_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_fft_ofdm_fft_ofdm_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_data_in_channel_halt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_frame_started" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_tlast_missing" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="event_tlast_unexpected" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="47" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_M_AXIS_DATA_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="M_AXIS_DATA_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tlast" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_M_AXIS_DATA_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="M_AXIS_DATA_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_M_AXIS_DATA_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="M_AXIS_DATA_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_config_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_CONFIG_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="S_AXIS_CONFIG_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_config_tready" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_CONFIG_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="S_AXIS_CONFIG_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_config_tvalid" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_CONFIG_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="S_AXIS_CONFIG_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="S_AXIS_DATA_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tlast" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="S_AXIS_DATA_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="S_AXIS_DATA_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_fft_ofdm_fft_ofdm_0" PORT="S_AXIS_DATA_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_DATA" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_fft_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_data_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_fft_ofdm_xfft_0_M_AXIS_DATA" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_fft_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3047} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_data_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_fft_ofdm_fft_ofdm_0_S_AXIS_CONFIG" NAME="S_AXIS_CONFIG" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_fft_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_config_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_config_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_config_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/hier_rotation_constellation/cordic_0" HWVERSION="6.0" INSTANCE="hier_rotation_constellation_cordic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="2"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="1"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-2"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="true"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Parallel"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="true"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_cordic_0_3"/>
        <PARAMETER NAME="Data_Format" VALUE="SignedFraction"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Rotate"/>
        <PARAMETER NAME="Input_Width" VALUE="24"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Phase_Format" VALUE="Scaled_Radians"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Maximum"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="true"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="6"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="hier_rotation_constellation_rotation_constellati_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_rotation_constellation_rotation_constellati_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="M_AXIS_DOUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_dout_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_m_axis_dout_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="M_AXIS_DOUT_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="M_AXIS_DOUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_cartesian_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="S_AXIS_CARTESIAN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_cartesian_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_cartesian_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="S_AXIS_CARTESIAN_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_cartesian_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="S_AXIS_CARTESIAN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_phase_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="S_AXIS_PHASE_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_phase_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_rotation_constellati_0" PORT="S_AXIS_PHASE_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_rotation_constellation_rotation_constellati_0_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="6"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_cartesian_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_rotation_constellation_rotation_constellati_0_S_AXIS_PHASE" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_rotation_constellation_cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 24} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 24} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 22} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 6} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 6}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="6"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_dout_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1714748431" FULLNAME="/hier_rotation_constellation/rotation_constellati_0" HWVERSION="1.0" INSTANCE="hier_rotation_constellation_rotation_constellati_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rotation_constellation_block" VLNV="xilinx.com:module_ref:rotation_constellation_block:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_rotation_constellati_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="M_AXIS_DOUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M_AXIS_DOUT_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_m_axis_dout_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="m_axis_dout_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_DOUT_tvalid" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ROTATION_CONSTELLATION_CNTR_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_CNTR_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROTATION_CONSTELLATION_DATA_IN_STROBE" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ROTATION_CONSTELLATION_DATA_OUT_CNTR" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_rotation_constellati_0_ROTATION_CONSTELLATION_DATA_OUT_CNTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_DATA_OUT_CNTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ROTATION_CONSTELLATION_DATA_OUT_STROBE" SIGIS="undef" SIGNAME="hier_rotation_constellation_rotation_constellati_0_ROTATION_CONSTELLATION_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ROTATION_CONSTELLATION_IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ROTATION_CONSTELLATION_IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_rotation_constellati_0_ROTATION_CONSTELLATION_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ROTATION_CONSTELLATION_PHASE_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_PHASE_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="ROTATION_CONSTELLATION_QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ROTATION_CONSTELLATION_QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_rotation_constellati_0_ROTATION_CONSTELLATION_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constellation_tracker_0" PORT="ROTATION_CONSTELLATION_QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="S_AXIS_CARTESIAN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_cartesian_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXIS_CARTESIAN_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_cartesian_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="s_axis_cartesian_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_CARTESIAN_tvalid" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_cartesian_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="s_axis_cartesian_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="S_AXIS_PHASE_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_phase_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="s_axis_phase_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_PHASE_tvalid" SIGIS="undef" SIGNAME="hier_rotation_constellation_cordic_0_s_axis_phase_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="s_axis_phase_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="aclk" SIGIS="clk" SIGNAME="hier_rotation_constellation_rotation_constellati_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_rotation_constellation_rotation_constellati_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_constellation_cordic_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_rotation_constellation_cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 24} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 24} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 22} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 6} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 6}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="6"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_DOUT_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="M_AXIS_DOUT_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_DOUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_rotation_constellation_rotation_constellati_0_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="6"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_CARTESIAN_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="S_AXIS_CARTESIAN_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_CARTESIAN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_rotation_constellation_rotation_constellati_0_S_AXIS_PHASE" NAME="S_AXIS_PHASE" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_PHASE_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_PHASE_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/hier_rotation/cordic_0" HWVERSION="6.0" INSTANCE="hier_rotation_cordic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="2"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="1"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-2"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="true"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Parallel"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="true"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_cordic_0_1"/>
        <PARAMETER NAME="Data_Format" VALUE="SignedFraction"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Rotate"/>
        <PARAMETER NAME="Input_Width" VALUE="16"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Phase_Format" VALUE="Scaled_Radians"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Maximum"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="true"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Pass_Cartesian_TLAST"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="hier_rotation_rotation_block_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_rotation_rotation_block_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="M_AXIS_DOUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tlast" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_m_axis_dout_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="M_AXIS_DOUT_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="M_AXIS_DOUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_cartesian_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="S_AXIS_CARTESIAN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tlast" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_cartesian_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="S_AXIS_CARTESIAN_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_cartesian_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="S_AXIS_CARTESIAN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_phase_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="S_AXIS_PHASE_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_phase_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_rotation_block_0" PORT="S_AXIS_PHASE_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_rotation_rotation_block_0_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_cartesian_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_rotation_rotation_block_0_S_AXIS_PHASE" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_rotation_cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_dout_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1714748428" FULLNAME="/hier_rotation/rotation_block_0" HWVERSION="1.0" INSTANCE="hier_rotation_rotation_block_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rotation_block" VLNV="xilinx.com:module_ref:rotation_block:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_rotation_block_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXIS_DOUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_DOUT_tlast" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_m_axis_dout_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="m_axis_dout_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_DOUT_tvalid" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROTATION_DATA_IN_MARKER" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_DATA_IN_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROTATION_DATA_IN_STROBE" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ROTATION_DATA_OUT_MARKER" SIGIS="undef" SIGNAME="hier_rotation_rotation_block_0_ROTATION_DATA_OUT_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_DATA_OUT_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ROTATION_DATA_OUT_STROBE" SIGIS="undef" SIGNAME="hier_rotation_rotation_block_0_ROTATION_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ROTATION_IDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_IDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ROTATION_IDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_rotation_block_0_ROTATION_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="ROTATION_PHASE_NEW_DIFF" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_PHASE_NEW_DIFF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ROTATION_PHASE_NEW_DIFF_STROBE" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_PHASE_NEW_DIFF_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ROTATION_QDATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="equalizer_time_frequ_0_ROTATION_QDATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ROTATION_QDATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_rotation_block_0_ROTATION_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="ROTATION_QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXIS_CARTESIAN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_cartesian_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_CARTESIAN_tlast" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_cartesian_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="s_axis_cartesian_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_CARTESIAN_tvalid" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_cartesian_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="s_axis_cartesian_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S_AXIS_PHASE_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_phase_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="s_axis_phase_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_PHASE_tvalid" SIGIS="undef" SIGNAME="hier_rotation_cordic_0_s_axis_phase_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="s_axis_phase_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="aclk" SIGIS="clk" SIGNAME="hier_rotation_rotation_block_0_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="hier_rotation_rotation_block_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hier_rotation_cordic_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hier_rotation_cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_DOUT_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_DOUT_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_DOUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_rotation_rotation_block_0_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_CARTESIAN_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_CARTESIAN_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_CARTESIAN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hier_rotation_rotation_block_0_S_AXIS_PHASE" NAME="S_AXIS_PHASE" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_PHASE_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_PHASE_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1714748436" FULLNAME="/output_ser2par_0" HWVERSION="1.0" INSTANCE="output_ser2par_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="output_ser2par" VLNV="xilinx.com:module_ref:output_ser2par:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_output_ser2par_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DESCRAMBLED_OUTPUT" SIGIS="undef" SIGNAME="descrambler_0_DESCRAMBLED_OUTPUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="descrambler_0" PORT="DESCRAMBLED_OUTPUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DESCRAMBLED_OUTPUT_LAST" SIGIS="undef" SIGNAME="descrambler_0_DESCRAMBLED_OUTPUT_LAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="descrambler_0" PORT="DESCRAMBLED_OUTPUT_LAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DESCRAMBLED_OUTPUT_VALID" SIGIS="undef" SIGNAME="descrambler_0_DESCRAMBLED_OUTPUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="descrambler_0" PORT="DESCRAMBLED_OUTPUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PARALLEL_OUTPUT" RIGHT="0" SIGIS="undef" SIGNAME="output_ser2par_0_PARALLEL_OUTPUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="PARALLEL_OUTPUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PARALLEL_OUTPUT_VALID" SIGIS="undef" SIGNAME="output_ser2par_0_PARALLEL_OUTPUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="PARALLEL_OUTPUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748437" FULLNAME="/rx_clock_domain_cros_0" HWVERSION="1.0" INSTANCE="rx_clock_domain_cros_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rx_clock_domain_crossing" VLNV="xilinx.com:module_ref:rx_clock_domain_crossing:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="buffer_depth" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_rx_clock_domain_cros_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_STROBE" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_DATA_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="DATA_IN_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_IDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="IDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="QDATA" RIGHT="0" SIGIS="undef" SIGNAME="rx_clock_domain_cros_0_QDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_interleaver_0" PORT="QDATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="RX_CLOCK" SIGIS="clk" SIGNAME="External_Ports_RX_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_ENABLE" SIGIS="undef" SIGNAME="External_Ports_RX_ENABLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_ENABLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="RX_IDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RX_IDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="RX_QDATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RX_QDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_QDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RX_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_VALID" SIGIS="undef" SIGNAME="External_Ports_RX_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX_VALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748422" FULLNAME="/timing_acquisition_8_0" HWVERSION="1.0" INSTANCE="timing_acquisition_8_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="timing_acquisition_802_11p" VLNV="xilinx.com:module_ref:timing_acquisition_802_11p:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="OUTPUT_AUTOCORR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="OUTPUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_timing_acquisition_8_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CONTINUOUS_XCORR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="DATA_STROBE" SIGIS="undef" SIGNAME="data_delay_0_DATA_OUT_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="DATA_OUT_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DETECTION_SIGNAL_DETECTED" SIGIS="undef" SIGNAME="timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="DETECTION_SIGNAL_DETECTED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DETECTION_STROBE" SIGIS="undef" SIGNAME="timing_acquisition_8_0_DETECTION_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="DETECTION_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DETECTION_STS_AUTOCORR_I" RIGHT="0" SIGIS="undef" SIGNAME="timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="DETECTION_STS_AUTOCORR_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DETECTION_STS_AUTOCORR_Q" RIGHT="0" SIGIS="undef" SIGNAME="timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="DETECTION_STS_AUTOCORR_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DETECTION_THRESHOLD" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DETECTION_THRESHOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DETECTION_THRESHOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DETECTION_XCORR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_DELAY_16" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT_DELAY_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_DELAY_32" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT_DELAY_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_DELAY_48" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_48">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT_DELAY_48"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IDATA_DELAY_64" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_IDATA_OUT_DELAY_64">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="IDATA_OUT_DELAY_64"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_DELAY_16" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT_DELAY_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_DELAY_32" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT_DELAY_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_DELAY_48" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_48">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT_DELAY_48"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="QDATA_DELAY_64" RIGHT="0" SIGIS="undef" SIGNAME="data_delay_0_QDATA_OUT_DELAY_64">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_delay_0" PORT="QDATA_OUT_DELAY_64"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1714748435" FULLNAME="/viterbi_hard_0" HWVERSION="1.0" INSTANCE="viterbi_hard_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="viterbi_hard" VLNV="xilinx.com:module_ref:viterbi_hard:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_design_0_viterbi_hard_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEINTERLEAVER_16QAM" RIGHT="191" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_16QAM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_16QAM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEINTERLEAVER_BPSK" RIGHT="47" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_BPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_BPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="DEINTERLEAVER_QPSK" RIGHT="95" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_QPSK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_QPSK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DEINTERLEAVER_START_MARKER" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_START_MARKER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_START_MARKER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DEINTERLEAVER_STROBE" SIGIS="undef" SIGNAME="deinterleaver_0_DEINTERLEAVER_STROBE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="deinterleaver_0" PORT="DEINTERLEAVER_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VITERBI_DECODED_OUTPUT" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_DECODED_OUTPUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="descrambler_0" PORT="VITERBI_DECODED_OUTPUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VITERBI_DECODED_OUTPUT_VALID" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_DECODED_OUTPUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="descrambler_0" PORT="VITERBI_DECODED_OUTPUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VITERBI_RX_ENDED" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_RX_ENDED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="descrambler_0" PORT="VITERBI_RX_ENDED"/>
            <CONNECTION INSTANCE="equalizer_time_frequ_0" PORT="STOP_RX_DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="VITERBI_SIGNAL" RIGHT="0" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_SIGNAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="VITERBI_SIGNAL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VITERBI_SIGNAL_VALID" SIGIS="undef" SIGNAME="viterbi_hard_0_VITERBI_SIGNAL_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="descrambler_0" PORT="VITERBI_SIGNAL_VALID"/>
            <CONNECTION INSTANCE="axi_regs_mux_0" PORT="VITERBI_SIGNAL_VALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
